Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov  5 16:20:00 2024
| Host         : Pavilion-Antik running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file risc_timing_summary_routed.rpt -pb risc_timing_summary_routed.pb -rpx risc_timing_summary_routed.rpx -warn_on_violation
| Design       : risc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-16  Warning   Large setup violation          538         
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -83.281   -24711.334                    556                 1286        0.110        0.000                      0                 1286        4.500        0.000                       0                   662  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -83.281   -24711.334                    556                 1286        0.110        0.000                      0                 1286        4.500        0.000                       0                   662  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          556  Failing Endpoints,  Worst Slack      -83.281ns,  Total Violation   -24711.335ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -83.281ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.949ns  (logic 59.059ns (63.539%)  route 33.890ns (36.461%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.184    96.847    CU/data18[0]_alias
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.367    97.214 r  CU/reg_arr[11][0]_i_1_comp_1/O
                         net (fo=7, routed)           1.153    98.368    RB/D[0]
    SLICE_X8Y50          FDRE                                         r  RB/reg_arr_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.525    14.948    RB/CLK
    SLICE_X8Y50          FDRE                                         r  RB/reg_arr_reg[9][0]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)       -0.013    15.086    RB/reg_arr_reg[9][0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -98.368    
  -------------------------------------------------------------------
                         slack                                -83.281    

Slack (VIOLATED) :        -83.281ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.182ns  (logic 59.059ns (63.380%)  route 34.124ns (36.620%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.184    96.847    CU/data18[0]_alias
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.367    97.214 r  CU/reg_arr[11][0]_i_1_comp_1/O
                         net (fo=7, routed)           1.387    98.601    RB/D[0]
    SLICE_X8Y48          FDRE                                         r  RB/reg_arr_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.693    15.115    RB/CLK
    SLICE_X8Y48          FDRE                                         r  RB/reg_arr_reg[10][0]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.027    15.320    RB/reg_arr_reg[10][0]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -98.601    
  -------------------------------------------------------------------
                         slack                                -83.281    

Slack (VIOLATED) :        -83.229ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.099ns  (logic 59.059ns (63.437%)  route 34.040ns (36.564%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.184    96.847    CU/data18[0]_alias
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.367    97.214 r  CU/reg_arr[11][0]_i_1_comp_1/O
                         net (fo=7, routed)           1.303    98.518    RB/D[0]
    SLICE_X9Y49          FDRE                                         r  RB/reg_arr_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.693    15.115    RB/CLK
    SLICE_X9Y49          FDRE                                         r  RB/reg_arr_reg[15][0]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)       -0.058    15.289    RB/reg_arr_reg[15][0]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -98.518    
  -------------------------------------------------------------------
                         slack                                -83.229    

Slack (VIOLATED) :        -83.185ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.069ns  (logic 59.059ns (63.457%)  route 34.010ns (36.543%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.184    96.847    CU/data18[0]_alias
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.367    97.214 r  CU/reg_arr[11][0]_i_1_comp_1/O
                         net (fo=7, routed)           1.273    98.487    RB/D[0]
    SLICE_X8Y49          FDRE                                         r  RB/reg_arr_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.693    15.115    RB/CLK
    SLICE_X8Y49          FDRE                                         r  RB/reg_arr_reg[14][0]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.045    15.302    RB/reg_arr_reg[14][0]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -98.488    
  -------------------------------------------------------------------
                         slack                                -83.185    

Slack (VIOLATED) :        -83.178ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.877ns  (logic 59.059ns (63.589%)  route 33.818ns (36.412%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.184    96.847    CU/data18[0]_alias
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.367    97.214 r  CU/reg_arr[11][0]_i_1_comp_1/O
                         net (fo=7, routed)           1.081    98.295    RB/D[0]
    SLICE_X7Y59          FDRE                                         r  RB/reg_arr_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.601    15.024    RB/CLK
    SLICE_X7Y59          FDRE                                         r  RB/reg_arr_reg[8][0]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.058    15.117    RB/reg_arr_reg[8][0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -98.296    
  -------------------------------------------------------------------
                         slack                                -83.178    

Slack (VIOLATED) :        -83.155ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.883ns  (logic 59.059ns (63.584%)  route 33.824ns (36.416%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.192    96.855    CU/data18[0]_alias
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.367    97.222 r  CU/reg_arr[11][0]_i_1_comp_1_replica_1/O
                         net (fo=2, routed)           1.080    98.302    RB/memRegPC_reg_0[0]_repN_1_alias
    SLICE_X6Y50          FDRE                                         r  RB/reg_arr_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.604    15.027    RB/CLK
    SLICE_X6Y50          FDRE                                         r  RB/reg_arr_reg[11][0]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.031    15.147    RB/reg_arr_reg[11][0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -98.302    
  -------------------------------------------------------------------
                         slack                                -83.155    

Slack (VIOLATED) :        -83.110ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.254ns  (logic 59.059ns (64.018%)  route 33.195ns (35.982%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.102    96.765    CU/data18[0]_alias
    SLICE_X6Y78          LUT6 (Prop_lut6_I4_O)        0.367    97.132 r  CU/DM_i_10_comp/O
                         net (fo=1, routed)           0.540    97.672    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y15         RAMB36E1                                     r  DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.555    14.977    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.563    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -97.672    
  -------------------------------------------------------------------
                         slack                                -83.110    

Slack (VIOLATED) :        -83.071ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.997ns  (logic 59.059ns (63.506%)  route 33.938ns (36.494%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           1.192    96.855    CU/data18[0]_alias
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.367    97.222 r  CU/reg_arr[11][0]_i_1_comp_1_replica_1/O
                         net (fo=2, routed)           1.194    98.416    RB/memRegPC_reg_0[0]_repN_1_alias
    SLICE_X4Y49          FDRE                                         r  RB/reg_arr_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.771    15.193    RB/CLK
    SLICE_X4Y49          FDRE                                         r  RB/reg_arr_reg[13][0]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)       -0.081    15.344    RB/reg_arr_reg[13][0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -98.416    
  -------------------------------------------------------------------
                         slack                                -83.071    

Slack (VIOLATED) :        -83.066ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.682ns  (logic 59.059ns (63.722%)  route 33.623ns (36.278%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           0.835    96.498    CU/data18[0]_alias
    SLICE_X11Y87         LUT6 (Prop_lut6_I4_O)        0.367    96.865 r  CU/reg_arr[11][0]_i_1_comp_1_replica/O
                         net (fo=7, routed)           1.235    98.100    RB/memRegPC_reg_0[0]_repN_alias
    SLICE_X9Y65          FDRE                                         r  RB/reg_arr_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.518    14.941    RB/CLK
    SLICE_X9Y65          FDRE                                         r  RB/reg_arr_reg[6][0]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)       -0.058    15.034    RB/reg_arr_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -98.100    
  -------------------------------------------------------------------
                         slack                                -83.066    

Slack (VIOLATED) :        -83.026ns  (required time - arrival time)
  Source:                 ID/reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        92.673ns  (logic 59.059ns (63.728%)  route 33.614ns (36.272%))
  Logic Levels:           313  (CARRY4=284 LUT3=21 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.816     5.419    ID/CLK
    SLICE_X11Y37         FDRE                                         r  ID/reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  ID/reg1_reg[1]/Q
                         net (fo=128, routed)         1.033     6.907    RB/out0_3[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.031 r  RB/out0_i_73/O
                         net (fo=1, routed)           0.000     7.031    RB/out0_i_73_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     7.240 r  RB/out0_i_34/O
                         net (fo=1, routed)           0.742     7.982    RB/out0_i_34_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I4_O)        0.297     8.279 r  RB/out0_i_1/O
                         net (fo=16, routed)          0.753     9.032    ALU/alu_in1[31]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.582 r  ALU/reg_arr_reg[11][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.582    ALU/reg_arr_reg[11][31]_i_80_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.699 r  ALU/reg_arr_reg[11][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.699    ALU/reg_arr_reg[11][31]_i_71_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  ALU/reg_arr_reg[11][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.816    ALU/reg_arr_reg[11][31]_i_62_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  ALU/reg_arr_reg[11][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.933    ALU/reg_arr_reg[11][31]_i_53_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  ALU/reg_arr_reg[11][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.050    ALU/reg_arr_reg[11][31]_i_44_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.167 r  ALU/reg_arr_reg[11][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.167    ALU/reg_arr_reg[11][31]_i_35_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.284 r  ALU/reg_arr_reg[11][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.284    ALU/reg_arr_reg[11][31]_i_26_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.401 r  ALU/reg_arr_reg[11][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.401    ALU/reg_arr_reg[11][31]_i_21_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.655 r  ALU/reg_arr_reg[11][31]_i_14/CO[0]
                         net (fo=36, routed)          1.092    11.747    ALU/data18[31]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.367    12.114 r  ALU/reg_arr[11][30]_i_52/O
                         net (fo=1, routed)           0.000    12.114    ALU/reg_arr[11][30]_i_52_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  ALU/reg_arr_reg[11][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.515    ALU/reg_arr_reg[11][30]_i_47_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  ALU/reg_arr_reg[11][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.629    ALU/reg_arr_reg[11][30]_i_42_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  ALU/reg_arr_reg[11][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.743    ALU/reg_arr_reg[11][30]_i_37_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  ALU/reg_arr_reg[11][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.857    ALU/reg_arr_reg[11][30]_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  ALU/reg_arr_reg[11][30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.971    ALU/reg_arr_reg[11][30]_i_27_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  ALU/reg_arr_reg[11][30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.085    ALU/reg_arr_reg[11][30]_i_22_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  ALU/reg_arr_reg[11][30]_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.199    ALU/reg_arr_reg[11][30]_i_17_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.313 r  ALU/reg_arr_reg[11][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.313    ALU/reg_arr_reg[11][30]_i_13_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.470 r  ALU/reg_arr_reg[11][30]_i_8/CO[1]
                         net (fo=36, routed)          1.166    14.636    ALU/data18[30]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    14.965 r  ALU/reg_arr[11][29]_i_55/O
                         net (fo=1, routed)           0.000    14.965    ALU/reg_arr[11][29]_i_55_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.515 r  ALU/reg_arr_reg[11][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.515    ALU/reg_arr_reg[11][29]_i_48_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.629 r  ALU/reg_arr_reg[11][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.629    ALU/reg_arr_reg[11][29]_i_43_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.743 r  ALU/reg_arr_reg[11][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.743    ALU/reg_arr_reg[11][29]_i_38_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.857 r  ALU/reg_arr_reg[11][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.857    ALU/reg_arr_reg[11][29]_i_33_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.971 r  ALU/reg_arr_reg[11][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.971    ALU/reg_arr_reg[11][29]_i_28_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.085 r  ALU/reg_arr_reg[11][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.085    ALU/reg_arr_reg[11][29]_i_23_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.199 r  ALU/reg_arr_reg[11][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.199    ALU/reg_arr_reg[11][29]_i_18_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.313 r  ALU/reg_arr_reg[11][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.313    ALU/reg_arr_reg[11][29]_i_15_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.470 r  ALU/reg_arr_reg[11][29]_i_10/CO[1]
                         net (fo=36, routed)          0.942    17.412    ALU/data18[29]
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.329    17.741 r  ALU/reg_arr[11][28]_i_55/O
                         net (fo=1, routed)           0.000    17.741    ALU/reg_arr[11][28]_i_55_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.274 r  ALU/reg_arr_reg[11][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.274    ALU/reg_arr_reg[11][28]_i_48_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.391 r  ALU/reg_arr_reg[11][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.391    ALU/reg_arr_reg[11][28]_i_43_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.508 r  ALU/reg_arr_reg[11][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.508    ALU/reg_arr_reg[11][28]_i_38_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.625 r  ALU/reg_arr_reg[11][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.625    ALU/reg_arr_reg[11][28]_i_33_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.742 r  ALU/reg_arr_reg[11][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.742    ALU/reg_arr_reg[11][28]_i_28_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  ALU/reg_arr_reg[11][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.859    ALU/reg_arr_reg[11][28]_i_23_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  ALU/reg_arr_reg[11][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[11][28]_i_18_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  ALU/reg_arr_reg[11][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.093    ALU/reg_arr_reg[11][28]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.250 r  ALU/reg_arr_reg[11][28]_i_10/CO[1]
                         net (fo=36, routed)          1.150    20.400    ALU/data18[28]
    SLICE_X7Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.188 r  ALU/reg_arr_reg[11][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.188    ALU/reg_arr_reg[11][27]_i_53_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.302 r  ALU/reg_arr_reg[11][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.302    ALU/reg_arr_reg[11][27]_i_48_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.416 r  ALU/reg_arr_reg[11][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.416    ALU/reg_arr_reg[11][27]_i_43_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.530 r  ALU/reg_arr_reg[11][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.530    ALU/reg_arr_reg[11][27]_i_38_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  ALU/reg_arr_reg[11][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.644    ALU/reg_arr_reg[11][27]_i_33_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  ALU/reg_arr_reg[11][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.758    ALU/reg_arr_reg[11][27]_i_28_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  ALU/reg_arr_reg[11][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.872    ALU/reg_arr_reg[11][27]_i_23_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.986 r  ALU/reg_arr_reg[11][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.986    ALU/reg_arr_reg[11][27]_i_16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.143 r  ALU/reg_arr_reg[11][27]_i_10/CO[1]
                         net (fo=36, routed)          0.915    23.058    ALU/data18[27]
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    23.387 r  ALU/reg_arr[11][26]_i_55/O
                         net (fo=1, routed)           0.000    23.387    ALU/reg_arr[11][26]_i_55_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.937 r  ALU/reg_arr_reg[11][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.937    ALU/reg_arr_reg[11][26]_i_48_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.051 r  ALU/reg_arr_reg[11][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.051    ALU/reg_arr_reg[11][26]_i_43_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.165 r  ALU/reg_arr_reg[11][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.165    ALU/reg_arr_reg[11][26]_i_38_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.279 r  ALU/reg_arr_reg[11][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.279    ALU/reg_arr_reg[11][26]_i_33_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.393 r  ALU/reg_arr_reg[11][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.393    ALU/reg_arr_reg[11][26]_i_28_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.507 r  ALU/reg_arr_reg[11][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.507    ALU/reg_arr_reg[11][26]_i_23_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.621 r  ALU/reg_arr_reg[11][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.621    ALU/reg_arr_reg[11][26]_i_18_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.735 r  ALU/reg_arr_reg[11][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.735    ALU/reg_arr_reg[11][26]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.892 r  ALU/reg_arr_reg[11][26]_i_10/CO[1]
                         net (fo=36, routed)          0.932    25.824    ALU/data18[26]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.329    26.153 r  ALU/reg_arr[11][25]_i_55/O
                         net (fo=1, routed)           0.000    26.153    ALU/reg_arr[11][25]_i_55_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.703 r  ALU/reg_arr_reg[11][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.703    ALU/reg_arr_reg[11][25]_i_48_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.817 r  ALU/reg_arr_reg[11][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.817    ALU/reg_arr_reg[11][25]_i_43_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.931 r  ALU/reg_arr_reg[11][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.931    ALU/reg_arr_reg[11][25]_i_38_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.045 r  ALU/reg_arr_reg[11][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.045    ALU/reg_arr_reg[11][25]_i_33_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.159 r  ALU/reg_arr_reg[11][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.159    ALU/reg_arr_reg[11][25]_i_28_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.273 r  ALU/reg_arr_reg[11][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.273    ALU/reg_arr_reg[11][25]_i_23_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.387 r  ALU/reg_arr_reg[11][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.387    ALU/reg_arr_reg[11][25]_i_18_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  ALU/reg_arr_reg[11][25]_i_15/CO[3]
                         net (fo=1, routed)           0.001    27.502    ALU/reg_arr_reg[11][25]_i_15_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.659 r  ALU/reg_arr_reg[11][25]_i_10/CO[1]
                         net (fo=36, routed)          0.746    28.405    ALU/data18[25]
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.329    28.734 r  ALU/reg_arr[11][24]_i_55/O
                         net (fo=1, routed)           0.000    28.734    ALU/reg_arr[11][24]_i_55_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.284 r  ALU/reg_arr_reg[11][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.284    ALU/reg_arr_reg[11][24]_i_48_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.398 r  ALU/reg_arr_reg[11][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.398    ALU/reg_arr_reg[11][24]_i_43_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.512 r  ALU/reg_arr_reg[11][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.512    ALU/reg_arr_reg[11][24]_i_38_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.626 r  ALU/reg_arr_reg[11][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.626    ALU/reg_arr_reg[11][24]_i_33_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.740 r  ALU/reg_arr_reg[11][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    29.740    ALU/reg_arr_reg[11][24]_i_28_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.854 r  ALU/reg_arr_reg[11][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.854    ALU/reg_arr_reg[11][24]_i_23_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.968 r  ALU/reg_arr_reg[11][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.968    ALU/reg_arr_reg[11][24]_i_18_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.082 r  ALU/reg_arr_reg[11][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.082    ALU/reg_arr_reg[11][24]_i_15_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.239 r  ALU/reg_arr_reg[11][24]_i_10/CO[1]
                         net (fo=36, routed)          0.807    31.046    ALU/data18[24]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.329    31.375 r  ALU/reg_arr[11][23]_i_60/O
                         net (fo=1, routed)           0.000    31.375    ALU/reg_arr[11][23]_i_60_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.925 r  ALU/reg_arr_reg[11][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.925    ALU/reg_arr_reg[11][23]_i_53_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.039 r  ALU/reg_arr_reg[11][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.039    ALU/reg_arr_reg[11][23]_i_48_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.153 r  ALU/reg_arr_reg[11][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.153    ALU/reg_arr_reg[11][23]_i_43_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.267 r  ALU/reg_arr_reg[11][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.267    ALU/reg_arr_reg[11][23]_i_38_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  ALU/reg_arr_reg[11][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.381    ALU/reg_arr_reg[11][23]_i_33_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.495 r  ALU/reg_arr_reg[11][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.495    ALU/reg_arr_reg[11][23]_i_28_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.609 r  ALU/reg_arr_reg[11][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.609    ALU/reg_arr_reg[11][23]_i_23_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.723 r  ALU/reg_arr_reg[11][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.723    ALU/reg_arr_reg[11][23]_i_16_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.880 r  ALU/reg_arr_reg[11][23]_i_10/CO[1]
                         net (fo=36, routed)          0.942    33.823    ALU/data18[23]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.329    34.152 r  ALU/reg_arr[11][22]_i_55/O
                         net (fo=1, routed)           0.000    34.152    ALU/reg_arr[11][22]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.685 r  ALU/reg_arr_reg[11][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.685    ALU/reg_arr_reg[11][22]_i_48_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.802 r  ALU/reg_arr_reg[11][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.802    ALU/reg_arr_reg[11][22]_i_43_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.919 r  ALU/reg_arr_reg[11][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.919    ALU/reg_arr_reg[11][22]_i_38_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.036 r  ALU/reg_arr_reg[11][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.036    ALU/reg_arr_reg[11][22]_i_33_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.153 r  ALU/reg_arr_reg[11][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.153    ALU/reg_arr_reg[11][22]_i_28_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.270 r  ALU/reg_arr_reg[11][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.270    ALU/reg_arr_reg[11][22]_i_23_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.387 r  ALU/reg_arr_reg[11][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.387    ALU/reg_arr_reg[11][22]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.504 r  ALU/reg_arr_reg[11][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.504    ALU/reg_arr_reg[11][22]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.661 r  ALU/reg_arr_reg[11][22]_i_10/CO[1]
                         net (fo=36, routed)          0.961    36.622    ALU/data18[22]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.332    36.954 r  ALU/reg_arr[11][21]_i_55/O
                         net (fo=1, routed)           0.000    36.954    ALU/reg_arr[11][21]_i_55_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.504 r  ALU/reg_arr_reg[11][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.504    ALU/reg_arr_reg[11][21]_i_48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.618 r  ALU/reg_arr_reg[11][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.618    ALU/reg_arr_reg[11][21]_i_43_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.732 r  ALU/reg_arr_reg[11][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.732    ALU/reg_arr_reg[11][21]_i_38_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.846 r  ALU/reg_arr_reg[11][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.846    ALU/reg_arr_reg[11][21]_i_33_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.960 r  ALU/reg_arr_reg[11][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.960    ALU/reg_arr_reg[11][21]_i_28_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.074 r  ALU/reg_arr_reg[11][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.074    ALU/reg_arr_reg[11][21]_i_23_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.188 r  ALU/reg_arr_reg[11][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.188    ALU/reg_arr_reg[11][21]_i_18_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.302 r  ALU/reg_arr_reg[11][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.302    ALU/reg_arr_reg[11][21]_i_15_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.459 r  ALU/reg_arr_reg[11][21]_i_10/CO[1]
                         net (fo=36, routed)          1.068    39.527    ALU/data18[21]
    SLICE_X6Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.327 r  ALU/reg_arr_reg[11][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.327    ALU/reg_arr_reg[11][20]_i_48_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.444 r  ALU/reg_arr_reg[11][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.444    ALU/reg_arr_reg[11][20]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.561 r  ALU/reg_arr_reg[11][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.561    ALU/reg_arr_reg[11][20]_i_38_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.678 r  ALU/reg_arr_reg[11][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.678    ALU/reg_arr_reg[11][20]_i_33_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.795 r  ALU/reg_arr_reg[11][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.795    ALU/reg_arr_reg[11][20]_i_28_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.912 r  ALU/reg_arr_reg[11][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.912    ALU/reg_arr_reg[11][20]_i_23_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.029 r  ALU/reg_arr_reg[11][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.029    ALU/reg_arr_reg[11][20]_i_18_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.146 r  ALU/reg_arr_reg[11][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.146    ALU/reg_arr_reg[11][20]_i_15_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.303 r  ALU/reg_arr_reg[11][20]_i_10/CO[1]
                         net (fo=36, routed)          0.943    42.247    ALU/data18[20]
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.332    42.579 r  ALU/reg_arr[11][19]_i_59/O
                         net (fo=1, routed)           0.000    42.579    ALU/reg_arr[11][19]_i_59_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.129 r  ALU/reg_arr_reg[11][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    43.129    ALU/reg_arr_reg[11][19]_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.243 r  ALU/reg_arr_reg[11][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.243    ALU/reg_arr_reg[11][19]_i_47_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.357 r  ALU/reg_arr_reg[11][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.357    ALU/reg_arr_reg[11][19]_i_42_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.471 r  ALU/reg_arr_reg[11][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.471    ALU/reg_arr_reg[11][19]_i_37_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.585 r  ALU/reg_arr_reg[11][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.585    ALU/reg_arr_reg[11][19]_i_32_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.699 r  ALU/reg_arr_reg[11][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.699    ALU/reg_arr_reg[11][19]_i_27_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.813 r  ALU/reg_arr_reg[11][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.813    ALU/reg_arr_reg[11][19]_i_22_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.927 r  ALU/reg_arr_reg[11][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.927    ALU/reg_arr_reg[11][19]_i_16_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.084 r  ALU/reg_arr_reg[11][19]_i_10/CO[1]
                         net (fo=36, routed)          0.603    44.687    ALU/data18[19]
    SLICE_X6Y61          LUT3 (Prop_lut3_I0_O)        0.329    45.016 r  ALU/reg_arr[11][18]_i_55/O
                         net (fo=1, routed)           0.000    45.016    ALU/reg_arr[11][18]_i_55_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.549 r  ALU/reg_arr_reg[11][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.549    ALU/reg_arr_reg[11][18]_i_48_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.666 r  ALU/reg_arr_reg[11][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.666    ALU/reg_arr_reg[11][18]_i_43_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.783 r  ALU/reg_arr_reg[11][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.783    ALU/reg_arr_reg[11][18]_i_38_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.900 r  ALU/reg_arr_reg[11][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.900    ALU/reg_arr_reg[11][18]_i_33_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.017 r  ALU/reg_arr_reg[11][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.017    ALU/reg_arr_reg[11][18]_i_28_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.134 r  ALU/reg_arr_reg[11][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.134    ALU/reg_arr_reg[11][18]_i_23_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  ALU/reg_arr_reg[11][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.251    ALU/reg_arr_reg[11][18]_i_18_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.368 r  ALU/reg_arr_reg[11][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.368    ALU/reg_arr_reg[11][18]_i_15_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.525 r  ALU/reg_arr_reg[11][18]_i_10/CO[1]
                         net (fo=36, routed)          0.942    47.467    ALU/data18[18]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.332    47.799 r  ALU/reg_arr[11][17]_i_50/O
                         net (fo=1, routed)           0.000    47.799    ALU/reg_arr[11][17]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.349 r  ALU/reg_arr_reg[11][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.349    ALU/reg_arr_reg[11][17]_i_43_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.463 r  ALU/reg_arr_reg[11][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.463    ALU/reg_arr_reg[11][17]_i_38_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.577 r  ALU/reg_arr_reg[11][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.577    ALU/reg_arr_reg[11][17]_i_33_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.691 r  ALU/reg_arr_reg[11][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    ALU/reg_arr_reg[11][17]_i_28_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.805 r  ALU/reg_arr_reg[11][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.805    ALU/reg_arr_reg[11][17]_i_23_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.919 r  ALU/reg_arr_reg[11][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.919    ALU/reg_arr_reg[11][17]_i_18_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.033 r  ALU/reg_arr_reg[11][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.033    ALU/reg_arr_reg[11][17]_i_15_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.190 r  ALU/reg_arr_reg[11][17]_i_10/CO[1]
                         net (fo=36, routed)          1.005    50.195    ALU/data18[17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.329    50.524 r  ALU/DM_i_838/O
                         net (fo=1, routed)           0.000    50.524    ALU/DM_i_838_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.074 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    51.074    ALU/DM_i_749_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.188 r  ALU/reg_arr_reg[11][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.188    ALU/reg_arr_reg[11][16]_i_38_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  ALU/reg_arr_reg[11][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.302    ALU/reg_arr_reg[11][16]_i_33_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  ALU/reg_arr_reg[11][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.416    ALU/reg_arr_reg[11][16]_i_28_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.530 r  ALU/reg_arr_reg[11][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.530    ALU/reg_arr_reg[11][16]_i_23_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.644 r  ALU/reg_arr_reg[11][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.644    ALU/reg_arr_reg[11][16]_i_18_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.758 r  ALU/reg_arr_reg[11][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.758    ALU/reg_arr_reg[11][16]_i_15_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.915 r  ALU/reg_arr_reg[11][16]_i_10/CO[1]
                         net (fo=36, routed)          0.999    52.914    ALU/data18[16]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.329    53.243 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    53.243    ALU/DM_i_905_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.793 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.793    ALU/DM_i_825_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.907 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.907    ALU/DM_i_744_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.021 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    54.021    ALU/DM_i_668_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.135 r  ALU/reg_arr_reg[11][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.135    ALU/reg_arr_reg[11][15]_i_33_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  ALU/reg_arr_reg[11][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.249    ALU/reg_arr_reg[11][15]_i_28_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  ALU/reg_arr_reg[11][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.363    ALU/reg_arr_reg[11][15]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  ALU/reg_arr_reg[11][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.477    ALU/reg_arr_reg[11][15]_i_18_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.591 r  ALU/reg_arr_reg[11][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.591    ALU/reg_arr_reg[11][15]_i_15_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.748 r  ALU/reg_arr_reg[11][15]_i_10/CO[1]
                         net (fo=36, routed)          1.023    55.771    ALU/data18[15]
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.329    56.100 r  ALU/DM_i_902/O
                         net (fo=1, routed)           0.000    56.100    ALU/DM_i_902_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.650 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.650    ALU/DM_i_820_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.764 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.764    ALU/DM_i_739_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.878    ALU/DM_i_663_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.992    ALU/DM_i_592_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  ALU/reg_arr_reg[11][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.106    ALU/reg_arr_reg[11][14]_i_28_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  ALU/reg_arr_reg[11][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.220    ALU/reg_arr_reg[11][14]_i_23_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  ALU/reg_arr_reg[11][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.334    ALU/reg_arr_reg[11][14]_i_18_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  ALU/reg_arr_reg[11][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.448    ALU/reg_arr_reg[11][14]_i_15_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.605 r  ALU/reg_arr_reg[11][14]_i_10/CO[1]
                         net (fo=36, routed)          1.008    58.613    ALU/data18[14]
    SLICE_X13Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.398 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    59.398    ALU/DM_i_815_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    59.512    ALU/DM_i_734_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    59.626    ALU/DM_i_658_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.740 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    59.740    ALU/DM_i_587_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.854 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.854    ALU/DM_i_521_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.968 r  ALU/reg_arr_reg[11][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.968    ALU/reg_arr_reg[11][13]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.082 r  ALU/reg_arr_reg[11][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    60.082    ALU/reg_arr_reg[11][13]_i_18_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.195 r  ALU/reg_arr_reg[11][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.195    ALU/reg_arr_reg[11][13]_i_15_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.353 r  ALU/reg_arr_reg[11][13]_i_10/CO[1]
                         net (fo=36, routed)          1.029    61.381    ALU/data18[13]
    SLICE_X12Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.181 r  ALU/DM_i_810/CO[3]
                         net (fo=1, routed)           0.000    62.181    ALU/DM_i_810_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.298 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    62.298    ALU/DM_i_729_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.415 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    62.415    ALU/DM_i_653_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.532 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    62.532    ALU/DM_i_582_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.649 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    62.649    ALU/DM_i_516_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.766 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    62.766    ALU/DM_i_446_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.883 r  ALU/reg_arr_reg[11][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    62.892    ALU/reg_arr_reg[11][12]_i_18_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.009 r  ALU/reg_arr_reg[11][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.009    ALU/reg_arr_reg[11][12]_i_15_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.166 r  ALU/reg_arr_reg[11][12]_i_10/CO[1]
                         net (fo=36, routed)          0.965    64.132    ALU/data18[12]
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.332    64.464 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    64.464    ALU/DM_i_893_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.997 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.997    ALU/DM_i_805_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.114 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    65.114    ALU/DM_i_724_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.231 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    65.231    ALU/DM_i_648_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.348 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    65.348    ALU/DM_i_577_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.465 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    65.465    ALU/DM_i_511_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.582 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.009    65.591    ALU/DM_i_441_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.708 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    65.708    ALU/DM_i_371_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.825 r  ALU/reg_arr_reg[11][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    ALU/reg_arr_reg[11][11]_i_15_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.982 r  ALU/reg_arr_reg[11][11]_i_10/CO[1]
                         net (fo=36, routed)          0.835    66.817    ALU/data18[11]
    SLICE_X9Y70          LUT3 (Prop_lut3_I0_O)        0.332    67.149 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    67.149    ALU/DM_i_890_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.699 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    67.699    ALU/DM_i_800_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.813 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    67.813    ALU/DM_i_719_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.927 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.927    ALU/DM_i_643_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.041 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.000    68.041    ALU/DM_i_572_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.155 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.009    68.164    ALU/DM_i_506_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    68.278    ALU/DM_i_436_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    68.392    ALU/DM_i_366_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    68.506    ALU/DM_i_303_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.663 r  ALU/reg_arr_reg[11][10]_i_10/CO[1]
                         net (fo=36, routed)          0.958    69.621    ALU/data18[10]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.406 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.009    70.415    ALU/DM_i_799_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.529 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    70.529    ALU/DM_i_718_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.643 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    70.643    ALU/DM_i_642_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.757 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    70.757    ALU/DM_i_571_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.871 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    70.871    ALU/DM_i_505_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.985 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    70.985    ALU/DM_i_435_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.099 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    71.099    ALU/DM_i_365_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.213 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    71.213    ALU/DM_i_302_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.370 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.792    72.162    ALU/data18[9]
    SLICE_X10Y78         LUT3 (Prop_lut3_I0_O)        0.329    72.491 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    72.491    ALU/DM_i_914_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.024 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    73.024    ALU/DM_i_840_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.141 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    73.141    ALU/DM_i_754_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.258 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    73.258    ALU/DM_i_673_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.375 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    73.375    ALU/DM_i_597_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.492 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    73.492    ALU/DM_i_526_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.609 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    73.609    ALU/DM_i_451_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.726 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    73.726    ALU/DM_i_376_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.843 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    73.843    ALU/DM_i_310_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.000 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.824    74.824    ALU/data18[8]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.332    75.156 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    75.156    ALU/DM_i_917_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.706 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    75.706    ALU/DM_i_845_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.820 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    75.820    ALU/DM_i_759_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.934 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.934    ALU/DM_i_678_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.048 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    76.048    ALU/DM_i_602_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.162 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    76.162    ALU/DM_i_531_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.276 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    76.276    ALU/DM_i_456_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.390 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    76.390    ALU/DM_i_381_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.504 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    76.504    ALU/DM_i_316_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.661 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.979    77.640    ALU/data18[7]
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.329    77.969 r  ALU/DM_i_853/O
                         net (fo=1, routed)           0.000    77.969    ALU/DM_i_853_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.519 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    78.519    ALU/DM_i_764_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.633 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    78.633    ALU/DM_i_683_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.747 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    78.747    ALU/DM_i_607_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.861 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    78.861    ALU/DM_i_536_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.975 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.975    ALU/DM_i_461_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.089 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    79.089    ALU/DM_i_386_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.203 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    79.203    ALU/DM_i_322_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.360 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.807    80.167    ALU/data18[6]
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.329    80.496 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    80.496    ALU/DM_i_923_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.029 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    81.029    ALU/DM_i_855_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.146 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    81.146    ALU/DM_i_769_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.263 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    81.263    ALU/DM_i_688_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.380 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    81.380    ALU/DM_i_612_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.497 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    81.497    ALU/DM_i_541_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.614 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    81.614    ALU/DM_i_471_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.731 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    81.731    ALU/DM_i_397_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.848 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    81.848    ALU/DM_i_330_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.005 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.843    82.848    ALU/data18[5]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.332    83.180 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    83.180    ALU/DM_i_926_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.730 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    83.730    ALU/DM_i_860_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    83.844    ALU/DM_i_774_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    83.958    ALU/DM_i_693_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    84.072    ALU/DM_i_617_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    84.186    ALU/DM_i_546_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    84.300    ALU/DM_i_476_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    84.414    ALU/DM_i_402_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.528 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    84.528    ALU/DM_i_336_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.685 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.707    85.392    ALU/data18[4]
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.329    85.721 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    85.721    ALU/DM_i_929_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.271 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    86.271    ALU/DM_i_865_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.385 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    86.385    ALU/DM_i_779_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.499 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    86.499    ALU/DM_i_698_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.613 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    86.613    ALU/DM_i_622_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.727 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    86.727    ALU/DM_i_551_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.841 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    86.841    ALU/DM_i_481_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.955 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.955    ALU/DM_i_407_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.069 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    87.069    ALU/DM_i_342_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.226 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.050    88.276    ALU/data18[3]
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    89.076 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    89.076    ALU/DM_i_870_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.193 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    89.193    ALU/DM_i_784_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.310 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    89.310    ALU/DM_i_703_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.426 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    89.426    ALU/DM_i_627_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.543 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    89.543    ALU/DM_i_556_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.660 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    89.660    ALU/DM_i_486_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.777 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    89.777    ALU/DM_i_414_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.894 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.894    ALU/DM_i_351_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.051 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          1.028    91.079    ALU/data18[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.332    91.411 r  ALU/DM_i_878/O
                         net (fo=1, routed)           0.000    91.411    ALU/DM_i_878_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.961 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.961    ALU/DM_i_789_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.075 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    92.075    ALU/DM_i_708_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.189 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    92.189    ALU/DM_i_632_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.303 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    92.303    ALU/DM_i_561_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.417 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    92.417    ALU/DM_i_491_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.531 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.000    92.531    ALU/DM_i_419_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.645 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    92.645    ALU/DM_i_355_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.802 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.926    93.728    ALU/data18[1]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.329    94.057 r  ALU/DM_i_938/O
                         net (fo=1, routed)           0.000    94.057    ALU/DM_i_938_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.590 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    94.590    ALU/DM_i_880_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.707 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    94.707    ALU/DM_i_794_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.824 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    94.824    ALU/DM_i_713_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.941 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.941    ALU/DM_i_637_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.058 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    95.058    ALU/DM_i_566_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.175 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.000    95.175    ALU/DM_i_500_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.292 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    95.292    ALU/DM_i_430_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.409 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    95.409    ALU/DM_i_363_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    95.663 r  ALU/DM_i_193/CO[0]
                         net (fo=5, routed)           0.835    96.498    CU/data18[0]_alias
    SLICE_X11Y87         LUT6 (Prop_lut6_I4_O)        0.367    96.865 r  CU/reg_arr[11][0]_i_1_comp_1_replica/O
                         net (fo=7, routed)           1.226    98.091    RB/memRegPC_reg_0[0]_repN_alias
    SLICE_X8Y64          FDRE                                         r  RB/reg_arr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.519    14.942    RB/CLK
    SLICE_X8Y64          FDRE                                         r  RB/reg_arr_reg[2][0]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X8Y64          FDRE (Setup_fdre_C_D)       -0.028    15.065    RB/reg_arr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -98.092    
  -------------------------------------------------------------------
                         slack                                -83.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ID/opcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/aluOp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.415%)  route 0.223ns (51.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.641     1.561    ID/CLK
    SLICE_X12Y44         FDRE                                         r  ID/opcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  ID/opcode_reg[3]/Q
                         net (fo=39, routed)          0.223     1.948    ID/opcode[3]
    SLICE_X14Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  ID/aluOp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.993    CU/aluOp_reg[3]_1[3]
    SLICE_X14Y51         FDRE                                         r  CU/aluOp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.847     2.012    CU/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  CU/aluOp_reg[3]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.121     1.882    CU/aluOp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.640     1.560    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.128     1.688 r  BM/pc_out_reg[4]/Q
                         net (fo=1, routed)           0.059     1.747    P_counter/pc_out_reg[31]_1[4]
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.916     2.081    P_counter/CLK
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[4]/C
                         clock pessimism             -0.508     1.573    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.022     1.595    P_counter/pc_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.576     1.495    BM/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  BM/pc_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  BM/pc_out_reg[25]/Q
                         net (fo=1, routed)           0.083     1.742    P_counter/pc_out_reg[31]_1[25]
    SLICE_X15Y50         FDRE                                         r  P_counter/pc_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.847     2.012    P_counter/CLK
    SLICE_X15Y50         FDRE                                         r  P_counter/pc_out_reg[25]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.055     1.563    P_counter/pc_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.640     1.560    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  BM/pc_out_reg[10]/Q
                         net (fo=1, routed)           0.115     1.816    P_counter/pc_out_reg[31]_1[10]
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.916     2.081    P_counter/CLK
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[10]/C
                         clock pessimism             -0.508     1.573    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.046     1.619    P_counter/pc_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ID/opcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/aluOp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.502%)  route 0.295ns (54.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.641     1.561    ID/CLK
    SLICE_X12Y44         FDRE                                         r  ID/opcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.148     1.709 r  ID/opcode_reg[2]/Q
                         net (fo=38, routed)          0.295     2.004    ID/opcode[2]
    SLICE_X14Y51         LUT6 (Prop_lut6_I1_O)        0.098     2.102 r  ID/aluOp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    CU/aluOp_reg[3]_1[0]
    SLICE_X14Y51         FDRE                                         r  CU/aluOp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.847     2.012    CU/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  CU/aluOp_reg[0]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.120     1.881    CU/aluOp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.148ns (26.514%)  route 0.410ns (73.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.576     1.495    BM/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  BM/pc_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  BM/pc_out_reg[31]/Q
                         net (fo=1, routed)           0.410     2.054    P_counter/pc_out_reg[31]_1[31]
    SLICE_X14Y34         FDRE                                         r  P_counter/pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.910     2.075    P_counter/CLK
    SLICE_X14Y34         FDRE                                         r  P_counter/pc_out_reg[31]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.006     1.830    P_counter/pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ID/opcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/aluOp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.247ns (47.329%)  route 0.275ns (52.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.642     1.562    ID/CLK
    SLICE_X12Y48         FDRE                                         r  ID/opcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.148     1.710 f  ID/opcode_reg[5]/Q
                         net (fo=38, routed)          0.275     1.985    ID/opcode[5]
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.099     2.084 r  ID/aluOp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.084    CU/aluOp_reg[3]_1[1]
    SLICE_X13Y50         FDRE                                         r  CU/aluOp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.847     2.012    CU/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  CU/aluOp_reg[1]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.852    CU/aluOp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.576     1.495    BM/clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  BM/pc_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  BM/pc_out_reg[0]/Q
                         net (fo=1, routed)           0.155     1.814    P_counter/pc_out_reg[31]_1[0]
    SLICE_X15Y52         FDRE                                         r  P_counter/pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.847     2.012    P_counter/CLK
    SLICE_X15Y52         FDRE                                         r  P_counter/pc_out_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.070     1.581    P_counter/pc_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.007%)  route 0.113ns (46.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.640     1.560    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.128     1.688 r  BM/pc_out_reg[2]/Q
                         net (fo=1, routed)           0.113     1.801    P_counter/pc_out_reg[31]_1[2]
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.916     2.081    P_counter/CLK
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[2]/C
                         clock pessimism             -0.508     1.573    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)        -0.006     1.567    P_counter/pc_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.640     1.560    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  BM/pc_out_reg[3]/Q
                         net (fo=1, routed)           0.179     1.880    P_counter/pc_out_reg[31]_1[3]
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.916     2.081    P_counter/CLK
    SLICE_X17Y44         FDRE                                         r  P_counter/pc_out_reg[3]/C
                         clock pessimism             -0.508     1.573    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.072     1.645    P_counter/pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     IM/IM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     IM/IM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52    BM/pc_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y44    BM/pc_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y46    BM/pc_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y46    BM/pc_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y46    BM/pc_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52    BM/pc_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52    BM/pc_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44    BM/pc_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44    BM/pc_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52    BM/pc_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52    BM/pc_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44    BM/pc_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y44    BM/pc_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46    BM/pc_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RB/reg_arr_reg[11][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 4.009ns (51.016%)  route 3.849ns (48.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.724     5.327    RB/CLK
    SLICE_X5Y53          FDRE                                         r  RB/reg_arr_reg[11][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  RB/reg_arr_reg[11][2]_lopt_replica/Q
                         net (fo=1, routed)           3.849     9.632    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.184 r  outrisc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.184    outrisc[2]
    J13                                                               r  outrisc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.053ns (53.347%)  route 3.545ns (46.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.647     5.250    RB/CLK
    SLICE_X8Y52          FDRE                                         r  RB/reg_arr_reg[11][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518     5.768 r  RB/reg_arr_reg[11][1]_lopt_replica/Q
                         net (fo=1, routed)           3.545     9.312    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.848 r  outrisc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.848    outrisc[1]
    K15                                                               r  outrisc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.146ns (60.186%)  route 2.743ns (39.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.820     5.423    RB/CLK
    SLICE_X13Y46         FDRE                                         r  RB/reg_arr_reg[11][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     5.842 r  RB/reg_arr_reg[11][6]_lopt_replica/Q
                         net (fo=1, routed)           2.743     8.584    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         3.727    12.311 r  outrisc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.311    outrisc[6]
    U17                                                               r  outrisc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.976ns (57.188%)  route 2.977ns (42.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.706     5.309    RB/CLK
    SLICE_X7Y73          FDRE                                         r  RB/reg_arr_reg[11][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  RB/reg_arr_reg[11][0]_lopt_replica/Q
                         net (fo=1, routed)           2.977     8.741    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.262 r  outrisc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.262    outrisc[0]
    H17                                                               r  outrisc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.008ns (58.246%)  route 2.873ns (41.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.725     5.328    RB/CLK
    SLICE_X4Y50          FDRE                                         r  RB/reg_arr_reg[11][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  RB/reg_arr_reg[11][4]_lopt_replica/Q
                         net (fo=1, routed)           2.873     8.657    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.208 r  outrisc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.208    outrisc[4]
    R18                                                               r  outrisc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.007ns (58.462%)  route 2.847ns (41.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.724     5.327    RB/CLK
    SLICE_X5Y54          FDRE                                         r  RB/reg_arr_reg[11][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  RB/reg_arr_reg[11][3]_lopt_replica/Q
                         net (fo=1, routed)           2.847     8.629    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.180 r  outrisc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.180    outrisc[3]
    N14                                                               r  outrisc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 4.147ns (61.620%)  route 2.583ns (38.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.820     5.423    RB/CLK
    SLICE_X13Y46         FDRE                                         r  RB/reg_arr_reg[11][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     5.842 r  RB/reg_arr_reg[11][7]_lopt_replica/Q
                         net (fo=1, routed)           2.583     8.425    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         3.728    12.153 r  outrisc_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.153    outrisc[7]
    U16                                                               r  outrisc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 4.010ns (63.421%)  route 2.313ns (36.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.725     5.328    RB/CLK
    SLICE_X4Y50          FDRE                                         r  RB/reg_arr_reg[11][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  RB/reg_arr_reg[11][9]_lopt_replica/Q
                         net (fo=1, routed)           2.313     8.097    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.651 r  outrisc_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.651    outrisc[9]
    T15                                                               r  outrisc[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.379ns  (logic 4.088ns (64.092%)  route 2.290ns (35.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.646     5.249    RB/CLK
    SLICE_X14Y56         FDRE                                         r  RB/reg_arr_reg[11][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  RB/reg_arr_reg[11][14]_lopt_replica/Q
                         net (fo=1, routed)           2.290     8.057    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.628 r  outrisc_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.628    outrisc[14]
    V12                                                               r  outrisc[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.233ns  (logic 4.004ns (64.232%)  route 2.229ns (35.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.724     5.327    RB/CLK
    SLICE_X5Y53          FDRE                                         r  RB/reg_arr_reg[11][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  RB/reg_arr_reg[11][8]_lopt_replica/Q
                         net (fo=1, routed)           2.229     8.012    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.560 r  outrisc_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.560    outrisc[8]
    V16                                                               r  outrisc[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RB/reg_arr_reg[11][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.393ns (77.307%)  route 0.409ns (22.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.602     1.521    RB/CLK
    SLICE_X3Y61          FDRE                                         r  RB/reg_arr_reg[11][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RB/reg_arr_reg[11][12]_lopt_replica/Q
                         net (fo=1, routed)           0.409     2.071    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.324 r  outrisc_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.324    outrisc[12]
    V15                                                               r  outrisc[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.393ns (73.182%)  route 0.511ns (26.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.604     1.523    RB/CLK
    SLICE_X4Y50          FDRE                                         r  RB/reg_arr_reg[11][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RB/reg_arr_reg[11][5]_lopt_replica/Q
                         net (fo=1, routed)           0.511     2.175    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.427 r  outrisc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.427    outrisc[5]
    V17                                                               r  outrisc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.396ns (71.530%)  route 0.556ns (28.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.576     1.495    RB/CLK
    SLICE_X11Y52         FDRE                                         r  RB/reg_arr_reg[11][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  RB/reg_arr_reg[11][13]_lopt_replica/Q
                         net (fo=1, routed)           0.556     2.192    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.447 r  outrisc_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.447    outrisc[13]
    V14                                                               r  outrisc[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.394ns (70.969%)  route 0.570ns (29.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.575     1.494    RB/CLK
    SLICE_X13Y54         FDRE                                         r  RB/reg_arr_reg[11][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  RB/reg_arr_reg[11][10]_lopt_replica/Q
                         net (fo=1, routed)           0.570     2.206    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.459 r  outrisc_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.459    outrisc[10]
    U14                                                               r  outrisc[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.389ns (71.219%)  route 0.561ns (28.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.603     1.522    RB/CLK
    SLICE_X5Y53          FDRE                                         r  RB/reg_arr_reg[11][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RB/reg_arr_reg[11][8]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.225    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.473 r  outrisc_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.473    outrisc[8]
    V16                                                               r  outrisc[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.433ns (72.006%)  route 0.557ns (27.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.575     1.494    RB/CLK
    SLICE_X14Y56         FDRE                                         r  RB/reg_arr_reg[11][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  RB/reg_arr_reg[11][15]_lopt_replica/Q
                         net (fo=1, routed)           0.557     2.216    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.485 r  outrisc_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.485    outrisc[15]
    V11                                                               r  outrisc[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.373ns (68.180%)  route 0.641ns (31.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.574     1.493    RB/CLK
    SLICE_X11Y59         FDRE                                         r  RB/reg_arr_reg[11][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  RB/reg_arr_reg[11][11]_lopt_replica/Q
                         net (fo=1, routed)           0.641     2.275    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.507 r  outrisc_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.507    outrisc[11]
    T16                                                               r  outrisc[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.396ns (69.556%)  route 0.611ns (30.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.604     1.523    RB/CLK
    SLICE_X4Y50          FDRE                                         r  RB/reg_arr_reg[11][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RB/reg_arr_reg[11][9]_lopt_replica/Q
                         net (fo=1, routed)           0.611     2.275    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.530 r  outrisc_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.530    outrisc[9]
    T15                                                               r  outrisc[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.435ns (69.675%)  route 0.624ns (30.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.575     1.494    RB/CLK
    SLICE_X14Y56         FDRE                                         r  RB/reg_arr_reg[11][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  RB/reg_arr_reg[11][14]_lopt_replica/Q
                         net (fo=1, routed)           0.624     2.283    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.554 r  outrisc_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.554    outrisc[14]
    V12                                                               r  outrisc[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.393ns (62.984%)  route 0.819ns (37.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.604     1.523    RB/CLK
    SLICE_X4Y50          FDRE                                         r  RB/reg_arr_reg[11][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RB/reg_arr_reg[11][4]_lopt_replica/Q
                         net (fo=1, routed)           0.819     2.483    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.736 r  outrisc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.736    outrisc[4]
    R18                                                               r  outrisc[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           656 Endpoints
Min Delay           656 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            P_counter/pc_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.318ns  (logic 1.477ns (13.047%)  route 9.841ns (86.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.841    11.318    P_counter/SR[0]
    SLICE_X15Y45         FDRE                                         r  P_counter/pc_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.692     5.114    P_counter/CLK
    SLICE_X15Y45         FDRE                                         r  P_counter/pc_out_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            P_counter/pc_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.318ns  (logic 1.477ns (13.047%)  route 9.841ns (86.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.841    11.318    P_counter/SR[0]
    SLICE_X15Y45         FDRE                                         r  P_counter/pc_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.692     5.114    P_counter/CLK
    SLICE_X15Y45         FDRE                                         r  P_counter/pc_out_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            P_counter/pc_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.318ns  (logic 1.477ns (13.047%)  route 9.841ns (86.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.841    11.318    P_counter/SR[0]
    SLICE_X15Y45         FDRE                                         r  P_counter/pc_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.692     5.114    P_counter/CLK
    SLICE_X15Y45         FDRE                                         r  P_counter/pc_out_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[4][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.318ns  (logic 1.477ns (13.047%)  route 9.841ns (86.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.841    11.318    RB/SR[0]
    SLICE_X14Y45         FDRE                                         r  RB/reg_arr_reg[4][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.692     5.114    RB/CLK
    SLICE_X14Y45         FDRE                                         r  RB/reg_arr_reg[4][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BM/pc_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.477ns (13.202%)  route 9.708ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.708    11.185    BM/reset_IBUF
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.689     5.111    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BM/pc_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.477ns (13.202%)  route 9.708ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.708    11.185    BM/reset_IBUF
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.689     5.111    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BM/pc_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.477ns (13.202%)  route 9.708ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.708    11.185    BM/reset_IBUF
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.689     5.111    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BM/pc_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.477ns (13.202%)  route 9.708ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.708    11.185    BM/reset_IBUF
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.689     5.111    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BM/pc_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.477ns (13.202%)  route 9.708ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.708    11.185    BM/reset_IBUF
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.689     5.111    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BM/pc_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.185ns  (logic 1.477ns (13.202%)  route 9.708ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=656, routed)         9.708    11.185    BM/reset_IBUF
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         1.689     5.111    BM/clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  BM/pc_out_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.244ns (30.792%)  route 0.549ns (69.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         0.549     0.794    RB/SR[0]
    SLICE_X7Y73          FDRE                                         r  RB/reg_arr_reg[11][0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.859     2.024    RB/CLK
    SLICE_X7Y73          FDRE                                         r  RB/reg_arr_reg[11][0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[5][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.244ns (23.708%)  route 0.787ns (76.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         0.787     1.031    RB/SR[0]
    SLICE_X8Y68          FDRE                                         r  RB/reg_arr_reg[5][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.837     2.002    RB/CLK
    SLICE_X8Y68          FDRE                                         r  RB/reg_arr_reg[5][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.244ns (22.198%)  route 0.857ns (77.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         0.857     1.101    RB/SR[0]
    SLICE_X8Y66          FDRE                                         r  RB/reg_arr_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.839     2.004    RB/CLK
    SLICE_X8Y66          FDRE                                         r  RB/reg_arr_reg[1][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.244ns (20.631%)  route 0.940ns (79.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         0.940     1.185    RB/SR[0]
    SLICE_X9Y65          FDRE                                         r  RB/reg_arr_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.840     2.005    RB/CLK
    SLICE_X9Y65          FDRE                                         r  RB/reg_arr_reg[6][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.244ns (18.821%)  route 1.054ns (81.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         1.054     1.299    RB/SR[0]
    SLICE_X9Y62          FDRE                                         r  RB/reg_arr_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.842     2.007    RB/CLK
    SLICE_X9Y62          FDRE                                         r  RB/reg_arr_reg[7][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.709%)  route 1.062ns (81.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         1.062     1.307    RB/SR[0]
    SLICE_X11Y63         FDRE                                         r  RB/reg_arr_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.841     2.006    RB/CLK
    SLICE_X11Y63         FDRE                                         r  RB/reg_arr_reg[3][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.244ns (18.669%)  route 1.065ns (81.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         1.065     1.309    RB/SR[0]
    SLICE_X10Y65         FDRE                                         r  RB/reg_arr_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.840     2.005    RB/CLK
    SLICE_X10Y65         FDRE                                         r  RB/reg_arr_reg[12][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.244ns (18.296%)  route 1.092ns (81.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         1.092     1.336    RB/SR[0]
    SLICE_X7Y63          FDRE                                         r  RB/reg_arr_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.869     2.034    RB/CLK
    SLICE_X7Y63          FDRE                                         r  RB/reg_arr_reg[4][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.244ns (17.807%)  route 1.128ns (82.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         1.128     1.373    RB/SR[0]
    SLICE_X8Y64          FDRE                                         r  RB/reg_arr_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.841     2.006    RB/CLK
    SLICE_X8Y64          FDRE                                         r  RB/reg_arr_reg[2][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.244ns (17.278%)  route 1.170ns (82.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=656, routed)         1.170     1.415    RB/SR[0]
    SLICE_X10Y59         FDRE                                         r  RB/reg_arr_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=661, routed)         0.845     2.010    RB/CLK
    SLICE_X10Y59         FDRE                                         r  RB/reg_arr_reg[0][0]/C





