Timing Analyzer report for NNFPGA_CL10LP
Wed Feb 23 00:53:56 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'input_clk'
 14. Slow 1200mV 100C Model Setup: 'output_clk'
 15. Slow 1200mV 100C Model Hold: 'input_clk'
 16. Slow 1200mV 100C Model Hold: 'output_clk'
 17. Slow 1200mV 100C Model Metastability Summary
 18. Slow 1200mV -40C Model Fmax Summary
 19. Slow 1200mV -40C Model Setup Summary
 20. Slow 1200mV -40C Model Hold Summary
 21. Slow 1200mV -40C Model Recovery Summary
 22. Slow 1200mV -40C Model Removal Summary
 23. Slow 1200mV -40C Model Minimum Pulse Width Summary
 24. Slow 1200mV -40C Model Setup: 'input_clk'
 25. Slow 1200mV -40C Model Setup: 'output_clk'
 26. Slow 1200mV -40C Model Hold: 'input_clk'
 27. Slow 1200mV -40C Model Hold: 'output_clk'
 28. Slow 1200mV -40C Model Metastability Summary
 29. Fast 1200mV -40C Model Setup Summary
 30. Fast 1200mV -40C Model Hold Summary
 31. Fast 1200mV -40C Model Recovery Summary
 32. Fast 1200mV -40C Model Removal Summary
 33. Fast 1200mV -40C Model Minimum Pulse Width Summary
 34. Fast 1200mV -40C Model Setup: 'input_clk'
 35. Fast 1200mV -40C Model Setup: 'output_clk'
 36. Fast 1200mV -40C Model Hold: 'input_clk'
 37. Fast 1200mV -40C Model Hold: 'output_clk'
 38. Fast 1200mV -40C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv n40c Model)
 43. Signal Integrity Metrics (Slow 1200mv 100c Model)
 44. Signal Integrity Metrics (Fast 1200mv n40c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NNFPGA_CL10LP                                       ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL120YF484I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.48        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;  13.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; NNFPGA_CL10LP.sdc ; OK     ; Wed Feb 23 00:53:52 2022 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------+-----------+
; Clock Name ; Type      ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source ; Targets   ;
+------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------+-----------+
; input_clk  ; Base      ; 13.470 ; 74.24 MHz ; 0.000 ; 6.735 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;        ; { clk }   ;
; output_clk ; Generated ; 13.470 ; 74.24 MHz ; 0.000 ; 6.735 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; input_clk ; clk    ; { clk_o } ;
+------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 77.31 MHz ; 77.31 MHz       ; input_clk  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+------------+--------+----------------+
; Clock      ; Slack  ; End Point TNS  ;
+------------+--------+----------------+
; input_clk  ; 0.535  ; 0.000          ;
; output_clk ; 11.210 ; 0.000          ;
+------------+--------+----------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; input_clk  ; 0.283 ; 0.000          ;
; output_clk ; 0.395 ; 0.000          ;
+------------+-------+----------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+------------+-------+-------------------------------+
; Clock      ; Slack ; End Point TNS                 ;
+------------+-------+-------------------------------+
; input_clk  ; 6.249 ; 0.000                         ;
; output_clk ; 6.637 ; 0.000                         ;
+------------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'input_clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.535 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 13.219     ;
; 0.551 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 13.203     ;
; 0.661 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 13.099     ;
; 0.694 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 13.060     ;
; 0.705 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 13.061     ;
; 0.710 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 13.044     ;
; 0.720 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 13.070     ;
; 0.738 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 13.016     ;
; 0.742 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 13.018     ;
; 0.759 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 13.001     ;
; 0.770 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 13.020     ;
; 0.782 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.254      ; 12.940     ;
; 0.785 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.978     ;
; 0.786 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.980     ;
; 0.795 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.965     ;
; 0.801 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.989     ;
; 0.828 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.265      ; 12.905     ;
; 0.830 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.933     ;
; 0.833 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.927     ;
; 0.834 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.919     ;
; 0.839 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.927     ;
; 0.840 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.920     ;
; 0.846 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.917     ;
; 0.846 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.911     ;
; 0.851 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.939     ;
; 0.854 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.936     ;
; 0.864 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.926     ;
; 0.866 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.885     ;
; 0.872 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 12.882     ;
; 0.876 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.884     ;
; 0.878 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 12.876     ;
; 0.890 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 12.864     ;
; 0.893 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.867     ;
; 0.900 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.863     ;
; 0.904 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.886     ;
; 0.909 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.291      ; 12.850     ;
; 0.912 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.845     ;
; 0.914 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.291      ; 12.845     ;
; 0.914 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.846     ;
; 0.916 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.254      ; 12.806     ;
; 0.919 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.844     ;
; 0.920 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.846     ;
; 0.920 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:21:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.343      ; 12.891     ;
; 0.922 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.254      ; 12.800     ;
; 0.922 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.835     ;
; 0.924 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.833     ;
; 0.935 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.855     ;
; 0.942 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.809     ;
; 0.945 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.845     ;
; 0.946 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:19:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.265      ; 12.787     ;
; 0.947 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:19:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.265      ; 12.786     ;
; 0.948 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.326      ; 12.846     ;
; 0.959 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.798     ;
; 0.964 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.793     ;
; 0.964 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.392      ; 12.896     ;
; 0.967 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.793     ;
; 0.968 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.785     ;
; 0.972 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:17:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.778     ;
; 0.973 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.256      ; 12.751     ;
; 0.974 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.786     ;
; 0.975 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.343      ; 12.836     ;
; 0.977 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.776     ;
; 0.980 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.777     ;
; 0.982 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.775     ;
; 0.984 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.291      ; 12.775     ;
; 0.985 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.805     ;
; 0.988 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.769     ;
; 0.990 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 12.815     ;
; 0.994 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1] ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.344      ; 12.818     ;
; 0.996 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.316      ; 12.788     ;
; 0.998 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.792     ;
; 1.000 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.757     ;
; 1.000 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.751     ;
; 1.004 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.749     ;
; 1.006 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[9]   ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 12.748     ;
; 1.007 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:biasMultiplicator|dataOut[4]                ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.371      ; 12.832     ;
; 1.010 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1] ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.344      ; 12.802     ;
; 1.012 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.380      ; 12.836     ;
; 1.016 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.380      ; 12.832     ;
; 1.022 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 12.732     ;
; 1.023 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:biasMultiplicator|dataOut[4]                ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.371      ; 12.816     ;
; 1.028 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 12.762     ;
; 1.029 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.392      ; 12.831     ;
; 1.034 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.359      ; 12.793     ;
; 1.034 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.729     ;
; 1.035 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.716     ;
; 1.037 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 12.717     ;
; 1.038 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.715     ;
; 1.039 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.265      ; 12.694     ;
; 1.040 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.343      ; 12.771     ;
; 1.043 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.291      ; 12.716     ;
; 1.046 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 12.711     ;
; 1.048 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.291      ; 12.711     ;
; 1.048 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 12.712     ;
; 1.050 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:17:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.699     ;
; 1.050 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:27:multiplicatorX|dataOut[1] ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.374      ; 12.792     ;
; 1.051 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.392      ; 12.809     ;
; 1.051 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.255      ; 12.672     ;
; 1.051 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.314      ; 12.731     ;
; 1.053 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[9]   ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 12.710     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'output_clk'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 11.210 ; r_out[2]~reg0                                                                                                           ; r_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 5.817      ;
; 11.489 ; de_out~reg0                                                                                                             ; de_out   ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 5.548      ;
; 11.951 ; b_out[2]~reg0                                                                                                           ; b_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.655      ; 5.064      ;
; 11.987 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0 ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.388      ; 4.761      ;
; 12.005 ; b_out[7]~reg0                                                                                                           ; b_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.659      ; 5.014      ;
; 12.035 ; r_out[7]~reg0                                                                                                           ; r_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.992      ;
; 12.041 ; r_out[5]~reg0                                                                                                           ; r_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.986      ;
; 12.046 ; r_out[3]~reg0                                                                                                           ; r_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.981      ;
; 12.062 ; g_out[2]~reg0                                                                                                           ; g_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.679      ; 4.977      ;
; 12.086 ; r_out[4]~reg0                                                                                                           ; r_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.941      ;
; 12.094 ; b_out[3]~reg0                                                                                                           ; b_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.655      ; 4.921      ;
; 12.098 ; g_out[7]~reg0                                                                                                           ; g_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.689      ; 4.951      ;
; 12.104 ; b_out[6]~reg0                                                                                                           ; b_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.659      ; 4.915      ;
; 12.108 ; b_out[5]~reg0                                                                                                           ; b_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.655      ; 4.907      ;
; 12.117 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1 ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.388      ; 4.631      ;
; 12.138 ; g_out[5]~reg0                                                                                                           ; g_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.684      ; 4.906      ;
; 12.146 ; g_out[1]~reg0                                                                                                           ; g_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.670      ; 4.884      ;
; 12.159 ; b_out[4]~reg0                                                                                                           ; b_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.659      ; 4.860      ;
; 12.165 ; g_out[3]~reg0                                                                                                           ; g_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.679      ; 4.874      ;
; 12.208 ; g_out[6]~reg0                                                                                                           ; g_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.679      ; 4.831      ;
; 12.216 ; b_out[1]~reg0                                                                                                           ; b_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.655      ; 4.799      ;
; 12.216 ; r_out[6]~reg0                                                                                                           ; r_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.811      ;
; 12.225 ; r_out[1]~reg0                                                                                                           ; r_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.802      ;
; 12.232 ; g_out[4]~reg0                                                                                                           ; g_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.689      ; 4.817      ;
; 12.238 ; r_out[0]~reg0                                                                                                           ; r_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.667      ; 4.789      ;
; 12.247 ; g_out[0]~reg0                                                                                                           ; g_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.679      ; 4.792      ;
; 12.412 ; b_out[0]~reg0                                                                                                           ; b_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.655      ; 4.603      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'input_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.283 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][15] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.441      ; 0.947      ;
; 0.321 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][23] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 0.993      ;
; 0.323 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][27]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 0.994      ;
; 0.324 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][49]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 1.003      ;
; 0.324 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][33]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 0.995      ;
; 0.325 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][47]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.003      ;
; 0.325 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][52] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.002      ;
; 0.325 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][36]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.503      ; 1.051      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 0.997      ;
; 0.329 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][37]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.007      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][45] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.006      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.008      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][45] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.447      ; 1.001      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.457      ; 1.011      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][54]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 0.996      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][54] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.007      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][30] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.003      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][2]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.452      ; 1.007      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][27] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.003      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][18] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.000      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][13]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 0.999      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][52]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.012      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][3]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 0.999      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][49] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.011      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][43] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.012      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.447      ; 1.005      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.012      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][38] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.002      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][39] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.002      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][34] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.001      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][25]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.006      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][9]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 1.014      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][42] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.002      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][4]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.001      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][29] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.003      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][18]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.002      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][47] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.013      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][46] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.013      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.014      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][44]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.452      ; 1.012      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][42]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.013      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][37] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.002      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][19]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.004      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][14]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.441      ; 1.001      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][40]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.014      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.015      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][16]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.005      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][4]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.004      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][1]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.447      ; 1.009      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][6]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.016      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][7]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.016      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][5]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.016      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][0]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.447      ; 1.010      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][15]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.441      ; 1.004      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.017      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][37]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.008      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][28] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.008      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][31] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.008      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.438      ; 1.003      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.019      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][16] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.014      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][24]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.014      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][4]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.447      ; 1.014      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][24] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][53] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.021      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][31]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.017      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.017      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][52]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.011      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][20] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.447      ; 1.016      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][12] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.013      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][12] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.012      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][35] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.014      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.014      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][25] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.013      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][9]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.012      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.466      ; 1.037      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][31] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.439      ; 1.010      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][29] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.015      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][11]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 1.027      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][49] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.014      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][41]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.016      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][38]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 1.028      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][32] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.016      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][28]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.016      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][16] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.016      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][10] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.014      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][50] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.457      ; 1.030      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][29]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.017      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][12]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.461      ; 1.034      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][15]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.016      ;
; 0.351 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][40] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.016      ;
; 0.351 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][37] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.018      ;
; 0.351 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][31]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.017      ;
; 0.351 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][15] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.017      ;
; 0.352 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.452      ; 1.027      ;
; 0.352 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][39]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.503      ; 1.078      ;
; 0.352 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][16]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.439      ; 1.014      ;
; 0.352 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][12] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.017      ;
; 0.353 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][42] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.025      ;
; 0.353 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][22]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.025      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'output_clk'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 0.395 ; b_out[0]~reg0                                                                                                           ; b_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.990      ; 4.345      ;
; 0.542 ; r_out[0]~reg0                                                                                                           ; r_out[0] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.504      ;
; 0.552 ; r_out[6]~reg0                                                                                                           ; r_out[6] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.514      ;
; 0.560 ; r_out[1]~reg0                                                                                                           ; r_out[1] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.522      ;
; 0.574 ; g_out[0]~reg0                                                                                                           ; g_out[0] ; input_clk    ; output_clk  ; 0.000        ; 4.013      ; 4.547      ;
; 0.594 ; g_out[4]~reg0                                                                                                           ; g_out[4] ; input_clk    ; output_clk  ; 0.000        ; 4.023      ; 4.577      ;
; 0.619 ; g_out[6]~reg0                                                                                                           ; g_out[6] ; input_clk    ; output_clk  ; 0.000        ; 4.013      ; 4.592      ;
; 0.647 ; b_out[1]~reg0                                                                                                           ; b_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.990      ; 4.597      ;
; 0.658 ; g_out[1]~reg0                                                                                                           ; g_out[1] ; input_clk    ; output_clk  ; 0.000        ; 4.004      ; 4.622      ;
; 0.661 ; g_out[3]~reg0                                                                                                           ; g_out[3] ; input_clk    ; output_clk  ; 0.000        ; 4.013      ; 4.634      ;
; 0.670 ; b_out[4]~reg0                                                                                                           ; b_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.994      ; 4.624      ;
; 0.679 ; b_out[3]~reg0                                                                                                           ; b_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.990      ; 4.629      ;
; 0.681 ; g_out[5]~reg0                                                                                                           ; g_out[5] ; input_clk    ; output_clk  ; 0.000        ; 4.018      ; 4.659      ;
; 0.699 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1 ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.715      ; 4.374      ;
; 0.706 ; b_out[5]~reg0                                                                                                           ; b_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.990      ; 4.656      ;
; 0.721 ; g_out[7]~reg0                                                                                                           ; g_out[7] ; input_clk    ; output_clk  ; 0.000        ; 4.023      ; 4.704      ;
; 0.733 ; r_out[4]~reg0                                                                                                           ; r_out[4] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.695      ;
; 0.740 ; g_out[2]~reg0                                                                                                           ; g_out[2] ; input_clk    ; output_clk  ; 0.000        ; 4.013      ; 4.713      ;
; 0.743 ; b_out[6]~reg0                                                                                                           ; b_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.994      ; 4.697      ;
; 0.752 ; r_out[5]~reg0                                                                                                           ; r_out[5] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.714      ;
; 0.753 ; r_out[3]~reg0                                                                                                           ; r_out[3] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.715      ;
; 0.754 ; r_out[7]~reg0                                                                                                           ; r_out[7] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 4.716      ;
; 0.813 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0 ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.715      ; 4.488      ;
; 0.838 ; b_out[7]~reg0                                                                                                           ; b_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.994      ; 4.792      ;
; 0.842 ; b_out[2]~reg0                                                                                                           ; b_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.990      ; 4.792      ;
; 1.337 ; de_out~reg0                                                                                                             ; de_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 5.309      ;
; 1.359 ; r_out[2]~reg0                                                                                                           ; r_out[2] ; input_clk    ; output_clk  ; 0.000        ; 4.002      ; 5.321      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.37 MHz ; 88.37 MHz       ; input_clk  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+------------+--------+----------------+
; Clock      ; Slack  ; End Point TNS  ;
+------------+--------+----------------+
; input_clk  ; 2.154  ; 0.000          ;
; output_clk ; 11.559 ; 0.000          ;
+------------+--------+----------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; input_clk  ; 0.283 ; 0.000          ;
; output_clk ; 0.283 ; 0.000          ;
+------------+-------+----------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+------------+-------+-------------------------------+
; Clock      ; Slack ; End Point TNS                 ;
+------------+-------+-------------------------------+
; input_clk  ; 6.247 ; 0.000                         ;
; output_clk ; 6.609 ; 0.000                         ;
+------------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'input_clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.154 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.575     ;
; 2.209 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.520     ;
; 2.273 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.456     ;
; 2.328 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.401     ;
; 2.347 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.382     ;
; 2.357 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.375     ;
; 2.410 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.323     ;
; 2.411 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.327     ;
; 2.428 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.335     ;
; 2.439 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.293     ;
; 2.440 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.240      ; 11.270     ;
; 2.441 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.227      ; 11.256     ;
; 2.455 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.274     ;
; 2.465 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.267     ;
; 2.477 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.253     ;
; 2.479 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.259     ;
; 2.488 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.241     ;
; 2.493 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.239     ;
; 2.495 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.238     ;
; 2.496 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.236     ;
; 2.510 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.220     ;
; 2.518 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.215     ;
; 2.519 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.219     ;
; 2.525 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:19:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.239      ; 11.184     ;
; 2.531 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.312      ; 11.251     ;
; 2.533 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.230     ;
; 2.536 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.227     ;
; 2.540 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.193     ;
; 2.546 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.217     ;
; 2.547 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.185     ;
; 2.547 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.186     ;
; 2.549 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.227      ; 11.148     ;
; 2.550 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.188     ;
; 2.552 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.177     ;
; 2.555 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.183     ;
; 2.559 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.362      ; 11.273     ;
; 2.559 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.227      ; 11.138     ;
; 2.560 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.267      ; 11.177     ;
; 2.563 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[9]   ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.166     ;
; 2.565 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:17:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.254      ; 11.159     ;
; 2.567 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.196     ;
; 2.568 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.170     ;
; 2.574 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.296      ; 11.192     ;
; 2.578 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.154     ;
; 2.584 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:21:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.316      ; 11.202     ;
; 2.584 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:biasMultiplicator|dataOut[4]                ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 11.223     ;
; 2.585 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.145     ;
; 2.587 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.151     ;
; 2.595 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.351      ; 11.226     ;
; 2.596 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.229      ; 11.103     ;
; 2.596 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.133     ;
; 2.601 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.131     ;
; 2.603 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.130     ;
; 2.604 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.128     ;
; 2.608 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.265      ; 11.127     ;
; 2.608 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:19:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.239      ; 11.101     ;
; 2.610 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.128     ;
; 2.611 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.259      ; 11.118     ;
; 2.612 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.240      ; 11.098     ;
; 2.614 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.116     ;
; 2.617 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.116     ;
; 2.617 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:biasMultiplicator|dataOut[4]                ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 11.190     ;
; 2.618 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.112     ;
; 2.620 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.118     ;
; 2.628 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.102     ;
; 2.632 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.098     ;
; 2.632 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.101     ;
; 2.632 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.100     ;
; 2.639 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.312      ; 11.143     ;
; 2.641 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.122     ;
; 2.642 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.088     ;
; 2.646 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.292      ; 11.116     ;
; 2.648 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.085     ;
; 2.648 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.309      ; 11.131     ;
; 2.651 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.234      ; 11.053     ;
; 2.654 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.109     ;
; 2.654 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[0] ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.311      ; 11.127     ;
; 2.657 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.073     ;
; 2.658 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.080     ;
; 2.662 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 11.097     ;
; 2.666 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.228      ; 11.032     ;
; 2.666 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.067     ;
; 2.667 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.267      ; 11.070     ;
; 2.667 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.362      ; 11.165     ;
; 2.667 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.227      ; 11.030     ;
; 2.668 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.267      ; 11.069     ;
; 2.672 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.091     ;
; 2.672 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.312      ; 11.110     ;
; 2.675 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.088     ;
; 2.676 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.268      ; 11.062     ;
; 2.677 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.056     ;
; 2.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.267      ; 11.059     ;
; 2.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.351      ; 11.143     ;
; 2.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.289      ; 11.081     ;
; 2.682 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.296      ; 11.084     ;
; 2.683 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.047     ;
; 2.684 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.260      ; 11.046     ;
; 2.684 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:17:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.251      ; 11.037     ;
; 2.685 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 11.078     ;
; 2.686 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.262      ; 11.046     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'output_clk'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 11.559 ; de_out~reg0                                                                                                             ; de_out   ; input_clk    ; output_clk  ; 13.470       ; 3.027      ; 4.828      ;
; 11.560 ; r_out[2]~reg0                                                                                                           ; r_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.816      ;
; 11.996 ; b_out[2]~reg0                                                                                                           ; b_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.007      ; 4.371      ;
; 12.034 ; r_out[7]~reg0                                                                                                           ; r_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.342      ;
; 12.043 ; r_out[3]~reg0                                                                                                           ; r_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.333      ;
; 12.043 ; r_out[5]~reg0                                                                                                           ; r_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.333      ;
; 12.073 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0 ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.786      ; 4.073      ;
; 12.074 ; b_out[7]~reg0                                                                                                           ; b_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.012      ; 4.298      ;
; 12.080 ; r_out[4]~reg0                                                                                                           ; r_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.296      ;
; 12.102 ; g_out[2]~reg0                                                                                                           ; g_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.029      ; 4.287      ;
; 12.135 ; b_out[3]~reg0                                                                                                           ; b_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.007      ; 4.232      ;
; 12.154 ; b_out[5]~reg0                                                                                                           ; b_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.007      ; 4.213      ;
; 12.160 ; g_out[7]~reg0                                                                                                           ; g_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.039      ; 4.239      ;
; 12.165 ; b_out[6]~reg0                                                                                                           ; b_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.012      ; 4.207      ;
; 12.191 ; g_out[5]~reg0                                                                                                           ; g_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.034      ; 4.203      ;
; 12.198 ; r_out[1]~reg0                                                                                                           ; r_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.178      ;
; 12.199 ; g_out[1]~reg0                                                                                                           ; g_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.020      ; 4.181      ;
; 12.200 ; r_out[6]~reg0                                                                                                           ; r_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.176      ;
; 12.206 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1 ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.786      ; 3.940      ;
; 12.214 ; r_out[0]~reg0                                                                                                           ; r_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.016      ; 4.162      ;
; 12.215 ; g_out[3]~reg0                                                                                                           ; g_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.029      ; 4.174      ;
; 12.216 ; b_out[4]~reg0                                                                                                           ; b_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.012      ; 4.156      ;
; 12.248 ; b_out[1]~reg0                                                                                                           ; b_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.007      ; 4.119      ;
; 12.248 ; g_out[6]~reg0                                                                                                           ; g_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.029      ; 4.141      ;
; 12.274 ; g_out[4]~reg0                                                                                                           ; g_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.039      ; 4.125      ;
; 12.285 ; g_out[0]~reg0                                                                                                           ; g_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.029      ; 4.104      ;
; 12.425 ; b_out[0]~reg0                                                                                                           ; b_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.007      ; 3.942      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'input_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.283 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][15]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.856      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][52]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.913      ;
; 0.327 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][40]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.912      ;
; 0.327 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][33]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.906      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][6]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.913      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][21]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.908      ;
; 0.329 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][44]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.914      ;
; 0.329 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][23]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.909      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][6]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.391      ; 0.916      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][37]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.917      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][5]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.916      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][49]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.393      ; 0.919      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][30]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.912      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][45]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.912      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][17]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.918      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][36]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.432      ; 0.961      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][31]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.914      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][27]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.913      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][2]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.389      ; 0.919      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][9]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.393      ; 0.923      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][42]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.921      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|altshift_taps:dataStorrage_rtl_3|shift_taps_96m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|altshift_taps:dataStorrage_rtl_3|shift_taps_96m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                      ; input_clk    ; input_clk   ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][3]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.910      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][24]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.915      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][25]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.911      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][45]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.922      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][53]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.924      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][51]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.924      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][49]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.924      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][19]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.912      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][15]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.912      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][47]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.925      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][52]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.925      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][47]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.923      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][43]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.925      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][4]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.383      ; 0.916      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][20]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.917      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][38]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.393      ; 0.926      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][11]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.393      ; 0.926      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][54]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.924      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][51]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.394      ; 0.928      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][53]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.924      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][42]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.913      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][27]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.919      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][44]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.389      ; 0.924      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][5]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.391      ; 0.927      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][46]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.926      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][44]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.926      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][4]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.914      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][7]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.383      ; 0.919      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][29]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.916      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][41]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.917      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][28]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.917      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][16]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.917      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][4]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.917      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][1]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.922      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][18]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.918      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][13]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.917      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][51]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.923      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][7]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.929      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][32]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.381      ; 0.920      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][0]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.924      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][39]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.920      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][25]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.924      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][44]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.375      ; 0.916      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][40]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.919      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][3]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.925      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][37]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.921      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][38]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.921      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][35]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.381      ; 0.922      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][31]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][54]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.920      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][40]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][21]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][20]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][33]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.922      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][34]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.922      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][29]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][30]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.922      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][18]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][12]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.398      ; 0.940      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][37]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.923      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][17]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.923      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][37]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.922      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][29]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.924      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][16]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.924      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][12]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.923      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][14]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.922      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][12]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.922      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][9]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.923      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][10]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.923      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|altshift_taps:dataStorrage_rtl_3|shift_taps_96m:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|altshift_taps:dataStorrage_rtl_3|shift_taps_96m:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                      ; input_clk    ; input_clk   ; 0.000        ; 0.070      ; 0.588      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][0]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.929      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][28]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.924      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][31]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.925      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][20]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.930      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][16]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.373      ; 0.918      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][24]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.929      ;
; 0.350 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][15]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.923      ;
; 0.351 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][42]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.924      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'output_clk'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 0.283 ; b_out[0]~reg0                                                                                                           ; b_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.322      ; 3.565      ;
; 0.428 ; g_out[0]~reg0                                                                                                           ; g_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.343      ; 3.731      ;
; 0.449 ; g_out[4]~reg0                                                                                                           ; g_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.353      ; 3.762      ;
; 0.462 ; r_out[0]~reg0                                                                                                           ; r_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.753      ;
; 0.468 ; r_out[6]~reg0                                                                                                           ; r_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.759      ;
; 0.475 ; r_out[1]~reg0                                                                                                           ; r_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.766      ;
; 0.475 ; g_out[6]~reg0                                                                                                           ; g_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.343      ; 3.778      ;
; 0.477 ; b_out[1]~reg0                                                                                                           ; b_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.322      ; 3.759      ;
; 0.494 ; b_out[3]~reg0                                                                                                           ; b_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.322      ; 3.776      ;
; 0.502 ; g_out[1]~reg0                                                                                                           ; g_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.335      ; 3.797      ;
; 0.503 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1 ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.105      ; 3.568      ;
; 0.505 ; b_out[4]~reg0                                                                                                           ; b_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.327      ; 3.792      ;
; 0.506 ; g_out[3]~reg0                                                                                                           ; g_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.343      ; 3.809      ;
; 0.519 ; g_out[5]~reg0                                                                                                           ; g_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.348      ; 3.827      ;
; 0.520 ; b_out[5]~reg0                                                                                                           ; b_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.322      ; 3.802      ;
; 0.568 ; g_out[7]~reg0                                                                                                           ; g_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.353      ; 3.881      ;
; 0.570 ; g_out[2]~reg0                                                                                                           ; g_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.343      ; 3.873      ;
; 0.573 ; b_out[6]~reg0                                                                                                           ; b_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.327      ; 3.860      ;
; 0.593 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0 ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.105      ; 3.658      ;
; 0.620 ; r_out[4]~reg0                                                                                                           ; r_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.911      ;
; 0.647 ; b_out[2]~reg0                                                                                                           ; b_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.322      ; 3.929      ;
; 0.653 ; r_out[3]~reg0                                                                                                           ; r_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.944      ;
; 0.654 ; r_out[7]~reg0                                                                                                           ; r_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.945      ;
; 0.663 ; b_out[7]~reg0                                                                                                           ; b_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.327      ; 3.950      ;
; 0.665 ; r_out[5]~reg0                                                                                                           ; r_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 3.956      ;
; 0.911 ; r_out[2]~reg0                                                                                                           ; r_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.331      ; 4.202      ;
; 1.047 ; de_out~reg0                                                                                                             ; de_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 4.349      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+------------+--------+----------------+
; Clock      ; Slack  ; End Point TNS  ;
+------------+--------+----------------+
; input_clk  ; 7.350  ; 0.000          ;
; output_clk ; 12.122 ; 0.000          ;
+------------+--------+----------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; input_clk  ; 0.095 ; 0.000          ;
; output_clk ; 0.114 ; 0.000          ;
+------------+-------+----------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+------------+-------+-------------------------------+
; Clock      ; Slack ; End Point TNS                 ;
+------------+-------+-------------------------------+
; input_clk  ; 5.900 ; 0.000                         ;
; output_clk ; 6.467 ; 0.000                         ;
+------------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'input_clk'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.350 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.223      ;
; 7.354 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.219      ;
; 7.374 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.199      ;
; 7.378 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.195      ;
; 7.390 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.183      ;
; 7.394 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.179      ;
; 7.440 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.135      ;
; 7.452 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.121      ;
; 7.487 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.088      ;
; 7.491 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.084      ;
; 7.495 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 6.083      ;
; 7.497 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.076      ;
; 7.502 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.146      ; 6.102      ;
; 7.504 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.071      ;
; 7.516 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.057      ;
; 7.517 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 6.068      ;
; 7.521 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 6.064      ;
; 7.523 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.052      ;
; 7.538 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.037      ;
; 7.542 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 6.036      ;
; 7.544 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.029      ;
; 7.547 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 6.030      ;
; 7.548 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.025      ;
; 7.549 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.146      ; 6.055      ;
; 7.555 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.020      ;
; 7.559 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 6.019      ;
; 7.561 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.012      ;
; 7.564 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 6.009      ;
; 7.566 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.146      ; 6.038      ;
; 7.567 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 6.007      ;
; 7.568 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.098      ; 5.988      ;
; 7.569 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 6.016      ;
; 7.570 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.005      ;
; 7.571 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 6.004      ;
; 7.573 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 6.012      ;
; 7.576 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.080      ; 5.962      ;
; 7.578 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:21:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.166      ; 6.046      ;
; 7.580 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[9]  ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 5.993      ;
; 7.580 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.080      ; 5.958      ;
; 7.587 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.990      ;
; 7.587 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 5.988      ;
; 7.597 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.980      ;
; 7.603 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 5.982      ;
; 7.606 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.965      ;
; 7.610 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.961      ;
; 7.611 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.966      ;
; 7.617 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.957      ;
; 7.620 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.954      ;
; 7.620 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.954      ;
; 7.622 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 5.956      ;
; 7.622 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 5.953      ;
; 7.625 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:21:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.166      ; 5.999      ;
; 7.626 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 5.952      ;
; 7.626 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 5.952      ;
; 7.628 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.949      ;
; 7.630 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.141      ; 5.969      ;
; 7.631 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.943      ;
; 7.633 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.146      ; 5.971      ;
; 7.636 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.118      ; 5.940      ;
; 7.636 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.938      ;
; 7.637 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.110      ; 5.931      ;
; 7.637 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.940      ;
; 7.640 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.118      ; 5.936      ;
; 7.640 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.080      ; 5.898      ;
; 7.642 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:17:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.106      ; 5.922      ;
; 7.642 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:21:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.166      ; 5.982      ;
; 7.644 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.080      ; 5.894      ;
; 7.648 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 5.937      ;
; 7.651 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.926      ;
; 7.654 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.117      ; 5.921      ;
; 7.655 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 5.930      ;
; 7.659 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.161      ; 5.960      ;
; 7.660 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:47:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.139      ; 5.937      ;
; 7.661 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.156      ; 5.953      ;
; 7.664 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:47:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.139      ; 5.933      ;
; 7.665 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.156      ; 5.949      ;
; 7.666 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[8]  ; input_clk    ; input_clk   ; 13.470       ; 0.115      ; 5.907      ;
; 7.667 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[3]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11] ; input_clk    ; input_clk   ; 13.470       ; 0.127      ; 5.918      ;
; 7.669 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 5.909      ;
; 7.670 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.904      ;
; 7.670 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.904      ;
; 7.670 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.901      ;
; 7.672 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.141      ; 5.927      ;
; 7.672 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:16:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.098      ; 5.884      ;
; 7.672 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:33:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.158      ; 5.944      ;
; 7.673 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 5.905      ;
; 7.674 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.083      ; 5.867      ;
; 7.674 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.897      ;
; 7.675 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.205      ; 5.988      ;
; 7.675 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.137      ; 5.920      ;
; 7.676 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.120      ; 5.902      ;
; 7.676 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.121      ; 5.903      ;
; 7.676 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:33:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.158      ; 5.940      ;
; 7.677 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.141      ; 5.922      ;
; 7.677 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_staticMultiplier:\multipicators:13:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.148      ; 5.929      ;
; 7.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.119      ; 5.899      ;
; 7.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.083      ; 5.863      ;
; 7.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:14:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.141      ; 5.921      ;
; 7.679 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.205      ; 5.984      ;
; 7.680 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.891      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'output_clk'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 12.122 ; r_out[2]~reg0                                                                                                           ; r_out[2] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 3.286      ;
; 12.562 ; de_out~reg0                                                                                                             ; de_out   ; input_clk    ; output_clk  ; 13.470       ; 2.062      ; 2.860      ;
; 12.791 ; b_out[7]~reg0                                                                                                           ; b_out[7] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.617      ;
; 12.800 ; r_out[5]~reg0                                                                                                           ; r_out[5] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.608      ;
; 12.815 ; b_out[2]~reg0                                                                                                           ; b_out[2] ; input_clk    ; output_clk  ; 13.470       ; 2.042      ; 2.587      ;
; 12.822 ; r_out[7]~reg0                                                                                                           ; r_out[7] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.586      ;
; 12.823 ; r_out[3]~reg0                                                                                                           ; r_out[3] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.585      ;
; 12.851 ; b_out[6]~reg0                                                                                                           ; b_out[6] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.557      ;
; 12.854 ; g_out[7]~reg0                                                                                                           ; g_out[7] ; input_clk    ; output_clk  ; 13.470       ; 2.078      ; 2.584      ;
; 12.858 ; r_out[4]~reg0                                                                                                           ; r_out[4] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.550      ;
; 12.863 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0 ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.933      ; 2.430      ;
; 12.872 ; g_out[2]~reg0                                                                                                           ; g_out[2] ; input_clk    ; output_clk  ; 13.470       ; 2.068      ; 2.556      ;
; 12.897 ; b_out[5]~reg0                                                                                                           ; b_out[5] ; input_clk    ; output_clk  ; 13.470       ; 2.042      ; 2.505      ;
; 12.904 ; g_out[3]~reg0                                                                                                           ; g_out[3] ; input_clk    ; output_clk  ; 13.470       ; 2.068      ; 2.524      ;
; 12.904 ; g_out[5]~reg0                                                                                                           ; g_out[5] ; input_clk    ; output_clk  ; 13.470       ; 2.073      ; 2.529      ;
; 12.906 ; g_out[1]~reg0                                                                                                           ; g_out[1] ; input_clk    ; output_clk  ; 13.470       ; 2.059      ; 2.513      ;
; 12.907 ; b_out[4]~reg0                                                                                                           ; b_out[4] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.501      ;
; 12.917 ; g_out[6]~reg0                                                                                                           ; g_out[6] ; input_clk    ; output_clk  ; 13.470       ; 2.068      ; 2.511      ;
; 12.918 ; b_out[1]~reg0                                                                                                           ; b_out[1] ; input_clk    ; output_clk  ; 13.470       ; 2.042      ; 2.484      ;
; 12.919 ; b_out[3]~reg0                                                                                                           ; b_out[3] ; input_clk    ; output_clk  ; 13.470       ; 2.042      ; 2.483      ;
; 12.921 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1 ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.933      ; 2.372      ;
; 12.940 ; r_out[1]~reg0                                                                                                           ; r_out[1] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.468      ;
; 12.944 ; g_out[4]~reg0                                                                                                           ; g_out[4] ; input_clk    ; output_clk  ; 13.470       ; 2.078      ; 2.494      ;
; 12.951 ; r_out[0]~reg0                                                                                                           ; r_out[0] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.457      ;
; 12.960 ; g_out[0]~reg0                                                                                                           ; g_out[0] ; input_clk    ; output_clk  ; 13.470       ; 2.068      ; 2.468      ;
; 12.968 ; r_out[6]~reg0                                                                                                           ; r_out[6] ; input_clk    ; output_clk  ; 13.470       ; 2.048      ; 2.440      ;
; 13.022 ; b_out[0]~reg0                                                                                                           ; b_out[0] ; input_clk    ; output_clk  ; 13.470       ; 2.042      ; 2.380      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'input_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.095 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][15] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.415      ;
; 0.114 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][23] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.443      ;
; 0.115 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][52] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.447      ;
; 0.115 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][36]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.256      ; 0.472      ;
; 0.116 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][47]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.448      ;
; 0.116 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][49]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.448      ;
; 0.117 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][2]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.449      ;
; 0.117 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][37]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.449      ;
; 0.118 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][33]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.444      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.454      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][45] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.451      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.452      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][30] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.447      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][9]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.454      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][11]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.454      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][40]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.451      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][52]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.453      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.452      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][54] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.450      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][42]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.451      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][6]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.452      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.453      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.453      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][49] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.453      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][27]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.443      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][5]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.453      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][43] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.453      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.454      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.449      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.445      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][12]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.236      ; 0.459      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][50] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.457      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][46] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.454      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][47] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.452      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.454      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][45] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.447      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.242      ; 0.467      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][4]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.451      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][44]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.452      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][7]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.456      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][27] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.448      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][42] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.454      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][54]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.445      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.456      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.458      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][3]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.445      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][22]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.454      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][39] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.447      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][31]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.453      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.454      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][18] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.447      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][13]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.446      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][14]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.236      ; 0.463      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][53] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.456      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][4]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.458      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][4]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.446      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][38]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.459      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][34] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.448      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][19]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.447      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][42] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.447      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][40] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.458      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][51]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.460      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][38] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.449      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][37] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.448      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][39]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.256      ; 0.485      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][29] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.449      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][18]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.449      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][43]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.459      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][25]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.451      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][16]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.450      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][14]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.448      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][1]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.452      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][52] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a49~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.464      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][4]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.449      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][2]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.457      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][3]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.462      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][37]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.458      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][35] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.452      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][28] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.451      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][31] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.451      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][24] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.453      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][25] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.450      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][10] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.456      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][42] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.461      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][41]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][0]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.453      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][0]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.458      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][37]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.450      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][32] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.453      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][28]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][16] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][16] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.223      ; 0.455      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][12] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][15]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.450      ;
; 0.132 ; NNFPGA_matrixDelay:inputDelay|dataStorrage[13][5]                                                                                                    ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                    ; input_clk    ; input_clk   ; 0.000        ; 0.237      ; 0.470      ;
; 0.132 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][55] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.461      ;
; 0.132 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][20] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.454      ;
; 0.132 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.464      ;
; 0.132 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.461      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'output_clk'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 0.114 ; b_out[0]~reg0                                                                                                           ; b_out[0] ; input_clk    ; output_clk  ; 0.000        ; 2.213      ; 2.287      ;
; 0.137 ; r_out[6]~reg0                                                                                                           ; r_out[6] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.316      ;
; 0.147 ; r_out[0]~reg0                                                                                                           ; r_out[0] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.326      ;
; 0.156 ; r_out[1]~reg0                                                                                                           ; r_out[1] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.335      ;
; 0.163 ; g_out[0]~reg0                                                                                                           ; g_out[0] ; input_clk    ; output_clk  ; 0.000        ; 2.238      ; 2.361      ;
; 0.168 ; g_out[4]~reg0                                                                                                           ; g_out[4] ; input_clk    ; output_clk  ; 0.000        ; 2.247      ; 2.375      ;
; 0.174 ; b_out[1]~reg0                                                                                                           ; b_out[1] ; input_clk    ; output_clk  ; 0.000        ; 2.213      ; 2.347      ;
; 0.192 ; b_out[4]~reg0                                                                                                           ; b_out[4] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.371      ;
; 0.195 ; g_out[6]~reg0                                                                                                           ; g_out[6] ; input_clk    ; output_clk  ; 0.000        ; 2.238      ; 2.393      ;
; 0.197 ; g_out[3]~reg0                                                                                                           ; g_out[3] ; input_clk    ; output_clk  ; 0.000        ; 2.238      ; 2.395      ;
; 0.200 ; b_out[5]~reg0                                                                                                           ; b_out[5] ; input_clk    ; output_clk  ; 0.000        ; 2.213      ; 2.373      ;
; 0.201 ; b_out[3]~reg0                                                                                                           ; b_out[3] ; input_clk    ; output_clk  ; 0.000        ; 2.213      ; 2.374      ;
; 0.204 ; g_out[5]~reg0                                                                                                           ; g_out[5] ; input_clk    ; output_clk  ; 0.000        ; 2.242      ; 2.406      ;
; 0.206 ; r_out[4]~reg0                                                                                                           ; r_out[4] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.385      ;
; 0.215 ; g_out[1]~reg0                                                                                                           ; g_out[1] ; input_clk    ; output_clk  ; 0.000        ; 2.229      ; 2.404      ;
; 0.219 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a1 ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.114      ; 2.293      ;
; 0.237 ; g_out[2]~reg0                                                                                                           ; g_out[2] ; input_clk    ; output_clk  ; 0.000        ; 2.238      ; 2.435      ;
; 0.243 ; r_out[7]~reg0                                                                                                           ; r_out[7] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.422      ;
; 0.243 ; r_out[3]~reg0                                                                                                           ; r_out[3] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.422      ;
; 0.249 ; b_out[6]~reg0                                                                                                           ; b_out[6] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.428      ;
; 0.255 ; g_out[7]~reg0                                                                                                           ; g_out[7] ; input_clk    ; output_clk  ; 0.000        ; 2.247      ; 2.462      ;
; 0.264 ; r_out[5]~reg0                                                                                                           ; r_out[5] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.443      ;
; 0.272 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_a6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0 ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.114      ; 2.346      ;
; 0.273 ; b_out[2]~reg0                                                                                                           ; b_out[2] ; input_clk    ; output_clk  ; 0.000        ; 2.213      ; 2.446      ;
; 0.287 ; b_out[7]~reg0                                                                                                           ; b_out[7] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.466      ;
; 0.485 ; de_out~reg0                                                                                                             ; de_out   ; input_clk    ; output_clk  ; 0.000        ; 2.233      ; 2.678      ;
; 0.786 ; r_out[2]~reg0                                                                                                           ; r_out[2] ; input_clk    ; output_clk  ; 0.000        ; 2.219      ; 2.965      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.535  ; 0.095 ; N/A      ; N/A     ; 5.900               ;
;  input_clk       ; 0.535  ; 0.095 ; N/A      ; N/A     ; 5.900               ;
;  output_clk      ; 11.210 ; 0.114 ; N/A      ; N/A     ; 6.467               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  input_clk       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  output_clk      ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vs_out        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hs_out        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; de_out        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enable_in[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; enable_in[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; enable_in[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vs_in                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hs_in                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; de_in                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; hs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; de_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.09 V              ; -0.0157 V           ; 0.269 V                              ; 0.286 V                              ; 4.27e-09 s                  ; 3.05e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.09 V             ; -0.0157 V          ; 0.269 V                             ; 0.286 V                             ; 4.27e-09 s                 ; 3.05e-09 s                 ; Yes                       ; No                        ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; clk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.49e-09 V                   ; 3.24 V              ; -0.21 V             ; 0.177 V                              ; 0.263 V                              ; 2.71e-10 s                  ; 2.23e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.49e-09 V                  ; 3.24 V             ; -0.21 V            ; 0.177 V                             ; 0.263 V                             ; 2.71e-10 s                 ; 2.23e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; hs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; de_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.08 V              ; -0.0048 V           ; 0.134 V                              ; 0.253 V                              ; 5.72e-09 s                  ; 4.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.85e-06 V                  ; 3.08 V             ; -0.0048 V          ; 0.134 V                             ; 0.253 V                             ; 5.72e-09 s                 ; 4.47e-09 s                 ; Yes                       ; Yes                       ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; clk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.32e-06 V                   ; 3.13 V              ; -0.108 V            ; 0.148 V                              ; 0.141 V                              ; 3.14e-10 s                  ; 4.03e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.32e-06 V                  ; 3.13 V             ; -0.108 V           ; 0.148 V                             ; 0.141 V                             ; 3.14e-10 s                 ; 4.03e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; hs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; de_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.48 V              ; -0.0214 V           ; 0.322 V                              ; 0.28 V                               ; 3.59e-09 s                  ; 2.79e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.48 V             ; -0.0214 V          ; 0.322 V                             ; 0.28 V                              ; 3.59e-09 s                 ; 2.79e-09 s                 ; No                        ; No                        ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; clk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.06e-08 V                   ; 3.75 V              ; -0.275 V            ; 0.43 V                               ; 0.324 V                              ; 1.32e-10 s                  ; 1.98e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.06e-08 V                  ; 3.75 V             ; -0.275 V           ; 0.43 V                              ; 0.324 V                             ; 1.32e-10 s                 ; 1.98e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; input_clk  ; input_clk  ; 94707113 ; 0        ; 0        ; 0        ;
; input_clk  ; output_clk ; 27       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; input_clk  ; input_clk  ; 94707113 ; 0        ; 0        ; 0        ;
; input_clk  ; output_clk ; 27       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------+
; Clock Status Summary                          ;
+--------+------------+-----------+-------------+
; Target ; Clock      ; Type      ; Status      ;
+--------+------------+-----------+-------------+
; clk    ; input_clk  ; Base      ; Constrained ;
; clk_o  ; output_clk ; Generated ; Constrained ;
+--------+------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Feb 23 00:53:49 2022
Info: Command: quartus_sta NNFPGA_CL10LP -c NNFPGA_CL10LP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 12 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'NNFPGA_CL10LP.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 0.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.535               0.000 input_clk 
    Info (332119):    11.210               0.000 output_clk 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 input_clk 
    Info (332119):     0.395               0.000 output_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.249               0.000 input_clk 
    Info (332119):     6.637               0.000 output_clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.154               0.000 input_clk 
    Info (332119):    11.559               0.000 output_clk 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 input_clk 
    Info (332119):     0.283               0.000 output_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.247               0.000 input_clk 
    Info (332119):     6.609               0.000 output_clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.350               0.000 input_clk 
    Info (332119):    12.122               0.000 output_clk 
Info (332146): Worst-case hold slack is 0.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.095               0.000 input_clk 
    Info (332119):     0.114               0.000 output_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.900               0.000 input_clk 
    Info (332119):     6.467               0.000 output_clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5170 megabytes
    Info: Processing ended: Wed Feb 23 00:53:56 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:12


