@INPROCEEDINGS{VLAC-paper,
  author={Pohl, Angela and Greese, Mirko and Cosenza, Biagio and Juurlink, Ben},
  booktitle={2019 International Conference on High Performance Computing & Simulation (HPCS)}, 
  title={\href{https://doi.org/10.1109/HPCS48598.2019.9188238}{A Performance Analysis of Vector Length Agnostic Code}}, 
  year={2019},
  volume={},
  number={},
  pages={159-164},
  doi={10.1109/HPCS48598.2019.9188238}
}

@INPROCEEDINGS{7856594,
  author={Shevgoor, Manjunath and Koladiya, Sahil and Balasubramonian, Rajeev and Wilkerson, Chris and Pugsley, Seth H and Chishti, Zeshan},
  booktitle={2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
  title={\href{https://ieeexplore.ieee.org/document/7856594}{Efficiently prefetching complex address patterns}}, 
  year={2015},
  volume={},
  number={},
  pages={141-152},
  doi={10.1145/2830772.2830793}}

@INPROCEEDINGS{uve-paper,
  author={Domingos, Joao Mario and Neves, Nuno and Roma, Nuno and Tomás, Pedro},
  booktitle={2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)}, 
  title={\href{https://dx.doi.org/10.1109/ISCA52012.2021.00025}{Unlimited Vector Extension with Data Streaming Support}}, 
  year={2021},
  volume={},
  number={},
  pages={209-222},
  doi={10.1109/ISCA52012.2021.00025}
}


@ARTICLE{arm-paper,
  author={Stephens, Nigel and Biles, Stuart and Boettcher, Matthias and Eapen, Jacob and Eyole, Mbou and Gabrielli, Giacomo and Horsnell, Matt and Magklis, Grigorios and Martinez, Alejandro and Premillieu, Nathanael and Reid, Alastair and Rico, Alejandro and Walker, Paul},
  journal={IEEE Micro}, 
  title={\href{https://doi.org/10.1109/MM.2017.35}{The ARM Scalable Vector Extension}}, 
  year={2017},
  volume={37},
  number={2},
  pages={26-39},
  doi={10.1109/MM.2017.35}
}

@INPROCEEDINGS{8980305,
  author={Wang, Zhengrong and Nowatzki, Tony},
  booktitle={2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)}, 
  title={\href{https://ieeexplore.ieee.org/document/8980305}{Stream-based Memory Access Specialization for General Purpose Processors}}, 
  year={2019},
  volume={},
  number={},
  pages={736-749},
  doi={}
}

@INPROCEEDINGS{8192490,
  author={Nowatzki, Tony and Gangadhar, Vinay and Ardalani, Newsha and Sankaralingam, Karthikeyan},
  booktitle={2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)}, 
  title={\href{https://doi.org/10.1145/3079856.3080255}{Stream-dataflow acceleration}}, 
  year={2017},
  volume={},
  number={},
  pages={416-429},
  doi={10.1145/3079856.3080255}
}

@INPROCEEDINGS{9474230,
  author={Scheffler, Paul and Zaruba, Florian and Schuiki, Fabian and Hoefler, Torsten and Benini, Luca},
  booktitle={2021 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={\href{https://doi.org/10.23919/DATE51398.2021.9474230}{Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra}}, 
  year={2021},
  volume={},
  number={},
  pages={1787-1792},
  doi={10.23919/DATE51398.2021.9474230}}


@ARTICLE{9068465,
  author={Schuiki, Fabian and Zaruba, Florian and Hoefler, Torsten and Benini, Luca},
  journal={IEEE Transactions on Computers}, 
  title={\href{https://doi.org/10.1109/TC.2020.2987314}{Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores}}, 
  year={2021},
  volume={70},
  number={2},
  pages={212-227},
  doi={10.1109/TC.2020.2987314}
}


@INPROCEEDINGS{6903697,
  author={Hussain, Tassadaq and Palomar, Oscar and Unsal, Osman and Cristal, Adrian and Ayguadé, Eduard and Valero, Mateo},
  booktitle={2014 International Conference on High Performance Computing & Simulation (HPCS)}, 
  title={\href{https://dx.doi.org/10.1109/HPCSim.2014.6903697}{Advanced Pattern based Memory Controller for FPGA based HPC applications}}, 
  year={2014},
  volume={},
  number={},
  pages={287-294},
  doi={10.1109/HPCSim.2014.6903697}}

@ARTICLE{8502059,
  author={Schuiki, Fabian and Schaffner, Michael and Gürkaynak, Frank K. and Benini, Luca},
  journal={IEEE Transactions on Computers}, 
  title={\href{https://doi.org/10.1109/TC.2018.2876312}{A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets}}, 
  year={2019},
  volume={68},
  number={4},
  pages={484-497},
  doi={10.1109/TC.2018.2876312}}

@ARTICLE{8412533,
  author={Conti, Francesco and Schiavone, Pasquale Davide and Benini, Luca},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={\href{https://doi.org/10.1109/TCAD.2018.2857019}{XNOR Neural Engine: A Hardware Accelerator IP for 21.6-fJ/op Binary Neural Network Inference}}, 
  year={2018},
  volume={37},
  number={11},
  pages={2940-2951},
  doi={10.1109/TCAD.2018.2857019}}


@misc{arm-neon, 
  title={Neon – ARM®}, 
  url={https://www.arm.com/technologies/neon}, 
  journal={Arm}, 
  author={Ltd., Arm}
} 


@misc{CVA6,
    title = {CVA6: An application class RISC-V CPU core},
    howpublished = {\url{https://cva6.readthedocs.io/en/latest/}},
    year = "2024",
}

@misc{thesis-xf,
    author = {Xavier Fernandes},
    title = {Data-Streaming Engine Architecture for the Unlimited Vector Extension},
    note = "[Thesis Report - 2023]",
    year = {2024}
}


@misc{Verilator-Doc,
    author = {Wilson Snyder},
    title = {Verilator Documentation},
    year = "2024",
    howpublished = "\url{https://verilator.org/guide/latest/overview.html}",
    note = "[Online; accessed 10-January-2024]"
}


@misc{Verilator,
    author = {Wilson Snyder},
    title = {Verilator Simulator},
    year = "2024",
    howpublished = "\url{https://www.veripool.org/verilator/}",
    note = "[Online; accessed 10-January-2024]"
}

@misc{RV-Doc,
    title = {RISC-V Toolchain Documentation},
    year = "2024",
    howpublished = "\url{https://wiki.riscv.org/display/HOME/Toolchain+Projects}",
    note = "[Online; accessed 10-January-2024]"
}

@misc{RV-PK,
    title = {RISC-V Proxy Kernel},
    year = "2024",
    howpublished = "\url{https://github.com/riscv-software-src/riscv-pk}",
    note = "[Online; accessed 10-January-2024]"
}

@misc{Spike,
    title = {Spike - RISC-V ISA Simulator},
    year = "2024",
    howpublished = "\url{https://github.com/riscv-software-src/riscv-isa-sim}",
    note = "[Online; accessed 10-January-2024]"
}

@misc{AVX,
    title = {Intel Advance Vetor eXtension (AVX)},
    year = "2024",
    howpublished = "\url{https://www.intel.com/content/www/us/en/developer/tools/isa-extensions/overview.html}",
    note = "[Online; accessed 10-January-2024]"
}

@misc{RVV,
    title = {RISC-V Vector Extension},
    year = "2024",
    howpublished = "\url{https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc}",
    note = "[Online; accessed 10-January-2024]"
}


@ARTICLE{8777130,
  author={Zaruba, Florian and Benini, Luca},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={\href{https://doi.org/10.1109/TVLSI.2019.2926114}{The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology}}, 
  year={2019},
  volume={27},
  number={11},
  pages={2629-2640},
  doi={10.1109/TVLSI.2019.2926114}}
