# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.000128 512 0.23 540 149504 9.54739 4.33066 62.9328 130.794 207.801 207.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.000128 512 0.23 540 147456 9.62922 4.31933 74.4103 130.13 218.684 218.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.000128 512 0.23 540 148480 9.62131 4.33331 77.7924 130.809 222.748 222.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.000128 512 0.23 540 147456 9.57078 4.30406 69.1871 130.163 213.416 213.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.000128 512 0.23 540 150400 9.60992 4.3623 73.6871 131.275 219.131 219.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.000128 512 0.23 540 146944 9.61587 4.30774 72.9052 130.169 217.189 217.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.000128 512 0.23 540 145920 9.54822 4.28605 72.6428 129.042 215.709 215.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.000128 512 0.23 540 147456 9.49642 4.28589 72.1355 129.393 215.5 215.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.000128 512 0.23 540 141312 9.62451 4.22912 69.1217 128.046 211.213 211.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.000128 512 0.23 540 147200 9.48365 4.28646 76.3709 129.2 219.53 219.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.000128 512 0.23 540 139264 9.57984 4.17242 84.3689 126.734 225.05 225.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 0.000128 512 0.23 540 149504 9.56624 4.32541 63.2216 130.678 207.995 208.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.000128 512 0.23 540 149760 9.58854 4.34154 64.5543 130.777 209.457 209.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.000128 512 0.23 540 150528 9.54333 4.34614 62.6911 131.132 207.907 208.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.000128 512 0.23 540 148736 9.53571 4.31549 63.73 130.118 207.893 208.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.000128 512 0.23 540 149504 9.56602 4.33149 66.6973 130.677 211.466 211.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.000128 512 0.23 540 147456 9.61197 4.31757 73.4454 130.144 217.712 217.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.000128 512 0.23 540 148480 9.61558 4.33174 73.2908 130.795 218.23 218.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.000128 512 0.23 540 147456 9.57334 4.30496 76.3742 130.133 220.581 220.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.000128 512 0.23 540 150400 9.60176 4.36413 77.5594 131.267 222.98 223.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.000128 512 0.23 540 146944 9.60698 4.31133 75.1556 130.046 219.305 219.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.000128 512 0.23 540 145920 9.55034 4.28627 75.6982 129.146 218.874 219.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.000128 512 0.23 540 147456 9.48067 4.28621 71.8958 129.495 215.347 215.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.000128 512 0.23 540 141312 9.62102 4.23005 80.5594 128.159 222.757 222.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.000128 512 0.23 540 147200 9.48653 4.2895 84.6158 129.168 227.76 227.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.000128 512 0.23 540 139264 9.5784 4.17763 74.3211 126.833 215.101 215.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 0.000128 512 0.23 540 148480 9.6081 4.32742 59.3232 130.699 204.151 204.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.000128 512 0.23 540 148480 9.62982 4.34221 65.4998 130.779 210.45 210.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.000128 512 0.23 540 148992 9.63091 4.34765 61.0943 131.041 206.312 206.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.000128 512 0.23 540 146944 9.63683 4.31718 63.2246 130.119 207.485 207.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.000128 512 0.23 540 147456 9.68022 4.32515 63.9835 130.705 208.889 209.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.000128 512 0.23 540 147456 9.61408 4.31923 78.4468 130.131 222.704 222.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.000128 512 0.23 540 147456 9.59037 4.31299 57.5204 130.197 201.824 201.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.000128 512 0.23 540 148480 9.62522 4.33286 75.3538 130.691 220.195 220.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.000128 512 0.23 540 148480 9.61686 4.33152 55.2887 130.739 200.172 200.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.000128 512 0.23 540 147456 9.57955 4.3049 70.9419 130.163 215.185 215.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.000128 512 0.23 540 141312 9.62957 4.22966 51.9315 128.171 194.152 194.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.000128 512 0.23 540 147200 9.79293 4.36323 73.555 131.245 219.146 219.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.000128 512 0.23 540 140800 9.85782 4.28973 52.8026 129.05 196.2 196.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.000128 512 0.23 540 146944 9.60765 4.31104 90.9424 130.05 235.105 235.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.000128 512 0.23 540 143360 9.82803 4.30784 61.6686 130.097 206.095 206.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.000128 512 0.23 540 145920 9.54365 4.28253 88.808 129.146 231.973 232.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.000128 512 0.23 540 145920 9.54838 4.28147 60.7766 129.193 203.999 204.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.000128 512 0.23 540 143360 9.70253 4.28432 83.4583 129.469 227.103 227.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.000128 512 0.23 540 139264 9.58429 4.17658 59.8203 126.677 200.452 200.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.000128 512 0.23 540 141312 9.61744 4.23037 73.4285 128.047 215.518 215.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.000128 512 0.23 540 135168 9.43155 4.08371 54.2156 124.052 191.973 192.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.000128 512 0.23 540 140800 9.84074 4.28442 76.2537 129.202 219.775 219.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.000128 512 0.23 540 140800 9.83395 4.28637 58.1321 129.193 201.641 201.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 0.000128 512 0.23 552 148480 9.59699 4.32694 59.9061 130.684 204.704 204.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.000128 512 0.23 552 148480 9.64992 4.34038 62.3341 130.657 207.183 207.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.000128 512 0.23 552 148992 9.65107 4.3464 63.2501 131.141 208.578 208.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.000128 512 0.23 552 147456 9.58131 4.30784 43.5871 130.059 187.727 187.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.000128 512 0.23 552 146944 9.62688 4.31389 69.6467 130.011 213.79 213.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.000128 512 0.23 552 146944 9.6177 4.30694 49.145 130.175 193.432 193.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.000128 512 0.23 552 147456 9.65648 4.32771 68.5268 130.8 213.497 213.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.000128 512 0.23 552 143360 9.7079 4.28442 47.1451 129.465 190.794 190.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.000128 512 0.23 552 147456 9.60662 4.31718 75.445 130.039 219.599 219.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.000128 512 0.23 552 147456 9.59411 4.31315 55.6024 130.09 199.793 199.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.000128 512 0.23 552 148480 9.61392 4.33562 72.5422 130.811 217.496 217.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.000128 512 0.23 552 148480 9.60864 4.33152 54.2667 130.771 199.168 199.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.000128 512 0.23 552 147456 9.57677 4.30576 89.8303 130.162 234.061 234.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.000128 512 0.23 552 141312 9.63181 4.23117 58.8586 128.15 201.058 201.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.000128 512 0.23 552 147200 9.79085 4.36054 89.163 131.127 234.635 234.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.000128 512 0.23 552 140800 9.8536 4.28861 60.532 129.077 203.943 204.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.000128 512 0.23 552 146944 9.61296 4.30854 86.705 130.068 230.884 231.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.000128 512 0.23 552 143360 9.82954 4.30694 58.6656 130.229 203.225 203.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.000128 512 0.23 552 145920 9.55091 4.28237 82.9404 129.133 226.098 226.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.000128 512 0.23 552 145920 9.53626 4.28032 58.6902 129.209 201.913 202.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.000128 512 0.23 552 143360 9.69878 4.28355 78.1729 129.341 221.691 221.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.000128 512 0.23 552 139264 9.58198 4.17587 56.5453 126.712 197.209 197.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 0.000128 512 0.23 550 149504 9.5399 4.32915 66.4985 130.682 211.25 211.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.000128 512 0.23 550 149760 9.57408 4.34195 61.9355 130.794 206.841 206.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.000128 512 0.23 550 148480 9.63024 4.33254 41.9809 130.712 186.847 186.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.000128 512 0.23 550 150528 9.54026 4.34979 64.8901 131.052 210.024 210.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.000128 512 0.23 550 147456 9.57373 4.30246 45.4739 130.169 189.708 189.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.000128 512 0.23 550 148736 9.53642 4.31661 69.5719 130.119 213.735 213.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.000128 512 0.23 550 146944 9.61482 4.30784 44.8253 130.042 188.981 189.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.000128 512 0.23 550 149504 9.54774 4.3336 70.6287 130.704 215.411 215.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.000128 512 0.23 550 147456 9.48192 4.28774 49.3341 129.465 192.761 192.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.000128 512 0.23 550 147456 9.60848 4.32128 76.6446 130.146 220.912 221.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.000128 512 0.23 550 147456 9.59693 4.31309 57.8556 130.194 202.153 202.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.000128 512 0.23 550 148480 9.61322 4.33421 73.862 130.824 218.829 218.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.000128 512 0.23 550 148480 9.61152 4.32966 54.9048 130.864 199.906 200.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.000128 512 0.23 550 147456 9.56598 4.30234 88.8109 130.146 233.015 233.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.000128 512 0.23 550 141312 9.62656 4.23114 60.9451 128.137 203.136 203.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.000128 512 0.23 550 150400 9.59434 4.36237 90.2001 131.161 235.51 235.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.000128 512 0.23 550 147200 9.48282 4.28653 62.6009 129.187 205.758 205.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.000128 512 0.23 550 146944 9.60726 4.30794 85.3939 130.172 229.676 229.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.000128 512 0.23 550 143360 9.82826 4.3057 57.9406 130.124 202.389 202.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.000128 512 0.23 550 145920 9.54234 4.28483 83.0021 129.116 226.138 226.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.000128 512 0.23 550 145920 9.54739 4.28192 58.2234 129.223 201.469 201.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.000128 512 0.23 550 147456 9.47792 4.28438 81.2955 129.492 224.746 224.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.000128 512 0.23 550 139264 9.57862 4.17798 56.6619 126.835 197.447 197.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.000128 512 0.23 544 148480 9.62275 4.32742 59.2413 130.646 204.03 204.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 0.000128 512 0.23 544 147456 9.66 4.32925 40.9788 130.702 185.864 186.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.000128 512 0.23 544 148480 9.63965 4.34176 60.475 130.69 205.34 205.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.000128 512 0.23 544 148480 9.6255 4.33264 42.9802 130.821 187.946 188.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.000128 512 0.23 544 148992 9.63565 4.34646 66.9377 131.144 212.258 212.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.000128 512 0.23 544 147456 9.58467 4.3049 45.5947 130.042 189.717 189.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.000128 512 0.23 544 146944 9.63862 4.31475 64.0127 130.119 208.279 208.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.000128 512 0.23 544 146944 9.62301 4.31235 44.4311 130.168 188.726 188.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.000128 512 0.23 544 145152 9.76662 4.32403 37.9499 130.093 182.328 182.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.000128 512 0.23 544 147456 9.65946 4.33152 65.0464 130.704 209.935 210.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.000128 512 0.23 544 143360 9.71904 4.29027 45.7801 129.374 189.354 189.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.000128 512 0.23 544 141312 9.83715 4.22947 39.3416 128.047 181.65 181.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.000128 512 0.23 544 147456 9.6167 4.31546 90.1733 130.128 234.435 234.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.000128 512 0.23 544 147456 9.59117 4.31187 61.1578 130.18 205.432 205.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.000128 512 0.23 544 145152 9.7537 4.32218 51.2343 130.134 195.636 195.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.000128 512 0.23 544 148480 9.61709 4.33459 84.7322 130.722 229.598 229.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.000128 512 0.23 544 148480 9.61424 4.33357 60.37 130.889 205.403 205.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.000128 512 0.23 544 145920 9.54173 4.27834 51.7059 129.087 194.811 194.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.000128 512 0.23 544 147456 9.56883 4.30723 78.81 130.026 222.909 223.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.000128 512 0.23 544 141312 9.64022 4.2337 54.8803 128.062 197.006 197.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.000128 512 0.23 544 147456 9.58909 4.31104 49.4046 130.185 193.686 193.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.000128 512 0.23 544 147200 9.78378 4.36413 80.0022 131.151 225.498 225.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.000128 512 0.23 544 140800 9.84422 4.29027 55.8998 129.075 199.303 199.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.000128 512 0.23 544 144000 9.69235 4.29648 50.1598 129.165 193.499 193.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.000128 512 0.23 544 146944 9.61734 4.31152 76.6043 130.049 220.779 220.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.000128 512 0.23 544 143360 9.8313 4.30758 54.417 130.23 198.973 199.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.000128 512 0.23 544 139776 10.0633 4.31632 46.9784 130.198 191.75 191.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.000128 512 0.23 544 145920 9.54781 4.28838 76.1294 129.123 219.284 219.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.000128 512 0.23 544 145920 9.54909 4.28032 57.4246 129.105 200.553 200.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.000128 512 0.23 544 138240 9.28218 4.09072 49.0987 124.056 186.715 186.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.000128 512 0.23 544 143360 9.70554 4.28646 75.4117 129.373 218.977 219.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.000128 512 0.23 544 139264 9.57997 4.1752 53.5144 126.725 194.188 194.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.000128 512 0.23 544 135168 9.45194 4.07971 48.8373 124.168 186.73 186.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.000128 512 0.23 560 146432 9.71882 4.32637 61.6877 130.775 206.696 206.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 0.000128 512 0.23 560 145408 9.81731 4.32742 42.1331 130.812 187.282 187.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.000128 512 0.23 560 145920 9.79242 4.34374 68.8411 130.778 213.947 214.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.000128 512 0.23 560 145920 9.78131 4.33562 47.437 130.844 192.589 192.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.000128 512 0.23 560 142080 9.7712 4.28976 40.3967 129.046 183.701 183.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.000128 512 0.23 560 147456 9.71725 4.34896 64.9017 131.133 210.29 210.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.000128 512 0.23 560 144384 9.73962 4.30291 43.7188 130.057 188.012 188.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.000128 512 0.23 560 142848 9.88989 4.31728 38.0153 130.167 182.581 182.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.000128 512 0.23 560 145152 9.74678 4.31936 86.3912 130.033 230.688 230.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.000128 512 0.23 560 143360 9.82896 4.30899 57.7677 130.044 202.144 202.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.000128 512 0.23 560 145152 9.75229 4.32099 49.8414 130.107 194.217 194.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.000128 512 0.23 560 145408 9.79507 4.32765 82.5209 130.83 227.666 227.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.000128 512 0.23 560 143360 9.71117 4.28442 54.4503 129.381 198.023 198.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.000128 512 0.23 560 141312 9.62637 4.22912 45.5813 128.068 187.69 187.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.000128 512 0.23 560 145152 9.74285 4.32 84.2288 130.02 228.506 228.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.000128 512 0.23 560 142848 9.85459 4.31309 57.8623 130.091 202.316 202.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 0.000128 512 0.23 560 145152 9.75165 4.31984 52.0974 130.218 196.578 196.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.000128 512 0.23 560 138240 10.1258 4.31002 46.5914 130.289 191.507 191.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.000128 512 0.23 560 145920 9.77421 4.3343 80.8318 130.825 225.966 226.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.000128 512 0.23 560 143360 9.88986 4.33347 57.6223 130.783 202.821 202.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.000128 512 0.23 560 138240 9.97885 4.28074 48.9243 129.218 192.593 192.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.000128 512 0.23 560 143360 9.91926 4.33882 47.5589 130.989 192.998 193.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.000128 512 0.23 560 144384 9.75062 4.30691 76.115 130.058 220.425 220.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.000128 512 0.23 560 141312 9.63213 4.22902 55.4426 128.038 197.54 197.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.000128 512 0.23 560 138240 10.1279 4.31434 46.9427 130.261 191.839 191.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.000128 512 0.23 560 135168 9.63562 4.0752 45.5648 124.156 183.63 183.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.000128 512 0.23 560 147200 9.79965 4.35808 79.4233 131.253 225.026 225.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.000128 512 0.23 560 140800 9.85043 4.28851 56.3135 129.078 199.72 199.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.000128 512 0.23 560 144000 9.69082 4.29421 51.1908 129.142 194.509 194.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.000128 512 0.23 560 140800 9.83904 4.28272 47.4059 129.305 191.032 191.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.000128 512 0.23 576 146432 9.72384 4.32906 66.8596 130.684 211.791 211.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 0.000128 512 0.23 576 145408 9.80195 4.32742 45.0374 130.831 190.193 190.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 0.000128 512 0.23 576 144384 9.75027 4.31136 38.2234 130.039 182.518 182.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.000128 512 0.23 576 145920 9.79994 4.34467 64.3511 130.69 209.38 209.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.000128 512 0.23 576 145920 9.77584 4.336 44.9606 130.836 190.099 190.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.000128 512 0.23 576 142080 9.77078 4.28483 38.0804 129.126 181.455 181.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.000128 512 0.23 576 145920 9.80797 4.34845 84.661 131.133 230.142 230.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.000128 512 0.23 576 144384 9.74371 4.30694 56.8396 130.037 201.117 201.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.000128 512 0.23 576 142848 9.86093 4.31466 47.9769 130.192 192.536 192.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.000128 512 0.23 576 141312 9.63411 4.23187 42.243 128.138 184.439 184.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.000128 512 0.23 576 145152 9.74787 4.31309 80.3871 130.015 224.664 224.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.000128 512 0.23 576 143360 9.84515 4.30973 54.7387 130.173 199.261 199.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.000128 512 0.23 576 145152 9.7409 4.31923 47.2044 130.112 191.569 191.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.000128 512 0.23 576 143360 9.83866 4.3049 42.36 130.233 186.924 187.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.000128 512 0.23 576 145408 9.79587 4.33344 77.5372 130.824 222.68 222.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.000128 512 0.23 576 143360 9.70781 4.28688 53.31 129.582 197.077 197.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.000128 512 0.23 576 141312 9.62982 4.2287 46.0402 128.137 188.229 188.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.000128 512 0.23 576 139264 9.59766 4.18163 41.2904 126.734 181.996 182.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.000128 512 0.23 576 145152 9.73971 4.31773 76.482 130.024 220.754 220.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.000128 512 0.23 576 142848 9.8633 4.31514 55.683 130.046 200.104 200.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.000128 512 0.23 576 145152 9.75123 4.31907 50.3847 130.142 194.787 194.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.000128 512 0.23 576 138240 10.1207 4.31168 46.0841 130.19 190.897 191.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.000128 512 0.23 576 145920 9.7785 4.33363 77.1703 130.715 222.191 222.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.000128 512 0.23 576 143360 9.89635 4.33107 56.2566 130.786 201.465 201.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.000128 512 0.23 576 138240 9.97802 4.28051 47.9768 129.125 191.556 191.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.000128 512 0.23 576 143360 9.91706 4.33424 46.2761 130.999 191.72 191.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.000128 512 0.23 550 148480 9.59901 4.32742 68.8193 130.683 213.626 213.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 0.000128 512 0.23 550 147456 9.66925 4.32685 47.4821 130.7 192.365 192.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 0.000128 512 0.23 550 147456 9.57504 4.3049 38.9692 130.162 183.208 183.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.000128 512 0.23 550 148480 9.63747 4.34352 64.2655 130.69 209.136 209.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.000128 512 0.23 550 148480 9.62435 4.34173 44.15 130.821 189.124 189.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.000128 512 0.23 550 145920 9.71882 4.28854 38.5802 129.008 181.789 181.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 0.000128 512 0.23 550 148480 9.68685 4.32995 34.411 130.88 179.503 179.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.000128 512 0.23 550 148992 9.632 4.34598 84.1621 131.158 229.5 229.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.000128 512 0.23 550 147456 9.57635 4.30458 56.0562 130.013 200.149 200.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.000128 512 0.23 550 147456 9.59405 4.31322 48.1571 130.065 192.322 192.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.000128 512 0.23 550 141312 9.64074 4.23117 40.3806 128.038 182.478 182.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.000128 512 0.23 550 146944 9.63501 4.31632 76.8668 130.029 221.038 221.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.000128 512 0.23 550 146944 9.6121 4.30678 53.05 130.173 197.336 197.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.000128 512 0.23 550 145152 9.75062 4.31805 45.9168 130.109 190.287 190.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.000128 512 0.23 550 143360 9.84128 4.30499 40.5475 130.145 185.032 185.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.000128 512 0.23 550 147456 9.66518 4.33357 78.0611 130.812 223.062 223.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.000128 512 0.23 550 143360 9.7055 4.28442 52.3641 129.492 196.036 196.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.000128 512 0.23 550 141312 9.63405 4.23162 45.5136 128.066 187.636 187.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.000128 512 0.23 550 139264 9.60829 4.17402 41.1117 126.684 181.776 181.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.000128 512 0.23 550 147456 9.60931 4.31539 79.9469 130.02 224.08 224.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.000128 512 0.23 550 147456 9.59366 4.3127 59.7565 130.164 204.02 204.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.000128 512 0.23 550 145152 9.74342 4.32214 50.6935 130.242 195.191 195.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.000128 512 0.23 550 147456 9.5993 4.31309 48.2124 130.275 192.599 192.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.000128 512 0.23 550 138240 9.40979 4.08842 45.6352 124.036 183.367 183.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.000128 512 0.23 550 148480 9.62173 4.33629 79.1447 130.835 224.139 224.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.000128 512 0.23 550 148480 9.61549 4.33152 56.6447 130.865 201.65 201.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.000128 512 0.23 550 145920 9.54211 4.28592 49.795 129.213 193.029 193.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.000128 512 0.23 550 143360 9.92691 4.33798 45.5981 130.987 191.044 191.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.000128 512 0.23 550 140800 9.84554 4.28237 44.7444 129.21 188.27 188.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.000128 512 0.23 540 144384 9.84717 4.32947 62.4803 130.68 207.527 207.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 0.000128 512 0.23 540 143360 9.89789 4.33152 44.0347 130.826 189.276 189.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 0.000128 512 0.23 540 141312 9.96784 4.30694 36.5991 130.163 181.231 181.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 0.000128 512 0.23 540 139264 10.202 4.28646 33.1536 129.387 177.229 177.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.000128 512 0.23 540 143360 9.91408 4.33664 81.3714 130.686 226.498 226.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.000128 512 0.23 540 143360 9.89379 4.33152 54.7639 130.829 200.009 200.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.000128 512 0.23 540 138240 9.99642 4.28598 45.5623 129.016 189.053 189.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.000128 512 0.23 540 143360 9.89789 4.33114 41.4164 130.896 186.73 186.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.000128 512 0.23 540 144384 9.88554 4.34678 74.682 131.126 220.234 220.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.000128 512 0.23 540 141312 9.91933 4.30557 51.3612 130.467 196.242 196.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.000128 512 0.23 540 142848 9.86822 4.31325 44.6061 130.068 189.046 189.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.000128 512 0.23 540 135168 10.2143 4.2288 38.8997 128.148 181.688 181.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.000128 512 0.23 540 138240 10.095 4.27933 35.0562 129.222 178.851 178.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.000128 512 0.23 540 143360 9.8535 4.31357 72.6896 129.977 217.022 217.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.000128 512 0.23 540 143360 9.83514 4.30954 50.4188 130.049 194.802 194.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.000128 512 0.23 540 139776 10.0737 4.31702 43.1184 130.195 187.897 188.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.000128 512 0.23 540 143360 9.91283 4.30694 39.4792 130.123 184.012 184.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.000128 512 0.23 540 134400 10.0868 4.18342 34.8255 126.674 175.97 176.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.000128 512 0.23 540 143360 9.89357 4.32947 70.2777 130.704 215.394 215.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.000128 512 0.23 540 139264 9.96106 4.28637 49.004 129.497 192.938 193.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.000128 512 0.23 540 135168 9.9928 4.23117 42.7776 128.144 185.338 185.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.000128 512 0.23 540 131072 10.2729 4.17363 38.4973 126.714 179.849 179.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.000128 512 0.23 540 143360 9.92701 4.33146 38.2435 130.841 183.535 183.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.000128 512 0.23 576 146432 9.7273 4.32822 64.9087 130.78 209.935 210.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.000128 512 0.23 576 145408 9.81197 4.32742 44.8996 130.706 189.943 190.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 0.000128 512 0.23 576 144384 9.76499 4.30589 38.6544 130.16 183.078 183.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 0.000128 512 0.23 576 143360 9.92077 4.28307 33.9211 129.467 177.788 177.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.000128 512 0.23 576 145920 9.7921 4.34294 82.9585 130.675 227.958 228.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.000128 512 0.23 576 145920 9.77366 4.33206 56.1828 130.799 201.28 201.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.000128 512 0.23 576 142080 9.76134 4.28442 46.5206 128.995 189.753 189.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.000128 512 0.23 576 143360 9.90192 4.33162 42.0325 130.896 187.361 187.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 0.000128 512 0.23 576 140800 9.852 4.2905 37.2138 129.168 180.715 180.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.000128 512 0.23 576 147456 9.72445 4.34973 78.5754 131.033 223.879 224.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.000128 512 0.23 576 144384 9.75085 4.30899 53.414 130.04 197.711 197.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.000128 512 0.23 576 142848 9.86006 4.31104 45.078 130.087 189.526 189.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.000128 512 0.23 576 141312 9.63709 4.23078 40.6537 128.051 182.766 182.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.000128 512 0.23 576 138240 10.1681 4.28269 35.0905 129.087 178.82 178.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.000128 512 0.23 576 145152 9.73914 4.31456 74.4989 130.01 218.762 218.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.000128 512 0.23 576 143360 9.83498 4.30899 50.3787 130.047 194.762 194.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.000128 512 0.23 576 145152 9.7585 4.31885 43.6062 130.194 188.072 188.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.000128 512 0.23 576 143360 9.83846 4.30614 39.2281 130.235 183.797 183.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.000128 512 0.23 576 134400 10.081 4.17962 35.0709 126.663 176.19 176.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.000128 512 0.23 576 145408 9.80506 4.32979 74.3206 130.825 219.471 219.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.000128 512 0.23 576 143360 9.71181 4.28595 52.4049 129.372 195.964 196.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.000128 512 0.23 576 141312 9.63206 4.22736 43.7979 128.127 185.976 186.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.000128 512 0.23 576 139264 9.7681 4.17792 40.8262 126.717 181.686 181.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.000128 512 0.23 576 143360 9.92531 4.33315 39.2869 130.872 184.608 184.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.000128 512 0.23 576 135168 9.63738 4.08096 36.7241 124.068 174.706 174.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 0.000128 512 0.23 640 142336 10.0657 4.34986 92.9296 131.006 238.544 238.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.000128 512 0.23 640 141312 10.0292 4.33008 73.7929 130.778 219.127 219.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.000128 512 0.23 640 141312 10.0414 4.33232 51.3301 130.672 196.567 196.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.000128 512 0.23 640 138240 10.1082 4.30701 43.6765 130.059 188.346 188.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 0.000128 512 0.23 640 139264 9.97014 4.28813 39.7146 129.345 183.515 183.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 0.000128 512 0.23 640 138240 10.2659 4.33357 37.5698 130.766 183.13 183.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 0.000128 512 0.23 640 135168 10.1977 4.23213 34.422 128.143 177.185 177.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 0.000128 512 0.23 640 136192 10.3047 4.31104 32.5887 130.246 177.646 177.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 0.000128 512 0.23 640 131072 10.2584 4.17587 31.5502 126.835 173.011 173.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 0.000128 512 0.23 540 143360 10.0564 4.30755 28.5911 130.095 173.249 173.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 0.000128 512 0.23 576 143360 10.0427 4.30931 29.3637 130.118 174.024 174.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 0.000128 512 0.23 550 134400 10.2215 4.18186 28.4589 126.681 169.74 169.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 0.000128 512 0.23 576 134400 10.2157 4.1815 28.8911 126.55 170.034 170.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 0.000128 512 0.23 544 143360 9.88269 4.28032 30.4921 129.376 174.226 174.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 0.000128 512 0.23 544 138240 9.26406 4.07962 43.6309 124.119 181.286 181.435
