

================================================================
== Vivado HLS Report for 'dut_cnn_xcel'
================================================================
* Date:           Wed Nov  1 17:41:37 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117950|  117950|  117950|  117950|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  5184|  5184|         9|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: input_V_read [1/1] 0.00ns
:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: mem_conv1_0_V [1/1] 0.00ns
:1  %mem_conv1_0_V = alloca [200 x i32], align 4

ST_1: mem_conv1_1_V [1/1] 0.00ns
:2  %mem_conv1_1_V = alloca [200 x i32], align 4

ST_1: mem_conv1_2_V [1/1] 0.00ns
:3  %mem_conv1_2_V = alloca [200 x i32], align 4

ST_1: mem_conv1_3_V [1/1] 0.00ns
:4  %mem_conv1_3_V = alloca [200 x i32], align 4

ST_1: mem_conv2_V [1/1] 0.00ns
:5  %mem_conv2_V = alloca [800 x i32], align 4

ST_1: stg_21 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.71ns
ST_2: bvh_d_index [1/1] 0.00ns
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: index_assign_2_cast6 [1/1] 0.00ns
:1  %index_assign_2_cast6 = zext i6 %bvh_d_index to i32

ST_2: exitcond1 [1/1] 1.94ns
:2  %exitcond1 = icmp eq i6 %bvh_d_index, -15

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i [1/1] 1.72ns
:4  %i = add i6 %bvh_d_index, 1

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond1, label %3, label %2

ST_2: tmp_45 [1/1] 0.00ns
:0  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %input_V_read, i32 %index_assign_2_cast6)

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_45, i30 0)

ST_2: tmp_4_cast [1/1] 0.00ns
:2  %tmp_4_cast = zext i31 %tmp_s to i32

ST_2: index_assign [1/1] 0.00ns
:3  %index_assign = zext i6 %bvh_d_index to i64

ST_2: mem_conv1_0_V_addr [1/1] 0.00ns
:4  %mem_conv1_0_V_addr = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %index_assign

ST_2: stg_33 [1/1] 2.71ns
:5  store i32 %tmp_4_cast, i32* %mem_conv1_0_V_addr, align 4

ST_2: stg_34 [1/1] 0.00ns
:6  br label %1

ST_2: stg_35 [2/2] 0.00ns
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)


 <State 3>: 0.00ns
ST_3: stg_36 [1/2] 0.00ns
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)


 <State 4>: 0.00ns
ST_4: stg_37 [2/2] 0.00ns
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)


 <State 5>: 1.57ns
ST_5: stg_38 [1/2] 0.00ns
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

ST_5: stg_39 [1/1] 1.57ns
:2  br label %4


 <State 6>: 5.28ns
ST_6: i2 [1/1] 0.00ns
:0  %i2 = phi i10 [ 0, %3 ], [ %i_2, %_ifconv ]

ST_6: phi_urem [1/1] 0.00ns
:1  %phi_urem = phi i10 [ 0, %3 ], [ %idx_urem, %_ifconv ]

ST_6: exitcond [1/1] 2.07ns
:2  %exitcond = icmp eq i10 %i2, -448

ST_6: empty_33 [1/1] 0.00ns
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

ST_6: i_2 [1/1] 1.84ns
:4  %i_2 = add i10 %i2, 1

ST_6: stg_45 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %_ifconv

ST_6: next_urem [1/1] 1.84ns
_ifconv:0  %next_urem = add i10 %phi_urem, 1

ST_6: tmp_46 [1/1] 2.07ns
_ifconv:1  %tmp_46 = icmp ult i10 %next_urem, 200

ST_6: idx_urem [1/1] 1.37ns
_ifconv:2  %idx_urem = select i1 %tmp_46, i10 %next_urem, i10 0

ST_6: newIndex3 [1/1] 0.00ns
_ifconv:4  %newIndex3 = zext i10 %phi_urem to i64

ST_6: mem_conv1_0_V_addr_1 [1/1] 0.00ns
_ifconv:5  %mem_conv1_0_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_1_V_addr [1/1] 0.00ns
_ifconv:6  %mem_conv1_1_V_addr = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_2_V_addr [1/1] 0.00ns
_ifconv:7  %mem_conv1_2_V_addr = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_2_V_load [2/2] 2.71ns
_ifconv:8  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr, align 4

ST_6: mem_conv1_0_V_load [2/2] 2.71ns
_ifconv:9  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

ST_6: mem_conv1_1_V_load [2/2] 2.71ns
_ifconv:10  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr, align 4

ST_6: stg_56 [1/1] 0.00ns
:0  ret void


 <State 7>: 7.80ns
ST_7: mem_conv1_2_V_load [1/2] 2.71ns
_ifconv:8  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr, align 4

ST_7: mem_conv1_0_V_load [1/2] 2.71ns
_ifconv:9  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

ST_7: mem_conv1_1_V_load [1/2] 2.71ns
_ifconv:10  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr, align 4

ST_7: tmp [1/1] 2.07ns
_ifconv:11  %tmp = icmp ult i10 %i2, 200

ST_7: sel_tmp1 [1/1] 0.00ns (grouped into LUT with out node mem_conv1_V_load_phi)
_ifconv:12  %sel_tmp1 = select i1 %tmp, i32 %mem_conv1_0_V_load, i32 %mem_conv1_2_V_load

ST_7: i2_off [1/1] 1.84ns
_ifconv:13  %i2_off = add i10 %i2, -200

ST_7: tmp_12 [1/1] 2.07ns
_ifconv:14  %tmp_12 = icmp ult i10 %i2_off, 200

ST_7: mem_conv1_V_load_phi [1/1] 1.37ns (out node of the LUT)
_ifconv:15  %mem_conv1_V_load_phi = select i1 %tmp_12, i32 %mem_conv1_1_V_load, i32 %sel_tmp1

ST_7: tmp_6 [1/1] 2.52ns
_ifconv:16  %tmp_6 = icmp eq i32 %mem_conv1_V_load_phi, 0


 <State 8>: 6.41ns
ST_8: dp [6/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 9>: 6.41ns
ST_9: dp [5/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 10>: 6.41ns
ST_10: dp [4/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 11>: 6.41ns
ST_11: dp [3/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 12>: 6.41ns
ST_12: dp [2/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float


 <State 13>: 8.13ns
ST_13: dp [1/6] 6.41ns
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

ST_13: res_V_1 [1/1] 0.00ns
_ifconv:18  %res_V_1 = bitcast float %dp to i32

ST_13: exp_V [1/1] 0.00ns
_ifconv:19  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

ST_13: exp_V_2 [1/1] 1.72ns
_ifconv:20  %exp_V_2 = add i8 %exp_V, -30

ST_13: p_Result_s [1/1] 0.00ns
_ifconv:21  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind


 <State 14>: 4.08ns
ST_14: tmp_5 [1/1] 0.00ns
_ifconv:3  %tmp_5 = zext i10 %i2 to i64

ST_14: val_assign [1/1] 1.37ns
_ifconv:22  %val_assign = select i1 %tmp_6, i32 0, i32 %p_Result_s

ST_14: output_V_addr [1/1] 0.00ns
_ifconv:23  %output_V_addr = getelementptr [576 x i32]* %output_V, i64 0, i64 %tmp_5

ST_14: stg_79 [1/1] 2.71ns
_ifconv:24  store i32 %val_assign, i32* %output_V_addr, align 4

ST_14: stg_80 [1/1] 0.00ns
_ifconv:25  br label %4



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
