{
  "DESIGN_NAME": "ZeroNyteRV32ICore",
  
  "VERILOG_FILES": [
    "dir::../rtl/generators/generated/verilog_hierarchical_timed/ZeroNyteRV32ICore.v"
  ],
  
  "CLOCK_PORT": "clock",
  "CLOCK_PERIOD": 10.0,
  
  "FP_CORE_UTIL": 0.7,
  "FP_ASPECT_RATIO": 1.0,
  
  "SYNTH_STRATEGY": "AREA 0",
  "SYNTH_MAX_FANOUT": 20,
  
  "PL_TARGET_DENSITY": 0.65,
  
  "ROUTING_STRATEGY": "0",
  "GLB_RT_ALLOW_CONGESTION": true,
  
  "PNR_SDC_FILE": "constraints/ZeroNyteRV32ICore.sdc",
  "SIGNOFF_SDC_FILE": "constraints/ZeroNyteRV32ICore_signoff.sdc"
}
