Analysis & Synthesis report for PD_ASP
Mon May 27 03:06:42 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 13. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 14. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 15. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 16. Parameter Settings for User Entity Instance: Top-level Entity: |PD_ASP_TopLevel
 17. Parameter Settings for User Entity Instance: TdmaMin:tdma_min
 18. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinSlots:slots
 19. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric
 20. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage
 21. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage
 22. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface
 23. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 24. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface
 25. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 26. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface
 27. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface
 29. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 30. scfifo Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "PD_ASP:PD_ASP"
 32. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo"
 33. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo"
 34. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo"
 35. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo"
 36. Port Connectivity Checks: "TdmaMin:tdma_min"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 27 03:06:42 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; PD_ASP                                      ;
; Top-level Entity Name           ; PD_ASP_TopLevel                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 18                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PD_ASP_TopLevel    ; PD_ASP             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; PD_ASP_TopLevel.vhd              ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd            ;         ;
; ip/TdmaMinFifo/TdmaMinFifo.vhd   ; yes             ; User Wizard-Generated File   ; C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd ; ip      ;
; TdmaMin/TdmaMinTypes.vhd         ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinTypes.vhd       ;         ;
; TdmaMin/TdmaMinSwitch.vhd        ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSwitch.vhd      ;         ;
; TdmaMin/TdmaMinStage.vhd         ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd       ;         ;
; TdmaMin/TdmaMinSlots.vhd         ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSlots.vhd       ;         ;
; TdmaMin/TdmaMinInterface.vhd     ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd   ;         ;
; TdmaMin/TdmaMinFabric.vhd        ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd      ;         ;
; TdmaMin/TdmaMin.vhd              ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd            ;         ;
; PD_ASP.vhd                       ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd                     ;         ;
; in_PD.vhd                        ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/in_PD.vhd                      ;         ;
; nios_to_PD.vhd                   ; yes             ; User VHDL File               ; C:/Users/brian/Documents/HMPSoC/PD-ASP/nios_to_PD.vhd                 ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf     ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc  ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc   ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc   ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc   ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc   ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc ;         ;
; db/scfifo_l191.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf             ;         ;
; db/a_dpfifo_s791.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf           ;         ;
; db/altsyncram_r3i1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf         ;         ;
; db/cmpr_7l8.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cmpr_7l8.tdf                ;         ;
; db/cntr_i2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_i2b.tdf                ;         ;
; db/cntr_v27.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_v27.tdf                ;         ;
; db/cntr_j2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_j2b.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 18    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 18    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-----------------+--------------+
; |PD_ASP_TopLevel           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 18   ; 0            ; |PD_ASP_TopLevel    ; PD_ASP_TopLevel ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                             ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                                   ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; nios_to_PD:nios_to_PD|send.data[28..31]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in      ;
; nios_to_PD:nios_to_PD|send.data[21..27]                                                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; nios_to_PD:nios_to_PD|send.data[20]                                                                                                                                                             ; Stuck at VCC due to stuck port data_in      ;
; nios_to_PD:nios_to_PD|send.data[0..16,18,19]                                                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; in_PD:in_PD|send.data[30,31]                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in      ;
; in_PD:in_PD|send.data[16..29]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in      ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.addr[2..7]                                                                                                                       ; Stuck at GND due to stuck port data_in      ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]        ; Stuck at GND due to stuck port clock_enable ;
; nios_to_PD:nios_to_PD|send.data[17]                                                                                                                                                             ; Lost fanout                                 ;
; in_PD:in_PD|send.data[0..15]                                                                                                                                                                    ; Lost fanout                                 ;
; PD_ASP:PD_ASP|switch                                                                                                                                                                            ; Lost fanout                                 ;
; PD_ASP:PD_ASP|counter[0..19]                                                                                                                                                                    ; Lost fanout                                 ;
; PD_ASP:PD_ASP|corre_curr[0..29]                                                                                                                                                                 ; Lost fanout                                 ;
; PD_ASP:PD_ASP|corre_prev[0..29]                                                                                                                                                                 ; Lost fanout                                 ;
; PD_ASP:PD_ASP|send.data[0..31]                                                                                                                                                                  ; Lost fanout                                 ;
; PD_ASP:PD_ASP|send.addr[0..7]                                                                                                                                                                   ; Lost fanout                                 ;
; PD_ASP:PD_ASP|enable                                                                                                                                                                            ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff                                    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff                                     ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|low_addressa[0..7]                           ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_0_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_1_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_2_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]        ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[0..31]                                                                                                                      ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.addr[0,1]                                                                                                                        ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff                                    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff                                     ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|low_addressa[0..7]                           ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_0_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_1_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_2_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]        ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff                                    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff                                     ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|low_addressa[0..7]                           ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_0_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_1_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_2_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]        ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff                                    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff                                     ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|low_addressa[0..7]                           ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_0_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_1_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_2_dff                               ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                                 ;
; TdmaMin:tdma_min|TdmaMinSlots:slots|count[0,1]                                                                                                                                                  ; Lost fanout                                 ;
; Total Number of Removed Registers = 376                                                                                                                                                         ;                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.addr[2]                                                                                                                ; Stuck at GND                   ; PD_ASP:PD_ASP|counter[0], PD_ASP:PD_ASP|counter[1], PD_ASP:PD_ASP|counter[2],                                                                                                          ;
;                                                                                                                                                                                       ; due to stuck port data_in      ; PD_ASP:PD_ASP|counter[3], PD_ASP:PD_ASP|counter[4], PD_ASP:PD_ASP|counter[5],                                                                                                          ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|counter[6], PD_ASP:PD_ASP|counter[7], PD_ASP:PD_ASP|counter[8],                                                                                                          ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|counter[9], PD_ASP:PD_ASP|counter[10], PD_ASP:PD_ASP|counter[11],                                                                                                        ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|counter[12], PD_ASP:PD_ASP|counter[13], PD_ASP:PD_ASP|counter[14],                                                                                                       ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|counter[15], PD_ASP:PD_ASP|counter[16], PD_ASP:PD_ASP|counter[17],                                                                                                       ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|counter[18], PD_ASP:PD_ASP|counter[19], PD_ASP:PD_ASP|corre_curr[0],                                                                                                     ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[1], PD_ASP:PD_ASP|corre_curr[2],                                                                                                                              ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[3], PD_ASP:PD_ASP|corre_curr[4],                                                                                                                              ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[5], PD_ASP:PD_ASP|corre_curr[6],                                                                                                                              ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[7], PD_ASP:PD_ASP|corre_curr[8],                                                                                                                              ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[9], PD_ASP:PD_ASP|corre_curr[10],                                                                                                                             ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[11], PD_ASP:PD_ASP|corre_curr[12],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[13], PD_ASP:PD_ASP|corre_curr[14],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[15], PD_ASP:PD_ASP|corre_curr[16],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[17], PD_ASP:PD_ASP|corre_curr[18],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[19], PD_ASP:PD_ASP|corre_curr[20],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[21], PD_ASP:PD_ASP|corre_curr[22],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[23], PD_ASP:PD_ASP|corre_curr[24],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[25], PD_ASP:PD_ASP|corre_curr[26],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[27], PD_ASP:PD_ASP|corre_curr[28],                                                                                                                            ;
;                                                                                                                                                                                       ;                                ; PD_ASP:PD_ASP|corre_curr[29],                                                                                                                                                          ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[7],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[6],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[5],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[4],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[3],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[2],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[1],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[0],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[8],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[9],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[10],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[11],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[12],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[13],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[14],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[15],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[16],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[17],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[18],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[19],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[20],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[21],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[22],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[23],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[24],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[25],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[26],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[27],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[28],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[29],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[30],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[31],                                                                                                               ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.addr[0],                                                                                                                ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.addr[1]                                                                                                                 ;
; in_PD:in_PD|send.data[31]                                                                                                                                                             ; Stuck at VCC                   ; in_PD:in_PD|send.data[15], in_PD:in_PD|send.data[14], in_PD:in_PD|send.data[13],                                                                                                       ;
;                                                                                                                                                                                       ; due to stuck port data_in      ; in_PD:in_PD|send.data[12], in_PD:in_PD|send.data[11], in_PD:in_PD|send.data[10],                                                                                                       ;
;                                                                                                                                                                                       ;                                ; in_PD:in_PD|send.data[9], in_PD:in_PD|send.data[8], in_PD:in_PD|send.data[7],                                                                                                          ;
;                                                                                                                                                                                       ;                                ; in_PD:in_PD|send.data[6], in_PD:in_PD|send.data[5], in_PD:in_PD|send.data[4],                                                                                                          ;
;                                                                                                                                                                                       ;                                ; in_PD:in_PD|send.data[3], in_PD:in_PD|send.data[2], in_PD:in_PD|send.data[1],                                                                                                          ;
;                                                                                                                                                                                       ;                                ; in_PD:in_PD|send.data[0],                                                                                                                                                              ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_1_dff,                     ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_2_dff,                     ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[1], ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0]  ;
; nios_to_PD:nios_to_PD|send.data[31]                                                                                                                                                   ; Stuck at VCC                   ; nios_to_PD:nios_to_PD|send.data[17],                                                                                                                                                   ;
;                                                                                                                                                                                       ; due to stuck port data_in      ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff,                          ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_1_dff,                     ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_2_dff,                     ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[1], ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0], ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff,                          ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinSlots:slots|count[0],                                                                                                                                          ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinSlots:slots|count[1]                                                                                                                                           ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[7] ; Stuck at GND                   ; PD_ASP:PD_ASP|send.data[31],                                                                                                                                                           ;
;                                                                                                                                                                                       ; due to stuck port clock_enable ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff,                           ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff,                          ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff,                           ;
;                                                                                                                                                                                       ;                                ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff                           ;
; nios_to_PD:nios_to_PD|send.data[30]                                                                                                                                                   ; Stuck at VCC                   ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[2], ;
;                                                                                                                                                                                       ; due to stuck port data_in      ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff                            ;
; in_PD:in_PD|send.data[30]                                                                                                                                                             ; Stuck at VCC                   ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[2]  ;
;                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PD_ASP_TopLevel ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ports          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ports          ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinSlots:slots ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                            ;
; ports          ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; terminals      ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; terminals      ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                  ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "PD_ASP:PD_ASP"                ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; correlation_count_read ; Input ; Info     ; Stuck at GND ;
+------------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; sends[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; recvs[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 18                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 27 03:06:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PD_ASP -c PD_ASP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pd_asp_toplevel.vhd
    Info (12022): Found design unit 1: PD_ASP_TopLevel-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 21
    Info (12023): Found entity 1: PD_ASP_TopLevel File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd
    Info (12022): Found design unit 1: tdmaminfifo-SYN File: C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 57
    Info (12023): Found entity 1: TdmaMinFifo File: C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 43
Info (12021): Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd
    Info (12022): Found design unit 1: TdmaMinTypes File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinTypes.vhd Line: 5
    Info (12022): Found design unit 2: TdmaMinTypes-body File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinTypes.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd
    Info (12022): Found design unit 1: TdmaMinSwitch-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSwitch.vhd Line: 18
    Info (12023): Found entity 1: TdmaMinSwitch File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSwitch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd
    Info (12022): Found design unit 1: TdmaMinStage-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd Line: 19
    Info (12023): Found entity 1: TdmaMinStage File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd
    Info (12022): Found design unit 1: TdmaMinSlots-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSlots.vhd Line: 15
    Info (12023): Found entity 1: TdmaMinSlots File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSlots.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd
    Info (12022): Found design unit 1: TdmaMinInterface-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd Line: 26
    Info (12023): Found entity 1: TdmaMinInterface File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd
    Info (12022): Found design unit 1: TdmaMinFabric-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd Line: 20
    Info (12023): Found entity 1: TdmaMinFabric File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd
    Info (12022): Found design unit 1: TdmaMin-rtl File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 19
    Info (12023): Found entity 1: TdmaMin File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pd_asp_toplevel_tb.vhd
    Info (12022): Found design unit 1: PD_ASP_TopLevel_tb-tb File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel_tb.vhd Line: 11
    Info (12023): Found entity 1: PD_ASP_TopLevel_tb File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pd_asp.vhd
    Info (12022): Found design unit 1: PD_ASP-PD_RTL File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd Line: 18
    Info (12023): Found entity 1: PD_ASP File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file in_pd.vhd
    Info (12022): Found design unit 1: in_PD-behaviour File: C:/Users/brian/Documents/HMPSoC/PD-ASP/in_PD.vhd Line: 18
    Info (12023): Found entity 1: in_PD File: C:/Users/brian/Documents/HMPSoC/PD-ASP/in_PD.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file nios_to_pd.vhd
    Info (12022): Found design unit 1: nios_to_PD-behaviour File: C:/Users/brian/Documents/HMPSoC/PD-ASP/nios_to_PD.vhd Line: 18
    Info (12023): Found entity 1: nios_to_PD File: C:/Users/brian/Documents/HMPSoC/PD-ASP/nios_to_PD.vhd Line: 8
Info (12127): Elaborating entity "PD_ASP_TopLevel" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "send_port[0]" at PD_ASP_TopLevel.vhd(24) File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 24
Info (12128): Elaborating entity "TdmaMin" for hierarchy "TdmaMin:tdma_min" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 30
Info (12128): Elaborating entity "TdmaMinSlots" for hierarchy "TdmaMin:tdma_min|TdmaMinSlots:slots" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 29
Info (12128): Elaborating entity "TdmaMinFabric" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 38
Warning (10445): VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd Line: 29
Warning (10296): VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd Line: 29
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "links" into its bus
Info (12128): Elaborating entity "TdmaMinStage" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd Line: 34
Info (12128): Elaborating entity "TdmaMinSwitch" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:0:switch" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd Line: 23
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinFifo" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd Line: 44
Info (12128): Elaborating entity "scfifo" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
Info (12130): Elaborated megafunction instantiation "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
Info (12133): Instantiated megafunction "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "40"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf
    Info (12023): Found entity 1: scfifo_l191 File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l191" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf
    Info (12023): Found entity 1: a_dpfifo_s791 File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s791" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cmpr_7l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 53
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_v27.tdf Line: 25
Info (12128): Elaborating entity "cntr_v27" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_j2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf Line: 57
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "PD_ASP" for hierarchy "PD_ASP:PD_ASP" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 40
Info (12128): Elaborating entity "in_PD" for hierarchy "in_PD:in_PD" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 50
Info (12128): Elaborating entity "nios_to_PD" for hierarchy "nios_to_PD:nios_to_PD" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 58
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 37
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 67
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 97
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 127
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 157
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 187
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 217
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 247
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 277
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 307
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 337
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 367
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 397
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 427
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 457
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 487
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[16]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 517
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[17]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 547
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[18]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 577
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[19]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 607
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[20]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 637
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[21]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 667
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[22]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 697
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[23]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 727
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[28]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 877
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[29]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 907
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[30]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 937
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[31]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 967
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[32]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 997
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[33]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1027
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[34]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1057
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[35]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1087
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[36]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1117
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[37]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1147
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[38]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1177
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[39]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1207
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 37
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 67
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 97
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 127
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 157
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 187
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 217
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 247
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 277
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 307
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 337
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 367
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 397
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 427
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 457
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 487
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[16]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 517
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[17]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 547
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[18]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 577
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[19]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 607
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[20]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 637
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[21]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 667
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[22]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 697
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[23]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 727
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[28]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 877
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[29]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 907
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[30]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 937
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[31]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 967
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[32]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 997
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[33]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1027
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[34]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1057
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[35]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1087
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[36]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1117
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[37]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1147
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[38]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1177
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[39]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1207
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 37
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 67
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 97
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 127
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 157
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 187
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 217
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 247
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 277
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 307
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 337
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 367
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 397
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 427
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 457
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 487
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[16]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 517
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[17]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 547
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[18]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 577
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[19]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 607
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[20]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 637
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[21]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 667
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[22]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 697
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[23]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 727
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[28]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 877
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[29]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 907
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[30]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 937
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[31]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 967
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[32]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 997
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[33]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1027
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[34]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1057
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[35]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1087
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[36]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1117
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[37]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1147
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[38]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1177
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[39]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1207
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 37
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 67
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 97
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 127
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 157
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 187
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 217
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 247
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 277
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 307
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 337
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 367
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 397
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 427
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 457
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 487
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[16]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 517
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[17]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 547
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[18]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 577
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[19]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 607
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[20]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 637
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[21]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 667
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[22]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 697
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[23]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 727
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[28]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 877
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[29]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 907
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[30]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 937
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[31]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 967
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[32]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 997
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[33]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1027
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[34]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1057
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[35]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1087
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[36]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1117
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[37]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1147
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[38]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1177
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[39]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf Line: 1207
Info (17049): 315 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 13
    Warning (15610): No output dependent on input pin "correlation[0]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[1]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[2]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[3]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[4]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[5]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[6]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[7]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[8]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[9]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[10]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[11]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[12]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[13]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[14]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "correlation[15]" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "enable_config" File: C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd Line: 16
Info (21057): Implemented 18 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Mon May 27 03:06:42 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:08


