<table width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>2020.2 Vivado™ - Versal Architecture-Specific Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

### Boot and Configuration

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./Boot_and_Config/JTAG_Boot/">JTAG Boot</a></td>
 <td>This tutorial demonstrates the basics of booting your Versal design via JTAG for testing and development</td>
 </tr>
 </table>

### Network-on-Chip (NoC) and DDR Memory Design and Optimization

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./NoC_DDRMC/Intro_Design_Flow/">NoC and DDRMC Design Flow Introduction</a></td>
 <td>This tutorial introduces the basic concepts, tools, and techniques of the NoC and DDR memory controller design flow in Vivado</td>
 </tr>
  <tr>
 <td align="center"><a href="./NoC_DDRMC/Performance_Tuning/">NoC and DDRMC Performance Tuning</a></td>
 <td>Learn how to tune your NoC and DDR memory controller designs to deliver optimum performance for your designs.</td>
 </tr>
 <tr>
 <td align="center"><a href="./NoC_DDRMC/03-Multiple_DDRMC/">NoC and Multiple DDRMCs</a></td>
 <td>Learn how to instantiate multiple DDRMCs in one design and how to interleave DDRMCs.</td>
 </tr>
 <tr>
 <td align="center"><a href="./NoC_DDRMC/04-NoC_Data_Movement_Comparison/">NoC Data Movement Comparison</a></td>
 <td>This tutorial uses a complex design example to demonstrate how the NoC simplifies the design process for on-chip data movement.
</td>
 </tr>
 </table>

 ### PCB Design

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./PCB_Design/Memory_Pinouts/">Memory Pinouts</a></td>
 <td>This tutorial introduces best pracices for working with DDR memory pinouts in Versal.</td>
 </tr>
 <tr>
 <td align="center"><a href="./PCB_Design/Hyperlynx_DDRx_Timing_Models/">Hyperlynx DDRx Timing Models</a></td>
 <td>How to perform DDRx signal integrity simulations with the Mentor Graphics DDRx Wizard.</td>
 </tr>
 </table>

 ### AI Engine

 AI Engines are supported through the Vitis&trade; Unified Development Environment. Please see the
 [Vitis In-Depth Tutorial](http://github.com/Xilinx/Vitis-In-Depth-Tutorial) for more information.

<p align="center"><sup>Copyright&copy; 2021 Xilinx</sup></p>
