<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › irq_txx9.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq_txx9.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Based on linux/arch/mips/jmr3927/rbhma3100/irq.c,</span>
<span class="cm"> *          linux/arch/mips/tx4927/common/tx4927_irq.c,</span>
<span class="cm"> *          linux/arch/mips/tx4938/common/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2001, 2003-2005 MontaVista Software Inc.</span>
<span class="cm"> * Author: MontaVista Software, Inc.</span>
<span class="cm"> *         ahennessy@mvista.com</span>
<span class="cm"> *         source@mvista.com</span>
<span class="cm"> * Copyright (C) 2000-2001 Toshiba Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/txx9irq.h&gt;</span>

<span class="k">struct</span> <span class="n">txx9_irc_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">unused0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ilr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">unused1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unused2</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">scr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unused3</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">ssr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unused4</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">csr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* IRCER : Int. Control Enable */</span>
<span class="cp">#define TXx9_IRCER_ICE	0x00000001</span>

<span class="cm">/* IRCR : Int. Control */</span>
<span class="cp">#define TXx9_IRCR_LOW	0x00000000</span>
<span class="cp">#define TXx9_IRCR_HIGH	0x00000001</span>
<span class="cp">#define TXx9_IRCR_DOWN	0x00000002</span>
<span class="cp">#define TXx9_IRCR_UP	0x00000003</span>
<span class="cp">#define TXx9_IRCR_EDGE(cr)	((cr) &amp; 0x00000002)</span>

<span class="cm">/* IRSCR : Int. Status Control */</span>
<span class="cp">#define TXx9_IRSCR_EIClrE	0x00000100</span>
<span class="cp">#define TXx9_IRSCR_EIClr_MASK	0x0000000f</span>

<span class="cm">/* IRCSR : Int. Current Status */</span>
<span class="cp">#define TXx9_IRCSR_IF	0x00010000</span>
<span class="cp">#define TXx9_IRCSR_ILV_MASK	0x00000700</span>
<span class="cp">#define TXx9_IRCSR_IVL_MASK	0x0000001f</span>

<span class="cp">#define irc_dlevel	0</span>
<span class="cp">#define irc_elevel	1</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">txx9_irc_reg</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">txx9_ircptr</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">level</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mode</span><span class="p">;</span>
<span class="p">}</span> <span class="n">txx9irq</span><span class="p">[</span><span class="n">TXx9_MAX_IR</span><span class="p">]</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">txx9_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_nr</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">TXX9_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ilrp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">ilr</span><span class="p">[(</span><span class="n">irq_nr</span> <span class="o">%</span> <span class="mi">16</span> <span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ofs</span> <span class="o">=</span> <span class="n">irq_nr</span> <span class="o">/</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="p">(</span><span class="n">irq_nr</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">ilrp</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="n">ofs</span><span class="p">))</span>
		     <span class="o">|</span> <span class="p">(</span><span class="n">txx9irq</span><span class="p">[</span><span class="n">irq_nr</span><span class="p">].</span><span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="n">ofs</span><span class="p">),</span>
		     <span class="n">ilrp</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_CPU_TX39XX</span>
	<span class="cm">/* update IRCSR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">imr</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">irc_elevel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">imr</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">txx9_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_nr</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">TXX9_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ilrp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">ilr</span><span class="p">[(</span><span class="n">irq_nr</span> <span class="o">%</span> <span class="mi">16</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ofs</span> <span class="o">=</span> <span class="n">irq_nr</span> <span class="o">/</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">+</span> <span class="p">(</span><span class="n">irq_nr</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">ilrp</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="n">ofs</span><span class="p">))</span>
		     <span class="o">|</span> <span class="p">(</span><span class="n">irc_dlevel</span> <span class="o">&lt;&lt;</span> <span class="n">ofs</span><span class="p">),</span>
		     <span class="n">ilrp</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_CPU_TX39XX</span>
	<span class="cm">/* update IRCSR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">imr</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">irc_elevel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">imr</span><span class="p">);</span>
	<span class="cm">/* flush write buffer */</span>
	<span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">ssr</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">mmiowb</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">txx9_irq_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_nr</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">TXX9_IRQ_BASE</span><span class="p">;</span>

	<span class="n">txx9_irq_mask</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="cm">/* clear edge detection */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">TXx9_IRCR_EDGE</span><span class="p">(</span><span class="n">txx9irq</span><span class="p">[</span><span class="n">irq_nr</span><span class="p">].</span><span class="n">mode</span><span class="p">)))</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">TXx9_IRSCR_EIClrE</span> <span class="o">|</span> <span class="n">irq_nr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">scr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">txx9_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_nr</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">TXX9_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">crp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ofs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQF_TRIGGER_PROBE</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQF_TRIGGER_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_RISING</span>:	<span class="n">mode</span> <span class="o">=</span> <span class="n">TXx9_IRCR_UP</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_FALLING</span>:	<span class="n">mode</span> <span class="o">=</span> <span class="n">TXx9_IRCR_DOWN</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_HIGH</span>:	<span class="n">mode</span> <span class="o">=</span> <span class="n">TXx9_IRCR_HIGH</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQF_TRIGGER_LOW</span>:	<span class="n">mode</span> <span class="o">=</span> <span class="n">TXx9_IRCR_LOW</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">crp</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">cr</span><span class="p">[(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">irq_nr</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">crp</span><span class="p">);</span>
	<span class="n">ofs</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq_nr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">cr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="n">ofs</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">ofs</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">crp</span><span class="p">);</span>
	<span class="n">txx9irq</span><span class="p">[</span><span class="n">irq_nr</span><span class="p">].</span><span class="n">mode</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">txx9_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;TXX9&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">txx9_irq_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">txx9_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">txx9_irq_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">txx9_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">txx9_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">txx9_irq_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">baseaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">txx9_ircptr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">baseaddr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">txx9_irc_reg</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TXx9_MAX_IR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">txx9irq</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">level</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* middle level */</span>
		<span class="n">txx9irq</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">=</span> <span class="n">TXx9_IRCR_LOW</span><span class="p">;</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">TXX9_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* mask all IRC interrupts */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">imr</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">ilr</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="cm">/* setup IRC interrupt mode (Low Active) */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">cr</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="cm">/* enable interrupt control */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">TXx9_IRCER_ICE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">cer</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">irc_elevel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">imr</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">txx9_irq_set_pri</span><span class="p">(</span><span class="kt">int</span> <span class="n">irc_irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">new_pri</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">old_pri</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">irc_irq</span> <span class="o">&gt;=</span> <span class="n">TXx9_MAX_IR</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">old_pri</span> <span class="o">=</span> <span class="n">txx9irq</span><span class="p">[</span><span class="n">irc_irq</span><span class="p">].</span><span class="n">level</span><span class="p">;</span>
	<span class="n">txx9irq</span><span class="p">[</span><span class="n">irc_irq</span><span class="p">].</span><span class="n">level</span> <span class="o">=</span> <span class="n">new_pri</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">old_pri</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">txx9_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">csr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txx9_ircptr</span><span class="o">-&gt;</span><span class="n">csr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">TXx9_IRCSR_IF</span><span class="p">)))</span>
		<span class="k">return</span> <span class="n">TXX9_IRQ_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">TXx9_MAX_IR</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
