\cvsection{Programming languages \& Tools}

\begin{cvskills}

\cvskill
{Hardware}
{\textbf{Experienced with} VHDL, Verilog, RTL, Signal Transition Graphs, 
Data-flow structures. \textbf{Familiar with} SystemC.}

\cvskill
{Software}
{\textbf{Experienced with} C, C++, Java, Assembly, Unix Bash, TeX. 
\textbf{Familiar with} Haskell, TCL-based, GNU Make.}

\cvskill
{Tools}
{\textbf{Experienced with} Linux, Git, CI~(Travis, AppVeyor), FPGA 
flow (Quartus and Vivado), ASIC design~flow (Design Compiler, ModelSim, 
TetraMAX, Encounter), Eclipse. \textbf{Familiar with} Matlab, 
Microsoft Visual 
Studio.}

\end{cvskills}

%\cvskill
%{Formal models}
%{\textbf{Experienced with} Partial Orders, 
%{\color{myblue}\href{https://www.springer.com/gb/book/9783540431527}{\textbf{Signal
% Transition Graphs}}} (Petri Nets), Data-flow modelling.}