//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	recompute_w_u_fwd_kernel
.extern .shared .align 16 .b8 global_smem[];

.visible .entry recompute_w_u_fwd_kernel(
	.param .u64 recompute_w_u_fwd_kernel_param_0,
	.param .u64 recompute_w_u_fwd_kernel_param_1,
	.param .u64 recompute_w_u_fwd_kernel_param_2,
	.param .u64 recompute_w_u_fwd_kernel_param_3,
	.param .u64 recompute_w_u_fwd_kernel_param_4,
	.param .u64 recompute_w_u_fwd_kernel_param_5,
	.param .u64 recompute_w_u_fwd_kernel_param_6,
	.param .u64 recompute_w_u_fwd_kernel_param_7,
	.param .u32 recompute_w_u_fwd_kernel_param_8
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<49>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<521>;
	.reg .f32 	%f<145>;
	.reg .b64 	%rd<79>;
	.loc	1 31 0
$L__func_begin0:
	.loc	1 31 0

	ld.param.u64 	%rd18, [recompute_w_u_fwd_kernel_param_3];
	ld.param.u64 	%rd17, [recompute_w_u_fwd_kernel_param_0];
	ld.param.u64 	%rd29, [recompute_w_u_fwd_kernel_param_1];
$L__tmp0:
	.loc	1 49 30
	// begin inline asm
	mov.u32 %r38, %ctaid.x;
	// end inline asm
	ld.param.u64 	%rd30, [recompute_w_u_fwd_kernel_param_2];
	.loc	1 49 48
	// begin inline asm
	mov.u32 %r39, %ctaid.y;
	// end inline asm
	.loc	1 50 33
	shr.s32 	%r62, %r39, 31;
	shr.u32 	%r63, %r62, 28;
	add.s32 	%r64, %r39, %r63;
	and.b32  	%r65, %r64, -16;
	sub.s32 	%r66, %r39, %r65;
	.loc	1 52 49
	shl.b32 	%r67, %r38, 1;
	ld.param.u64 	%rd31, [recompute_w_u_fwd_kernel_param_4];
	ld.param.u64 	%rd32, [recompute_w_u_fwd_kernel_param_5];
	.loc	1 52 43
	mul.wide.s32 	%rd33, %r67, 4;
	ld.param.u64 	%rd34, [recompute_w_u_fwd_kernel_param_7];
	add.s64 	%rd19, %rd34, %rd33;
	ld.param.u64 	%rd35, [recompute_w_u_fwd_kernel_param_6];
	mov.pred 	%p10, -1;
	.loc	1 52 27
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p10 ld.global.b32 { %r40 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 52 100
	add.s64 	%rd20, %rd19, 4;
	.loc	1 52 74
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p10 ld.global.b32 { %r41 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 53 40
	mul.wide.s32 	%rd36, %r40, 4;
	add.s64 	%rd21, %rd35, %rd36;
	.loc	1 53 27
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p10 ld.global.b32 { %r42 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 53 86
	add.s64 	%rd22, %rd21, 4;
	.loc	1 53 67
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p10 ld.global.b32 { %r43 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 54 18
	sub.s32 	%r68, %r43, %r42;
	.loc	1 58 42
	shl.b32 	%r69, %r42, 4;
	.loc	1 58 38
	mul.wide.s32 	%rd37, %r69, 2;
	add.s64 	%rd38, %rd30, %rd37;
	.loc	1 58 46
	mul.wide.s32 	%rd39, %r66, 2;
	add.s64 	%rd40, %rd38, %rd39;
	.loc	1 58 70
	shl.b32 	%r70, %r41, 6;
	.loc	1 58 83
	cvt.s64.s32 	%rd41, %r68;
	cvt.s64.s32 	%rd42, %r70;
	.loc	1 59 41
	add.s32 	%r71, %r69, %r66;
	.loc	1 59 48
	shl.b32 	%r72, %r71, 6;
	.loc	1 59 32
	mul.wide.s32 	%rd43, %r72, 2;
	add.s64 	%rd44, %rd32, %rd43;
	.loc	1 60 21
	mov.u32 	%r73, %tid.x;
	bfe.u32 	%r74, %r73, 3, 5;
	or.b32  	%r75, %r74, 32;
	shr.u32 	%r76, %r73, 2;
	bfe.u32 	%r77, %r73, 2, 6;
	shl.b32 	%r78, %r73, 3;
	and.b32  	%r79, %r78, 24;
	and.b32  	%r80, %r78, 56;
	cvt.u64.u32 	%rd45, %r74;
	cvt.u64.u32 	%rd46, %r75;
	cvt.u64.u32 	%rd47, %r77;
	or.b64  	%rd48, %rd42, %rd45;
	or.b64  	%rd49, %rd42, %rd46;
	or.b64  	%rd50, %rd42, %rd47;
	shl.b64 	%rd51, %rd50, 5;
	add.s64 	%rd23, %rd40, %rd51;
	setp.gt.s64 	%p20, %rd50, -1;
	setp.lt.s64 	%p21, %rd50, %rd41;
	and.pred  	%p14, %p20, %p21;
	mov.pred 	%p46, %p14;
	// begin inline asm
	mov.u16 %rs1, 0x0;
	@%p14 ld.global.b16 { %rs1 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 61 18
	shl.b64 	%rd52, %rd48, 11;
	mul.wide.u32 	%rd53, %r80, 2;
	or.b64  	%rd54, %rd52, %rd53;
	add.s64 	%rd24, %rd44, %rd54;
	shl.b64 	%rd55, %rd49, 11;
	or.b64  	%rd56, %rd55, %rd53;
	add.s64 	%rd25, %rd44, %rd56;
	setp.gt.s64 	%p22, %rd48, -1;
	setp.gt.s64 	%p23, %rd49, -1;
	setp.lt.s64 	%p24, %rd48, %rd41;
	setp.lt.s64 	%p25, %rd49, %rd41;
	and.pred  	%p15, %p22, %p24;
	and.pred  	%p16, %p23, %p25;
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r47, 0x0;
	@%p15 ld.global.v4.b32 { %r44, %r45, %r46, %r47 }, [ %rd24 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r48, 0x0;
	mov.u32 %r49, 0x0;
	mov.u32 %r50, 0x0;
	mov.u32 %r51, 0x0;
	@%p16 ld.global.v4.b32 { %r48, %r49, %r50, %r51 }, [ %rd25 + 0 ];
	// end inline asm
	xor.b32  	%r87, %r78, %r73;
	and.b32  	%r88, %r87, 56;
	shl.b32 	%r89, %r74, 7;
	shl.b32 	%r90, %r88, 1;
	or.b32  	%r91, %r89, %r90;
	mov.u32 	%r92, global_smem;
	add.s32 	%r93, %r92, %r91;
	shl.b32 	%r94, %r75, 7;
	or.b32  	%r95, %r94, %r90;
	add.s32 	%r96, %r92, %r95;
	st.shared.v4.b32 	[%r93], {%r44, %r45, %r46, %r47};
	st.shared.v4.b32 	[%r96], {%r48, %r49, %r50, %r51};
	.loc	1 64 52
	shl.b32 	%r99, %r71, 7;
	.loc	1 64 36
	cvt.s64.s32 	%rd1, %r99;
	mul.wide.s32 	%rd57, %r99, 2;
	add.s64 	%rd58, %rd29, %rd57;
	.loc	1 66 22
	shl.b64 	%rd59, %rd50, 11;
	cvt.u64.u32 	%rd60, %r79;
	.loc	1 75 22
	and.b32  	%r100, %r87, 24;
	shl.b32 	%r101, %r100, 1;
	shl.b32 	%r102, %r77, 6;
	or.b32  	%r103, %r102, %r101;
	add.s32 	%r104, %r92, 8192;
	add.s32 	%r105, %r104, %r103;
	mov.b32 	%r106, {%rs1, %rs1};
	st.shared.v4.b32 	[%r105], {%r106, %r106, %r106, %r106};
	.loc	1 66 22
	or.b64  	%rd2, %rd59, %rd60;
	shl.b64 	%rd61, %rd2, 1;
	add.s64 	%rd26, %rd58, %rd61;
	add.s32 	%r513, %r92, 12288;
	add.s32 	%r326, %r513, %r103;
	selp.b32 	%r327, 16, 0, %p14;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r326 + 0 ], [ %rd26 + 0 ], 0x10, %r327;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd27, %rd26, 64;
	bar.sync 	0;
	add.s32 	%r108, %r92, %r103;
	add.s32 	%r54, %r108, 16384;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r54 + 0 ], [ %rd27 + 0 ], 0x10, %r327;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd28, %rd26, 128;
	bar.sync 	0;
	add.s32 	%r56, %r108, 20480;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r56 + 0 ], [ %rd28 + 0 ], 0x10, %r327;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r109, %r73, 7;
	bfe.u32 	%r110, %r73, 4, 1;
	and.b32  	%r111, %r76, 48;
	and.b32  	%r112, %r73, 15;
	or.b32  	%r113, %r112, %r111;
	xor.b32  	%r114, %r110, %r109;
	shl.b32 	%r115, %r114, 4;
	shl.b32 	%r116, %r113, 7;
	or.b32  	%r117, %r116, %r115;
	add.s32 	%r156, %r92, %r117;
	or.b32  	%r118, %r110, 2;
	xor.b32  	%r119, %r118, %r109;
	shl.b32 	%r120, %r119, 4;
	or.b32  	%r121, %r120, %r116;
	add.s32 	%r161, %r92, %r121;
	or.b32  	%r122, %r110, 4;
	xor.b32  	%r123, %r122, %r109;
	shl.b32 	%r124, %r123, 4;
	or.b32  	%r125, %r124, %r116;
	add.s32 	%r166, %r92, %r125;
	or.b32  	%r126, %r110, 6;
	xor.b32  	%r127, %r126, %r109;
	shl.b32 	%r128, %r127, 4;
	or.b32  	%r129, %r128, %r116;
	add.s32 	%r171, %r92, %r129;
	bfe.u32 	%r130, %r73, 5, 1;
	shl.b32 	%r131, %r110, 1;
	or.b32  	%r132, %r131, %r130;
	bfe.u32 	%r133, %r73, 1, 2;
	xor.b32  	%r134, %r132, %r133;
	shl.b32 	%r135, %r112, 5;
	shl.b32 	%r136, %r134, 3;
	or.b32  	%r9, %r136, %r135;
	shl.b32 	%r137, %r9, 1;
	add.s32 	%r196, %r104, %r137;
	add.s32 	%r201, %r196, 1024;
	add.s32 	%r206, %r196, 2048;
	add.s32 	%r211, %r196, 3072;
	bfe.u32 	%r138, %r73, 2, 3;
	and.b32  	%r139, %r73, 3;
	shl.b32 	%r140, %r139, 1;
	or.b32  	%r141, %r138, %r111;
	shl.b32 	%r142, %r130, 3;
	or.b32  	%r143, %r142, %r140;
	mad.lo.s32 	%r144, %r141, 40, %r143;
	shl.b32 	%r145, %r144, 2;
	add.s32 	%r146, %r92, 24576;
	add.s32 	%r14, %r146, %r145;
	add.s32 	%r15, %r14, 64;
	and.b32  	%r147, %r76, 56;
	or.b32  	%r148, %r147, %r138;
	shl.b32 	%r149, %r139, 3;
	mad.lo.s32 	%r150, %r148, 40, %r149;
	shl.b32 	%r151, %r150, 2;
	add.s32 	%r16, %r146, %r151;
	.loc	1 63 21
	shl.b64 	%rd62, %rd50, 12;
	mul.wide.u32 	%rd63, %r139, 16;
	or.b64  	%rd64, %rd62, %rd63;
	add.s64 	%rd3, %rd64, %rd57;
	add.s64 	%rd76, %rd31, %rd3;
	or.b64  	%rd5, %rd3, 192;
	add.s64 	%rd75, %rd29, %rd5;
	or.b32  	%r516, %r79, 96;
	mov.b32 	%r515, 2;
	mov.b32 	%r514, 0;
	mov.b32 	%r512, -1;
	mov.f32 	%f5, 0f00000000;
	mov.u32 	%r511, %r516;
	mov.pred 	%p43, %p46;
	mov.pred 	%p44, %p46;
	mov.pred 	%p45, %p46;
$L__BB0_1:
	.loc	1 0 21
	mov.pred 	%p3, %p44;
	mov.pred 	%p44, %p43;
	.loc	1 63 21
	add.s32 	%r512, %r512, 1;
	setp.eq.s32 	%p28, %r512, 0;
	.loc	1 61 18
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r212, %r213, %r214, %r215 }, [ %r156 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r224, %r225, %r226, %r227 }, [ %r161 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r236, %r237, %r238, %r239 }, [ %r166 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r248, %r249, %r250, %r251 }, [ %r171 + 0 ];
	// end inline asm
	.loc	1 67 22
	add.s32 	%r176, %r513, %r137;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r172, %r173, %r174, %r175 }, [ %r176 + 0 ];
	// end inline asm
	add.s32 	%r181, %r176, 1024;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r177, %r178, %r179, %r180 }, [ %r181 + 0 ];
	// end inline asm
	add.s32 	%r186, %r176, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r182, %r183, %r184, %r185 }, [ %r186 + 0 ];
	// end inline asm
	add.s32 	%r191, %r176, 3072;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r187, %r188, %r189, %r190 }, [ %r191 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r192, %r193, %r194, %r195 }, [ %r196 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r197, %r198, %r199, %r200 }, [ %r201 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r202, %r203, %r204, %r205 }, [ %r206 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r207, %r208, %r209, %r210 }, [ %r211 + 0 ];
	// end inline asm
	mul.f16x2 	%r299, %r172, %r192;
	mul.f16x2 	%r300, %r173, %r193;
	mul.f16x2 	%r301, %r174, %r194;
	mul.f16x2 	%r302, %r175, %r195;
	mul.f16x2 	%r303, %r177, %r197;
	mul.f16x2 	%r304, %r178, %r198;
	mul.f16x2 	%r305, %r179, %r199;
	mul.f16x2 	%r306, %r180, %r200;
	mul.f16x2 	%r307, %r182, %r202;
	mul.f16x2 	%r308, %r183, %r203;
	mul.f16x2 	%r309, %r184, %r204;
	mul.f16x2 	%r310, %r185, %r205;
	mul.f16x2 	%r311, %r187, %r207;
	mul.f16x2 	%r312, %r188, %r208;
	mul.f16x2 	%r313, %r189, %r209;
	mul.f16x2 	%r314, %r190, %r210;
	.loc	1 68 41
	mov.f32 	%f17, %f5;
	mov.f32 	%f18, %f5;
	mov.f32 	%f19, %f5;
	mov.f32 	%f20, %f5;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f17, %f18, %f19, %f20 }, { %r212, %r213, %r214, %r215 }, { %r299, %r300 }, { %f17, %f18, %f19, %f20 };
	// end inline asm
	mov.f32 	%f25, %f5;
	mov.f32 	%f26, %f5;
	mov.f32 	%f27, %f5;
	mov.f32 	%f28, %f5;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f25, %f26, %f27, %f28 }, { %r212, %r213, %r214, %r215 }, { %r301, %r302 }, { %f25, %f26, %f27, %f28 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f17, %f18, %f19, %f20 }, { %r224, %r225, %r226, %r227 }, { %r303, %r304 }, { %f17, %f18, %f19, %f20 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f25, %f26, %f27, %f28 }, { %r224, %r225, %r226, %r227 }, { %r305, %r306 }, { %f25, %f26, %f27, %f28 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f17, %f18, %f19, %f20 }, { %r236, %r237, %r238, %r239 }, { %r307, %r308 }, { %f17, %f18, %f19, %f20 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f25, %f26, %f27, %f28 }, { %r236, %r237, %r238, %r239 }, { %r309, %r310 }, { %f25, %f26, %f27, %f28 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f17, %f18, %f19, %f20 }, { %r248, %r249, %r250, %r251 }, { %r311, %r312 }, { %f17, %f18, %f19, %f20 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f25, %f26, %f27, %f28 }, { %r248, %r249, %r250, %r251 }, { %r313, %r314 }, { %f25, %f26, %f27, %f28 };
	// end inline asm
	st.shared.v2.f32 	[%r14], {%f17, %f18};
	st.shared.v2.f32 	[%r14+1280], {%f19, %f20};
	st.shared.v2.f32 	[%r14+64], {%f25, %f26};
	st.shared.v2.f32 	[%r15+1280], {%f27, %f28};
	bar.sync 	0;
	ld.shared.v4.f32 	{%f65, %f66, %f67, %f68}, [%r16];
	.loc	1 69 31
	cvt.rn.f16.f32 	%rs2, %f66;
	cvt.rn.f16.f32 	%rs3, %f65;
	mov.b32 	%r315, {%rs3, %rs2};
	cvt.rn.f16.f32 	%rs4, %f68;
	cvt.rn.f16.f32 	%rs5, %f67;
	mov.b32 	%r316, {%rs5, %rs4};
	.loc	1 68 41
	ld.shared.v4.f32 	{%f69, %f70, %f71, %f72}, [%r16+16];
	.loc	1 69 31
	cvt.rn.f16.f32 	%rs6, %f70;
	cvt.rn.f16.f32 	%rs7, %f69;
	mov.b32 	%r317, {%rs7, %rs6};
	cvt.rn.f16.f32 	%rs8, %f72;
	cvt.rn.f16.f32 	%rs9, %f71;
	mov.b32 	%r318, {%rs9, %rs8};
	.loc	1 69 22
	// begin inline asm
	@%p45 st.global.v4.b32 [ %rd76 + 0 ], { %r315, %r316, %r317, %r318 };
	// end inline asm
	.loc	1 63 21
	add.s32 	%r319, %r515, 1;
	setp.lt.s32 	%p29, %r319, 3;
	selp.b32 	%r515, %r319, 0, %p29;
	.loc	1 66 22
	setp.lt.u32 	%p30, %r511, 128;
	and.pred  	%p43, %p14, %p30;
	bar.sync 	0;
	shl.b32 	%r320, %r515, 12;
	add.s32 	%r264, %r326, %r320;
	selp.b32 	%r321, 16, 0, %p43;
	selp.b32 	%r265, %r321, 0, %p28;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r264 + 0 ], [ %rd75 + 0 ], 0x10, %r265;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 63 21
	add.s32 	%r322, %r514, 1;
	setp.lt.s32 	%p31, %r322, 3;
	selp.b32 	%r514, %r322, 0, %p31;
	.loc	1 66 22
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r323, %r514, 12;
	add.s32 	%r325, %r92, %r323;
	add.s32 	%r513, %r325, 12288;
	.loc	1 63 21
	add.s64 	%rd76, %rd76, 64;
	add.s64 	%rd75, %rd75, 64;
	add.s32 	%r511, %r511, 32;
	setp.lt.u32 	%p32, %r512, 3;
	mov.pred 	%p45, %p3;
	@%p32 bra 	$L__BB0_1;
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 72 36
	shl.b64 	%rd70, %rd1, 1;
	add.s64 	%rd71, %rd17, %rd70;
	.loc	1 74 22
	add.s64 	%rd67, %rd71, %rd61;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r326 + 0 ], [ %rd67 + 0 ], 0x10, %r327;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd68, %rd67, 64;
	bar.sync 	0;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r54 + 0 ], [ %rd68 + 0 ], 0x10, %r327;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd69, %rd67, 128;
	bar.sync 	0;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r56 + 0 ], [ %rd69 + 0 ], 0x10, %r327;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	.loc	1 71 21
	add.s64 	%rd78, %rd18, %rd3;
	add.s64 	%rd77, %rd17, %rd5;
	add.s32 	%r518, %r92, 12288;
	mov.b32 	%r520, 2;
	mov.b32 	%r519, 0;
	mov.b32 	%r517, -1;
	mov.pred 	%p47, %p46;
	mov.pred 	%p48, %p46;
$L__BB0_3:
	.loc	1 0 21
	mov.pred 	%p7, %p47;
	mov.pred 	%p47, %p46;
	.loc	1 71 21
	add.s32 	%r517, %r517, 1;
	setp.eq.s32 	%p38, %r517, 0;
	.loc	1 61 18
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r397, %r398, %r399, %r400 }, [ %r156 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r409, %r410, %r411, %r412 }, [ %r161 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r421, %r422, %r423, %r424 }, [ %r166 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r433, %r434, %r435, %r436 }, [ %r171 + 0 ];
	// end inline asm
	.loc	1 75 22
	add.s32 	%r361, %r518, %r137;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r357, %r358, %r359, %r360 }, [ %r361 + 0 ];
	// end inline asm
	add.s32 	%r366, %r361, 1024;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r362, %r363, %r364, %r365 }, [ %r366 + 0 ];
	// end inline asm
	add.s32 	%r371, %r361, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r367, %r368, %r369, %r370 }, [ %r371 + 0 ];
	// end inline asm
	add.s32 	%r376, %r361, 3072;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r372, %r373, %r374, %r375 }, [ %r376 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r377, %r378, %r379, %r380 }, [ %r196 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r382, %r383, %r384, %r385 }, [ %r201 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r387, %r388, %r389, %r390 }, [ %r206 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r392, %r393, %r394, %r395 }, [ %r211 + 0 ];
	// end inline asm
	mul.f16x2 	%r484, %r357, %r377;
	mul.f16x2 	%r485, %r358, %r378;
	mul.f16x2 	%r486, %r359, %r379;
	mul.f16x2 	%r487, %r360, %r380;
	mul.f16x2 	%r488, %r362, %r382;
	mul.f16x2 	%r489, %r363, %r383;
	mul.f16x2 	%r490, %r364, %r384;
	mul.f16x2 	%r491, %r365, %r385;
	mul.f16x2 	%r492, %r367, %r387;
	mul.f16x2 	%r493, %r368, %r388;
	mul.f16x2 	%r494, %r369, %r389;
	mul.f16x2 	%r495, %r370, %r390;
	mul.f16x2 	%r496, %r372, %r392;
	mul.f16x2 	%r497, %r373, %r393;
	mul.f16x2 	%r498, %r374, %r394;
	mul.f16x2 	%r499, %r375, %r395;
	.loc	1 76 41
	mov.f32 	%f89, %f5;
	mov.f32 	%f90, %f5;
	mov.f32 	%f91, %f5;
	mov.f32 	%f92, %f5;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f89, %f90, %f91, %f92 }, { %r397, %r398, %r399, %r400 }, { %r484, %r485 }, { %f89, %f90, %f91, %f92 };
	// end inline asm
	mov.f32 	%f100, %f5;
	mov.f32 	%f97, %f5;
	mov.f32 	%f98, %f5;
	mov.f32 	%f99, %f5;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f97, %f98, %f99, %f100 }, { %r397, %r398, %r399, %r400 }, { %r486, %r487 }, { %f97, %f98, %f99, %f100 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f89, %f90, %f91, %f92 }, { %r409, %r410, %r411, %r412 }, { %r488, %r489 }, { %f89, %f90, %f91, %f92 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f97, %f98, %f99, %f100 }, { %r409, %r410, %r411, %r412 }, { %r490, %r491 }, { %f97, %f98, %f99, %f100 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f89, %f90, %f91, %f92 }, { %r421, %r422, %r423, %r424 }, { %r492, %r493 }, { %f89, %f90, %f91, %f92 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f97, %f98, %f99, %f100 }, { %r421, %r422, %r423, %r424 }, { %r494, %r495 }, { %f97, %f98, %f99, %f100 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f89, %f90, %f91, %f92 }, { %r433, %r434, %r435, %r436 }, { %r496, %r497 }, { %f89, %f90, %f91, %f92 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f97, %f98, %f99, %f100 }, { %r433, %r434, %r435, %r436 }, { %r498, %r499 }, { %f97, %f98, %f99, %f100 };
	// end inline asm
	st.shared.v2.f32 	[%r14], {%f89, %f90};
	st.shared.v2.f32 	[%r14+1280], {%f91, %f92};
	st.shared.v2.f32 	[%r14+64], {%f97, %f98};
	st.shared.v2.f32 	[%r15+1280], {%f99, %f100};
	bar.sync 	0;
	ld.shared.v4.f32 	{%f137, %f138, %f139, %f140}, [%r16];
	.loc	1 77 29
	cvt.rn.f16.f32 	%rs10, %f138;
	cvt.rn.f16.f32 	%rs11, %f137;
	mov.b32 	%r500, {%rs11, %rs10};
	cvt.rn.f16.f32 	%rs12, %f140;
	cvt.rn.f16.f32 	%rs13, %f139;
	mov.b32 	%r501, {%rs13, %rs12};
	.loc	1 76 41
	ld.shared.v4.f32 	{%f141, %f142, %f143, %f144}, [%r16+16];
	.loc	1 77 29
	cvt.rn.f16.f32 	%rs14, %f142;
	cvt.rn.f16.f32 	%rs15, %f141;
	mov.b32 	%r502, {%rs15, %rs14};
	cvt.rn.f16.f32 	%rs16, %f144;
	cvt.rn.f16.f32 	%rs17, %f143;
	mov.b32 	%r503, {%rs17, %rs16};
	.loc	1 77 22
	// begin inline asm
	@%p48 st.global.v4.b32 [ %rd78 + 0 ], { %r500, %r501, %r502, %r503 };
	// end inline asm
	.loc	1 71 21
	add.s32 	%r504, %r520, 1;
	setp.lt.s32 	%p39, %r504, 3;
	selp.b32 	%r520, %r504, 0, %p39;
	.loc	1 74 22
	setp.lt.u32 	%p40, %r516, 128;
	and.pred  	%p46, %p14, %p40;
	bar.sync 	0;
	shl.b32 	%r505, %r520, 12;
	add.s32 	%r449, %r326, %r505;
	selp.b32 	%r506, 16, 0, %p46;
	selp.b32 	%r450, %r506, 0, %p38;
	// begin inline asm
	@%p10 cp.async.cg.shared.global [ %r449 + 0 ], [ %rd77 + 0 ], 0x10, %r450;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 21
	add.s32 	%r507, %r519, 1;
	setp.lt.s32 	%p41, %r507, 3;
	selp.b32 	%r519, %r507, 0, %p41;
	.loc	1 74 22
	// begin inline asm
	cp.async.wait_group 0x2;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r508, %r519, 12;
	add.s32 	%r510, %r92, %r508;
	add.s32 	%r518, %r510, 12288;
	.loc	1 71 21
	add.s64 	%rd78, %rd78, 64;
	add.s64 	%rd77, %rd77, 64;
	add.s32 	%r516, %r516, 32;
	setp.lt.u32 	%p42, %r517, 3;
	mov.pred 	%p48, %p7;
	@%p42 bra 	$L__BB0_3;
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 71 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "D:\\Users\\Louis\\PycharmProjects\\Master_thesis\\Babilong_Benchmark\\.venv\\Lib\\site-packages\\fla\\ops\\delta_rule\\wy_fast.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 155
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 119
.b8 121
.b8 95
.b8 102
.b8 97
.b8 115
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 68
.b8 58
.b8 92
.b8 85
.b8 115
.b8 101
.b8 114
.b8 115
.b8 92
.b8 76
.b8 111
.b8 117
.b8 105
.b8 115
.b8 92
.b8 80
.b8 121
.b8 99
.b8 104
.b8 97
.b8 114
.b8 109
.b8 80
.b8 114
.b8 111
.b8 106
.b8 101
.b8 99
.b8 116
.b8 115
.b8 92
.b8 77
.b8 97
.b8 115
.b8 116
.b8 101
.b8 114
.b8 95
.b8 116
.b8 104
.b8 101
.b8 115
.b8 105
.b8 115
.b8 92
.b8 66
.b8 97
.b8 98
.b8 105
.b8 108
.b8 111
.b8 110
.b8 103
.b8 95
.b8 66
.b8 101
.b8 110
.b8 99
.b8 104
.b8 109
.b8 97
.b8 114
.b8 107
.b8 92
.b8 46
.b8 118
.b8 101
.b8 110
.b8 118
.b8 92
.b8 76
.b8 105
.b8 98
.b8 92
.b8 115
.b8 105
.b8 116
.b8 101
.b8 45
.b8 112
.b8 97
.b8 99
.b8 107
.b8 97
.b8 103
.b8 101
.b8 115
.b8 92
.b8 102
.b8 108
.b8 97
.b8 92
.b8 111
.b8 112
.b8 115
.b8 92
.b8 100
.b8 101
.b8 108
.b8 116
.b8 97
.b8 95
.b8 114
.b8 117
.b8 108
.b8 101
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
