// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_pool_out_address0,
        max_pool_out_ce0,
        max_pool_out_we0,
        max_pool_out_d0,
        max_pool_out_address1,
        max_pool_out_ce1,
        max_pool_out_we1,
        max_pool_out_d1,
        conv_2_out_address0,
        conv_2_out_ce0,
        conv_2_out_q0,
        conv_2_out_address1,
        conv_2_out_ce1,
        conv_2_out_q1
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_pp0_stage0 = 12'd2;
parameter    ap_ST_fsm_pp0_stage1 = 12'd4;
parameter    ap_ST_fsm_pp0_stage2 = 12'd8;
parameter    ap_ST_fsm_pp0_stage3 = 12'd16;
parameter    ap_ST_fsm_pp0_stage4 = 12'd32;
parameter    ap_ST_fsm_pp0_stage5 = 12'd64;
parameter    ap_ST_fsm_pp0_stage6 = 12'd128;
parameter    ap_ST_fsm_pp0_stage7 = 12'd256;
parameter    ap_ST_fsm_pp0_stage8 = 12'd512;
parameter    ap_ST_fsm_pp0_stage9 = 12'd1024;
parameter    ap_ST_fsm_state14 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] max_pool_out_address0;
output   max_pool_out_ce0;
output   max_pool_out_we0;
output  [31:0] max_pool_out_d0;
output  [8:0] max_pool_out_address1;
output   max_pool_out_ce1;
output   max_pool_out_we1;
output  [31:0] max_pool_out_d1;
output  [10:0] conv_2_out_address0;
output   conv_2_out_ce0;
input  [31:0] conv_2_out_q0;
output  [10:0] conv_2_out_address1;
output   conv_2_out_ce1;
input  [31:0] conv_2_out_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] max_pool_out_address0;
reg max_pool_out_ce0;
reg max_pool_out_we0;
reg[31:0] max_pool_out_d0;
reg[8:0] max_pool_out_address1;
reg max_pool_out_ce1;
reg max_pool_out_we1;
reg[31:0] max_pool_out_d1;
reg[10:0] conv_2_out_address0;
reg conv_2_out_ce0;
reg[10:0] conv_2_out_address1;
reg conv_2_out_ce1;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_334;
reg   [4:0] f_0_reg_345;
reg   [2:0] r_0_reg_356;
reg   [31:0] reg_379;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state13_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_2584;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_384;
wire   [0:0] icmp_ln10_fu_389_p2;
reg   [0:0] icmp_ln10_reg_2584_pp0_iter1_reg;
wire   [6:0] add_ln10_fu_395_p2;
reg   [6:0] add_ln10_reg_2588;
wire   [2:0] select_ln29_20_fu_413_p3;
reg   [2:0] select_ln29_20_reg_2593;
wire   [4:0] select_ln29_21_fu_421_p3;
reg   [4:0] select_ln29_21_reg_2600;
wire   [3:0] shl_ln_fu_429_p3;
reg   [3:0] shl_ln_reg_2610;
wire   [11:0] trunc_ln29_fu_447_p1;
reg   [11:0] trunc_ln29_reg_2615;
wire   [11:0] mul_ln29_1_fu_606_p2;
reg   [11:0] mul_ln29_1_reg_2647;
wire   [11:0] zext_ln14_fu_612_p1;
reg   [11:0] zext_ln14_reg_2661;
wire   [31:0] select_ln29_fu_710_p3;
reg   [31:0] select_ln29_reg_2689;
wire   [31:0] select_ln29_4_fu_760_p3;
reg   [31:0] select_ln29_4_reg_2696;
wire   [31:0] select_ln29_8_fu_840_p3;
reg   [31:0] select_ln29_8_reg_2713;
wire   [31:0] select_ln29_12_fu_890_p3;
reg   [31:0] select_ln29_12_reg_2720;
wire   [31:0] select_ln29_1_fu_1011_p3;
reg   [31:0] select_ln29_1_reg_2737;
wire   [31:0] select_ln29_16_fu_1060_p3;
reg   [31:0] select_ln29_16_reg_2744;
wire   [31:0] select_ln29_5_fu_1175_p3;
reg   [31:0] select_ln29_5_reg_2761;
wire   [31:0] select_ln29_9_fu_1265_p3;
reg   [31:0] select_ln29_9_reg_2768;
wire   [31:0] select_ln29_13_fu_1385_p3;
reg   [31:0] select_ln29_13_reg_2785;
wire   [31:0] select_ln29_17_fu_1475_p3;
reg   [31:0] select_ln29_17_reg_2792;
wire   [31:0] select_ln29_2_fu_1595_p3;
reg   [31:0] select_ln29_2_reg_2809;
wire   [31:0] select_ln29_6_fu_1685_p3;
reg   [31:0] select_ln29_6_reg_2816;
wire   [31:0] select_ln29_10_fu_1805_p3;
reg   [31:0] select_ln29_10_reg_2833;
wire   [31:0] select_ln29_14_fu_1895_p3;
reg   [31:0] select_ln29_14_reg_2840;
wire   [9:0] zext_ln14_1_fu_1902_p1;
reg   [9:0] zext_ln14_1_reg_2847;
wire   [9:0] add_ln36_fu_1927_p2;
reg   [9:0] add_ln36_reg_2855;
wire   [31:0] select_ln29_18_fu_2148_p3;
reg   [31:0] select_ln29_18_reg_2873;
wire   [2:0] r_fu_2155_p2;
reg   [2:0] r_reg_2880;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage1_subdone;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_338_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_f_0_phi_fu_349_p4;
reg   [2:0] ap_phi_mux_r_0_phi_fu_360_p4;
wire  signed [63:0] sext_ln29_fu_479_p1;
wire   [63:0] zext_ln29_1_fu_518_p1;
wire   [63:0] zext_ln29_2_fu_555_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln29_3_fu_592_p1;
wire  signed [63:0] sext_ln29_1_fu_626_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln29_4_fu_663_p1;
wire  signed [63:0] sext_ln29_2_fu_778_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln29_3_fu_793_p1;
wire  signed [63:0] sext_ln29_4_fu_908_p1;
wire    ap_block_pp0_stage4;
wire  signed [63:0] sext_ln29_5_fu_923_p1;
wire  signed [63:0] sext_ln29_6_fu_1072_p1;
wire    ap_block_pp0_stage5;
wire  signed [63:0] sext_ln29_8_fu_1087_p1;
wire  signed [63:0] sext_ln29_10_fu_1282_p1;
wire    ap_block_pp0_stage6;
wire  signed [63:0] sext_ln29_12_fu_1297_p1;
wire  signed [63:0] sext_ln29_7_fu_1492_p1;
wire    ap_block_pp0_stage7;
wire  signed [63:0] sext_ln29_14_fu_1507_p1;
wire  signed [63:0] sext_ln29_9_fu_1702_p1;
wire    ap_block_pp0_stage8;
wire  signed [63:0] sext_ln29_11_fu_1717_p1;
wire   [63:0] zext_ln36_2_fu_1939_p1;
wire    ap_block_pp0_stage9;
wire  signed [63:0] sext_ln29_13_fu_1954_p1;
wire  signed [63:0] sext_ln29_15_fu_1969_p1;
wire  signed [63:0] sext_ln36_fu_2170_p1;
wire  signed [63:0] sext_ln36_1_fu_2185_p1;
wire  signed [63:0] sext_ln36_2_fu_2382_p1;
wire  signed [63:0] sext_ln36_3_fu_2397_p1;
wire   [31:0] select_ln29_3_fu_2057_p3;
wire   [31:0] select_ln29_7_fu_2273_p3;
wire   [31:0] select_ln29_11_fu_2364_p3;
wire   [31:0] select_ln29_15_fu_2485_p3;
wire   [31:0] select_ln29_19_fu_2576_p3;
reg   [31:0] grp_fu_367_p1;
reg   [31:0] grp_fu_373_p1;
wire   [0:0] icmp_ln13_fu_407_p2;
wire   [4:0] f_fu_401_p2;
wire   [3:0] mul_ln29_fu_441_p1;
wire   [12:0] mul_ln29_fu_441_p2;
wire   [4:0] trunc_ln29_1_fu_451_p1;
wire   [7:0] tmp_57_fu_461_p4;
wire   [4:0] or_ln29_35_fu_455_p2;
wire   [12:0] tmp_58_fu_471_p3;
wire   [11:0] add_ln29_1_fu_484_p2;
wire   [4:0] trunc_ln29_2_fu_490_p1;
wire   [6:0] tmp_59_fu_500_p4;
wire   [4:0] or_ln29_37_fu_494_p2;
wire   [11:0] tmp_60_fu_510_p3;
wire   [11:0] add_ln29_4_fu_523_p2;
wire   [4:0] trunc_ln29_3_fu_528_p1;
wire   [6:0] tmp_61_fu_537_p4;
wire   [4:0] or_ln29_38_fu_532_p2;
wire   [11:0] tmp_62_fu_547_p3;
wire   [11:0] add_ln29_7_fu_560_p2;
wire   [4:0] trunc_ln29_4_fu_565_p1;
wire   [6:0] tmp_63_fu_574_p4;
wire   [4:0] or_ln29_39_fu_569_p2;
wire   [11:0] tmp_64_fu_584_p3;
wire   [3:0] or_ln26_fu_597_p2;
wire   [3:0] mul_ln29_1_fu_606_p1;
wire   [11:0] or_ln29_36_fu_615_p2;
wire   [11:0] add_ln29_fu_620_p2;
wire   [11:0] add_ln29_10_fu_631_p2;
wire   [4:0] trunc_ln29_5_fu_636_p1;
wire   [6:0] tmp_65_fu_645_p4;
wire   [4:0] or_ln29_40_fu_640_p2;
wire   [11:0] tmp_66_fu_655_p3;
wire   [31:0] bitcast_ln29_fu_668_p1;
wire   [7:0] tmp_2_fu_672_p4;
wire   [22:0] trunc_ln29_6_fu_682_p1;
wire   [0:0] icmp_ln29_1_fu_692_p2;
wire   [0:0] icmp_ln29_fu_686_p2;
wire   [0:0] or_ln29_fu_698_p2;
wire   [0:0] grp_fu_367_p2;
wire   [0:0] and_ln29_fu_704_p2;
wire   [31:0] bitcast_ln29_7_fu_718_p1;
wire   [7:0] tmp_12_fu_722_p4;
wire   [22:0] trunc_ln29_13_fu_732_p1;
wire   [0:0] icmp_ln29_15_fu_742_p2;
wire   [0:0] icmp_ln29_14_fu_736_p2;
wire   [0:0] or_ln29_7_fu_748_p2;
wire   [0:0] grp_fu_373_p2;
wire   [0:0] and_ln29_7_fu_754_p2;
wire   [11:0] add_ln29_2_fu_768_p2;
wire   [11:0] add_ln29_3_fu_773_p2;
wire   [11:0] add_ln29_5_fu_783_p2;
wire   [11:0] add_ln29_6_fu_788_p2;
wire   [31:0] bitcast_ln29_14_fu_798_p1;
wire   [7:0] tmp_23_fu_802_p4;
wire   [22:0] trunc_ln29_20_fu_812_p1;
wire   [0:0] icmp_ln29_29_fu_822_p2;
wire   [0:0] icmp_ln29_28_fu_816_p2;
wire   [0:0] or_ln29_14_fu_828_p2;
wire   [0:0] and_ln29_14_fu_834_p2;
wire   [31:0] bitcast_ln29_21_fu_848_p1;
wire   [7:0] tmp_34_fu_852_p4;
wire   [22:0] trunc_ln29_27_fu_862_p1;
wire   [0:0] icmp_ln29_43_fu_872_p2;
wire   [0:0] icmp_ln29_42_fu_866_p2;
wire   [0:0] or_ln29_21_fu_878_p2;
wire   [0:0] and_ln29_21_fu_884_p2;
wire   [11:0] add_ln29_8_fu_898_p2;
wire   [11:0] add_ln29_9_fu_903_p2;
wire   [11:0] add_ln29_11_fu_913_p2;
wire   [11:0] add_ln29_12_fu_918_p2;
wire   [31:0] bitcast_ln29_1_fu_928_p1;
wire   [31:0] bitcast_ln29_2_fu_946_p1;
wire   [7:0] tmp_4_fu_932_p4;
wire   [22:0] trunc_ln29_7_fu_942_p1;
wire   [0:0] icmp_ln29_3_fu_969_p2;
wire   [0:0] icmp_ln29_2_fu_963_p2;
wire   [7:0] tmp_5_fu_949_p4;
wire   [22:0] trunc_ln29_8_fu_959_p1;
wire   [0:0] icmp_ln29_5_fu_987_p2;
wire   [0:0] icmp_ln29_4_fu_981_p2;
wire   [0:0] or_ln29_1_fu_975_p2;
wire   [0:0] or_ln29_2_fu_993_p2;
wire   [0:0] and_ln29_1_fu_999_p2;
wire   [0:0] and_ln29_2_fu_1005_p2;
wire   [31:0] bitcast_ln29_28_fu_1018_p1;
wire   [7:0] tmp_45_fu_1022_p4;
wire   [22:0] trunc_ln29_34_fu_1032_p1;
wire   [0:0] icmp_ln29_57_fu_1042_p2;
wire   [0:0] icmp_ln29_56_fu_1036_p2;
wire   [0:0] or_ln29_28_fu_1048_p2;
wire   [0:0] and_ln29_28_fu_1054_p2;
wire   [11:0] add_ln29_13_fu_1068_p2;
wire   [11:0] add_ln29_16_fu_1077_p2;
wire   [11:0] add_ln29_17_fu_1082_p2;
wire   [31:0] bitcast_ln29_8_fu_1092_p1;
wire   [31:0] bitcast_ln29_9_fu_1110_p1;
wire   [7:0] tmp_14_fu_1096_p4;
wire   [22:0] trunc_ln29_14_fu_1106_p1;
wire   [0:0] icmp_ln29_17_fu_1133_p2;
wire   [0:0] icmp_ln29_16_fu_1127_p2;
wire   [7:0] tmp_15_fu_1113_p4;
wire   [22:0] trunc_ln29_15_fu_1123_p1;
wire   [0:0] icmp_ln29_19_fu_1151_p2;
wire   [0:0] icmp_ln29_18_fu_1145_p2;
wire   [0:0] or_ln29_8_fu_1139_p2;
wire   [0:0] or_ln29_9_fu_1157_p2;
wire   [0:0] and_ln29_8_fu_1163_p2;
wire   [0:0] and_ln29_9_fu_1169_p2;
wire   [31:0] bitcast_ln29_15_fu_1182_p1;
wire   [31:0] bitcast_ln29_16_fu_1200_p1;
wire   [7:0] tmp_25_fu_1186_p4;
wire   [22:0] trunc_ln29_21_fu_1196_p1;
wire   [0:0] icmp_ln29_31_fu_1223_p2;
wire   [0:0] icmp_ln29_30_fu_1217_p2;
wire   [7:0] tmp_26_fu_1203_p4;
wire   [22:0] trunc_ln29_22_fu_1213_p1;
wire   [0:0] icmp_ln29_33_fu_1241_p2;
wire   [0:0] icmp_ln29_32_fu_1235_p2;
wire   [0:0] or_ln29_15_fu_1229_p2;
wire   [0:0] or_ln29_16_fu_1247_p2;
wire   [0:0] and_ln29_15_fu_1253_p2;
wire   [0:0] and_ln29_16_fu_1259_p2;
wire   [11:0] add_ln29_20_fu_1272_p2;
wire   [11:0] add_ln29_21_fu_1277_p2;
wire   [11:0] add_ln29_24_fu_1287_p2;
wire   [11:0] add_ln29_25_fu_1292_p2;
wire   [31:0] bitcast_ln29_22_fu_1302_p1;
wire   [31:0] bitcast_ln29_23_fu_1320_p1;
wire   [7:0] tmp_36_fu_1306_p4;
wire   [22:0] trunc_ln29_28_fu_1316_p1;
wire   [0:0] icmp_ln29_45_fu_1343_p2;
wire   [0:0] icmp_ln29_44_fu_1337_p2;
wire   [7:0] tmp_37_fu_1323_p4;
wire   [22:0] trunc_ln29_29_fu_1333_p1;
wire   [0:0] icmp_ln29_47_fu_1361_p2;
wire   [0:0] icmp_ln29_46_fu_1355_p2;
wire   [0:0] or_ln29_22_fu_1349_p2;
wire   [0:0] or_ln29_23_fu_1367_p2;
wire   [0:0] and_ln29_22_fu_1373_p2;
wire   [0:0] and_ln29_23_fu_1379_p2;
wire   [31:0] bitcast_ln29_29_fu_1392_p1;
wire   [31:0] bitcast_ln29_30_fu_1410_p1;
wire   [7:0] tmp_47_fu_1396_p4;
wire   [22:0] trunc_ln29_35_fu_1406_p1;
wire   [0:0] icmp_ln29_59_fu_1433_p2;
wire   [0:0] icmp_ln29_58_fu_1427_p2;
wire   [7:0] tmp_48_fu_1413_p4;
wire   [22:0] trunc_ln29_36_fu_1423_p1;
wire   [0:0] icmp_ln29_61_fu_1451_p2;
wire   [0:0] icmp_ln29_60_fu_1445_p2;
wire   [0:0] or_ln29_29_fu_1439_p2;
wire   [0:0] or_ln29_30_fu_1457_p2;
wire   [0:0] and_ln29_29_fu_1463_p2;
wire   [0:0] and_ln29_30_fu_1469_p2;
wire   [11:0] add_ln29_14_fu_1482_p2;
wire   [11:0] add_ln29_15_fu_1487_p2;
wire   [11:0] add_ln29_28_fu_1497_p2;
wire   [11:0] add_ln29_29_fu_1502_p2;
wire   [31:0] bitcast_ln29_3_fu_1512_p1;
wire   [31:0] bitcast_ln29_4_fu_1530_p1;
wire   [7:0] tmp_7_fu_1516_p4;
wire   [22:0] trunc_ln29_9_fu_1526_p1;
wire   [0:0] icmp_ln29_7_fu_1553_p2;
wire   [0:0] icmp_ln29_6_fu_1547_p2;
wire   [7:0] tmp_8_fu_1533_p4;
wire   [22:0] trunc_ln29_10_fu_1543_p1;
wire   [0:0] icmp_ln29_9_fu_1571_p2;
wire   [0:0] icmp_ln29_8_fu_1565_p2;
wire   [0:0] or_ln29_3_fu_1559_p2;
wire   [0:0] or_ln29_4_fu_1577_p2;
wire   [0:0] and_ln29_3_fu_1583_p2;
wire   [0:0] and_ln29_4_fu_1589_p2;
wire   [31:0] bitcast_ln29_10_fu_1602_p1;
wire   [31:0] bitcast_ln29_11_fu_1620_p1;
wire   [7:0] tmp_17_fu_1606_p4;
wire   [22:0] trunc_ln29_16_fu_1616_p1;
wire   [0:0] icmp_ln29_21_fu_1643_p2;
wire   [0:0] icmp_ln29_20_fu_1637_p2;
wire   [7:0] tmp_18_fu_1623_p4;
wire   [22:0] trunc_ln29_17_fu_1633_p1;
wire   [0:0] icmp_ln29_23_fu_1661_p2;
wire   [0:0] icmp_ln29_22_fu_1655_p2;
wire   [0:0] or_ln29_10_fu_1649_p2;
wire   [0:0] or_ln29_11_fu_1667_p2;
wire   [0:0] and_ln29_10_fu_1673_p2;
wire   [0:0] and_ln29_11_fu_1679_p2;
wire   [11:0] add_ln29_18_fu_1692_p2;
wire   [11:0] add_ln29_19_fu_1697_p2;
wire   [11:0] add_ln29_22_fu_1707_p2;
wire   [11:0] add_ln29_23_fu_1712_p2;
wire   [31:0] bitcast_ln29_17_fu_1722_p1;
wire   [31:0] bitcast_ln29_18_fu_1740_p1;
wire   [7:0] tmp_28_fu_1726_p4;
wire   [22:0] trunc_ln29_23_fu_1736_p1;
wire   [0:0] icmp_ln29_35_fu_1763_p2;
wire   [0:0] icmp_ln29_34_fu_1757_p2;
wire   [7:0] tmp_29_fu_1743_p4;
wire   [22:0] trunc_ln29_24_fu_1753_p1;
wire   [0:0] icmp_ln29_37_fu_1781_p2;
wire   [0:0] icmp_ln29_36_fu_1775_p2;
wire   [0:0] or_ln29_17_fu_1769_p2;
wire   [0:0] or_ln29_18_fu_1787_p2;
wire   [0:0] and_ln29_17_fu_1793_p2;
wire   [0:0] and_ln29_18_fu_1799_p2;
wire   [31:0] bitcast_ln29_24_fu_1812_p1;
wire   [31:0] bitcast_ln29_25_fu_1830_p1;
wire   [7:0] tmp_39_fu_1816_p4;
wire   [22:0] trunc_ln29_30_fu_1826_p1;
wire   [0:0] icmp_ln29_49_fu_1853_p2;
wire   [0:0] icmp_ln29_48_fu_1847_p2;
wire   [7:0] tmp_40_fu_1833_p4;
wire   [22:0] trunc_ln29_31_fu_1843_p1;
wire   [0:0] icmp_ln29_51_fu_1871_p2;
wire   [0:0] icmp_ln29_50_fu_1865_p2;
wire   [0:0] or_ln29_24_fu_1859_p2;
wire   [0:0] or_ln29_25_fu_1877_p2;
wire   [0:0] and_ln29_24_fu_1883_p2;
wire   [0:0] and_ln29_25_fu_1889_p2;
wire   [8:0] tmp_fu_1905_p3;
wire   [6:0] tmp_56_fu_1916_p3;
wire   [9:0] zext_ln36_fu_1912_p1;
wire   [9:0] zext_ln36_1_fu_1923_p1;
wire   [9:0] add_ln36_1_fu_1933_p2;
wire   [11:0] add_ln29_26_fu_1944_p2;
wire   [11:0] add_ln29_27_fu_1949_p2;
wire   [11:0] add_ln29_30_fu_1959_p2;
wire   [11:0] add_ln29_31_fu_1964_p2;
wire   [31:0] bitcast_ln29_5_fu_1974_p1;
wire   [31:0] bitcast_ln29_6_fu_1992_p1;
wire   [7:0] tmp_s_fu_1978_p4;
wire   [22:0] trunc_ln29_11_fu_1988_p1;
wire   [0:0] icmp_ln29_11_fu_2015_p2;
wire   [0:0] icmp_ln29_10_fu_2009_p2;
wire   [7:0] tmp_10_fu_1995_p4;
wire   [22:0] trunc_ln29_12_fu_2005_p1;
wire   [0:0] icmp_ln29_13_fu_2033_p2;
wire   [0:0] icmp_ln29_12_fu_2027_p2;
wire   [0:0] or_ln29_5_fu_2021_p2;
wire   [0:0] or_ln29_6_fu_2039_p2;
wire   [0:0] and_ln29_5_fu_2045_p2;
wire   [0:0] and_ln29_6_fu_2051_p2;
wire   [31:0] bitcast_ln29_31_fu_2065_p1;
wire   [31:0] bitcast_ln29_32_fu_2083_p1;
wire   [7:0] tmp_50_fu_2069_p4;
wire   [22:0] trunc_ln29_37_fu_2079_p1;
wire   [0:0] icmp_ln29_63_fu_2106_p2;
wire   [0:0] icmp_ln29_62_fu_2100_p2;
wire   [7:0] tmp_51_fu_2086_p4;
wire   [22:0] trunc_ln29_38_fu_2096_p1;
wire   [0:0] icmp_ln29_65_fu_2124_p2;
wire   [0:0] icmp_ln29_64_fu_2118_p2;
wire   [0:0] or_ln29_31_fu_2112_p2;
wire   [0:0] or_ln29_32_fu_2130_p2;
wire   [0:0] and_ln29_31_fu_2136_p2;
wire   [0:0] and_ln29_32_fu_2142_p2;
wire   [9:0] add_ln36_2_fu_2160_p2;
wire   [9:0] add_ln36_3_fu_2165_p2;
wire   [9:0] add_ln36_4_fu_2175_p2;
wire   [9:0] add_ln36_5_fu_2180_p2;
wire   [31:0] bitcast_ln29_12_fu_2190_p1;
wire   [31:0] bitcast_ln29_13_fu_2208_p1;
wire   [7:0] tmp_20_fu_2194_p4;
wire   [22:0] trunc_ln29_18_fu_2204_p1;
wire   [0:0] icmp_ln29_25_fu_2231_p2;
wire   [0:0] icmp_ln29_24_fu_2225_p2;
wire   [7:0] tmp_21_fu_2211_p4;
wire   [22:0] trunc_ln29_19_fu_2221_p1;
wire   [0:0] icmp_ln29_27_fu_2249_p2;
wire   [0:0] icmp_ln29_26_fu_2243_p2;
wire   [0:0] or_ln29_12_fu_2237_p2;
wire   [0:0] or_ln29_13_fu_2255_p2;
wire   [0:0] and_ln29_12_fu_2261_p2;
wire   [0:0] and_ln29_13_fu_2267_p2;
wire   [31:0] bitcast_ln29_19_fu_2281_p1;
wire   [31:0] bitcast_ln29_20_fu_2299_p1;
wire   [7:0] tmp_31_fu_2285_p4;
wire   [22:0] trunc_ln29_25_fu_2295_p1;
wire   [0:0] icmp_ln29_39_fu_2322_p2;
wire   [0:0] icmp_ln29_38_fu_2316_p2;
wire   [7:0] tmp_32_fu_2302_p4;
wire   [22:0] trunc_ln29_26_fu_2312_p1;
wire   [0:0] icmp_ln29_41_fu_2340_p2;
wire   [0:0] icmp_ln29_40_fu_2334_p2;
wire   [0:0] or_ln29_19_fu_2328_p2;
wire   [0:0] or_ln29_20_fu_2346_p2;
wire   [0:0] and_ln29_19_fu_2352_p2;
wire   [0:0] and_ln29_20_fu_2358_p2;
wire   [9:0] add_ln36_6_fu_2372_p2;
wire   [9:0] add_ln36_7_fu_2377_p2;
wire   [9:0] add_ln36_8_fu_2387_p2;
wire   [9:0] add_ln36_9_fu_2392_p2;
wire   [31:0] bitcast_ln29_26_fu_2402_p1;
wire   [31:0] bitcast_ln29_27_fu_2420_p1;
wire   [7:0] tmp_42_fu_2406_p4;
wire   [22:0] trunc_ln29_32_fu_2416_p1;
wire   [0:0] icmp_ln29_53_fu_2443_p2;
wire   [0:0] icmp_ln29_52_fu_2437_p2;
wire   [7:0] tmp_43_fu_2423_p4;
wire   [22:0] trunc_ln29_33_fu_2433_p1;
wire   [0:0] icmp_ln29_55_fu_2461_p2;
wire   [0:0] icmp_ln29_54_fu_2455_p2;
wire   [0:0] or_ln29_26_fu_2449_p2;
wire   [0:0] or_ln29_27_fu_2467_p2;
wire   [0:0] and_ln29_26_fu_2473_p2;
wire   [0:0] and_ln29_27_fu_2479_p2;
wire   [31:0] bitcast_ln29_33_fu_2493_p1;
wire   [31:0] bitcast_ln29_34_fu_2511_p1;
wire   [7:0] tmp_53_fu_2497_p4;
wire   [22:0] trunc_ln29_39_fu_2507_p1;
wire   [0:0] icmp_ln29_67_fu_2534_p2;
wire   [0:0] icmp_ln29_66_fu_2528_p2;
wire   [7:0] tmp_54_fu_2514_p4;
wire   [22:0] trunc_ln29_40_fu_2524_p1;
wire   [0:0] icmp_ln29_69_fu_2552_p2;
wire   [0:0] icmp_ln29_68_fu_2546_p2;
wire   [0:0] or_ln29_33_fu_2540_p2;
wire   [0:0] or_ln29_34_fu_2558_p2;
wire   [0:0] and_ln29_33_fu_2564_p2;
wire   [0:0] and_ln29_34_fu_2570_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state14;
reg   [11:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] mul_ln29_1_fu_606_p10;
wire   [12:0] mul_ln29_fu_441_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_2_out_q0),
    .din1(grp_fu_367_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_367_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_2_out_q1),
    .din1(grp_fu_373_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_373_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        f_0_reg_345 <= select_ln29_21_reg_2600;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_345 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_334 <= add_ln10_reg_2588;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_334 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_reg_356 <= r_reg_2880;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_356 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln10_reg_2588 <= add_ln10_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        add_ln36_reg_2855[9 : 4] <= add_ln36_fu_1927_p2[9 : 4];
        select_ln29_18_reg_2873 <= select_ln29_18_fu_2148_p3;
        zext_ln14_1_reg_2847[4 : 0] <= zext_ln14_1_fu_1902_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln10_reg_2584 <= icmp_ln10_fu_389_p2;
        icmp_ln10_reg_2584_pp0_iter1_reg <= icmp_ln10_reg_2584;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln29_1_reg_2647[11 : 1] <= mul_ln29_1_fu_606_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        r_reg_2880 <= r_fu_2155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_379 <= conv_2_out_q0;
        reg_384 <= conv_2_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        select_ln29_10_reg_2833 <= select_ln29_10_fu_1805_p3;
        select_ln29_14_reg_2840 <= select_ln29_14_fu_1895_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln29_12_reg_2720 <= select_ln29_12_fu_890_p3;
        select_ln29_8_reg_2713 <= select_ln29_8_fu_840_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        select_ln29_13_reg_2785 <= select_ln29_13_fu_1385_p3;
        select_ln29_17_reg_2792 <= select_ln29_17_fu_1475_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln29_16_reg_2744 <= select_ln29_16_fu_1060_p3;
        select_ln29_1_reg_2737 <= select_ln29_1_fu_1011_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_389_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln29_20_reg_2593 <= select_ln29_20_fu_413_p3;
        shl_ln_reg_2610[3 : 1] <= shl_ln_fu_429_p3[3 : 1];
        trunc_ln29_reg_2615[11 : 1] <= trunc_ln29_fu_447_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_389_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln29_21_reg_2600 <= select_ln29_21_fu_421_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        select_ln29_2_reg_2809 <= select_ln29_2_fu_1595_p3;
        select_ln29_6_reg_2816 <= select_ln29_6_fu_1685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln29_4_reg_2696 <= select_ln29_4_fu_760_p3;
        select_ln29_reg_2689 <= select_ln29_fu_710_p3;
        zext_ln14_reg_2661[4 : 0] <= zext_ln14_fu_612_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        select_ln29_5_reg_2761 <= select_ln29_5_fu_1175_p3;
        select_ln29_9_reg_2768 <= select_ln29_9_fu_1265_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_389_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_349_p4 = select_ln29_21_reg_2600;
    end else begin
        ap_phi_mux_f_0_phi_fu_349_p4 = f_0_reg_345;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_338_p4 = add_ln10_reg_2588;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_338_p4 = indvar_flatten_reg_334;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2584 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_360_p4 = r_reg_2880;
    end else begin
        ap_phi_mux_r_0_phi_fu_360_p4 = r_0_reg_356;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv_2_out_address0 = sext_ln29_13_fu_1954_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv_2_out_address0 = sext_ln29_9_fu_1702_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv_2_out_address0 = sext_ln29_7_fu_1492_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_2_out_address0 = sext_ln29_10_fu_1282_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_2_out_address0 = sext_ln29_6_fu_1072_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_2_out_address0 = sext_ln29_4_fu_908_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_2_out_address0 = sext_ln29_2_fu_778_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_2_out_address0 = sext_ln29_1_fu_626_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_address0 = zext_ln29_2_fu_555_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_address0 = sext_ln29_fu_479_p1;
        end else begin
            conv_2_out_address0 = 'bx;
        end
    end else begin
        conv_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv_2_out_address1 = sext_ln29_15_fu_1969_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv_2_out_address1 = sext_ln29_11_fu_1717_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv_2_out_address1 = sext_ln29_14_fu_1507_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_2_out_address1 = sext_ln29_12_fu_1297_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_2_out_address1 = sext_ln29_8_fu_1087_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_2_out_address1 = sext_ln29_5_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_2_out_address1 = sext_ln29_3_fu_793_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_2_out_address1 = zext_ln29_4_fu_663_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_address1 = zext_ln29_3_fu_592_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_address1 = zext_ln29_1_fu_518_p1;
        end else begin
            conv_2_out_address1 = 'bx;
        end
    end else begin
        conv_2_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_2_out_ce0 = 1'b1;
    end else begin
        conv_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_2_out_ce1 = 1'b1;
    end else begin
        conv_2_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_367_p1 = select_ln29_14_reg_2840;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_367_p1 = select_ln29_6_reg_2816;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_367_p1 = select_ln29_2_reg_2809;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_367_p1 = select_ln29_9_reg_2768;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_367_p1 = select_ln29_1_reg_2737;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_367_p1 = select_ln29_12_reg_2720;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_367_p1 = select_ln29_4_reg_2696;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_367_p1 = select_ln29_reg_2689;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_367_p1 = 32'd8388608;
    end else begin
        grp_fu_367_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_373_p1 = select_ln29_18_reg_2873;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_373_p1 = select_ln29_10_reg_2833;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_373_p1 = select_ln29_17_reg_2792;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_373_p1 = select_ln29_13_reg_2785;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_373_p1 = select_ln29_5_reg_2761;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_373_p1 = select_ln29_16_reg_2744;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_373_p1 = select_ln29_8_reg_2713;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_373_p1 = 32'd8388608;
    end else begin
        grp_fu_373_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_address0 = sext_ln36_2_fu_2382_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_address0 = sext_ln36_fu_2170_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        max_pool_out_address0 = zext_ln36_2_fu_1939_p1;
    end else begin
        max_pool_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            max_pool_out_address1 = sext_ln36_3_fu_2397_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_pool_out_address1 = sext_ln36_1_fu_2185_p1;
        end else begin
            max_pool_out_address1 = 'bx;
        end
    end else begin
        max_pool_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_ce0 = 1'b1;
    end else begin
        max_pool_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_ce1 = 1'b1;
    end else begin
        max_pool_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_d0 = select_ln29_15_fu_2485_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_d0 = select_ln29_7_fu_2273_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        max_pool_out_d0 = select_ln29_3_fu_2057_p3;
    end else begin
        max_pool_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            max_pool_out_d1 = select_ln29_19_fu_2576_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_pool_out_d1 = select_ln29_11_fu_2364_p3;
        end else begin
            max_pool_out_d1 = 'bx;
        end
    end else begin
        max_pool_out_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((icmp_ln10_reg_2584_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        max_pool_out_we0 = 1'b1;
    end else begin
        max_pool_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln10_reg_2584 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln10_reg_2584_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        max_pool_out_we1 = 1'b1;
    end else begin
        max_pool_out_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_389_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_389_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_395_p2 = (ap_phi_mux_indvar_flatten_phi_fu_338_p4 + 7'd1);

assign add_ln29_10_fu_631_p2 = (12'd128 + trunc_ln29_reg_2615);

assign add_ln29_11_fu_913_p2 = (12'd144 + trunc_ln29_reg_2615);

assign add_ln29_12_fu_918_p2 = (zext_ln14_reg_2661 + add_ln29_11_fu_913_p2);

assign add_ln29_13_fu_1068_p2 = (zext_ln14_reg_2661 + mul_ln29_1_reg_2647);

assign add_ln29_14_fu_1482_p2 = (12'd16 + mul_ln29_1_reg_2647);

assign add_ln29_15_fu_1487_p2 = (zext_ln14_reg_2661 + add_ln29_14_fu_1482_p2);

assign add_ln29_16_fu_1077_p2 = (12'd32 + mul_ln29_1_reg_2647);

assign add_ln29_17_fu_1082_p2 = (zext_ln14_reg_2661 + add_ln29_16_fu_1077_p2);

assign add_ln29_18_fu_1692_p2 = (12'd48 + mul_ln29_1_reg_2647);

assign add_ln29_19_fu_1697_p2 = (zext_ln14_reg_2661 + add_ln29_18_fu_1692_p2);

assign add_ln29_1_fu_484_p2 = (12'd32 + trunc_ln29_fu_447_p1);

assign add_ln29_20_fu_1272_p2 = (12'd64 + mul_ln29_1_reg_2647);

assign add_ln29_21_fu_1277_p2 = (zext_ln14_reg_2661 + add_ln29_20_fu_1272_p2);

assign add_ln29_22_fu_1707_p2 = (12'd80 + mul_ln29_1_reg_2647);

assign add_ln29_23_fu_1712_p2 = (zext_ln14_reg_2661 + add_ln29_22_fu_1707_p2);

assign add_ln29_24_fu_1287_p2 = (12'd96 + mul_ln29_1_reg_2647);

assign add_ln29_25_fu_1292_p2 = (zext_ln14_reg_2661 + add_ln29_24_fu_1287_p2);

assign add_ln29_26_fu_1944_p2 = (12'd112 + mul_ln29_1_reg_2647);

assign add_ln29_27_fu_1949_p2 = (zext_ln14_reg_2661 + add_ln29_26_fu_1944_p2);

assign add_ln29_28_fu_1497_p2 = (12'd128 + mul_ln29_1_reg_2647);

assign add_ln29_29_fu_1502_p2 = (zext_ln14_reg_2661 + add_ln29_28_fu_1497_p2);

assign add_ln29_2_fu_768_p2 = (12'd48 + trunc_ln29_reg_2615);

assign add_ln29_30_fu_1959_p2 = (12'd144 + mul_ln29_1_reg_2647);

assign add_ln29_31_fu_1964_p2 = (zext_ln14_reg_2661 + add_ln29_30_fu_1959_p2);

assign add_ln29_3_fu_773_p2 = (zext_ln14_reg_2661 + add_ln29_2_fu_768_p2);

assign add_ln29_4_fu_523_p2 = (12'd64 + trunc_ln29_reg_2615);

assign add_ln29_5_fu_783_p2 = (12'd80 + trunc_ln29_reg_2615);

assign add_ln29_6_fu_788_p2 = (zext_ln14_reg_2661 + add_ln29_5_fu_783_p2);

assign add_ln29_7_fu_560_p2 = (12'd96 + trunc_ln29_reg_2615);

assign add_ln29_8_fu_898_p2 = (12'd112 + trunc_ln29_reg_2615);

assign add_ln29_9_fu_903_p2 = (zext_ln14_reg_2661 + add_ln29_8_fu_898_p2);

assign add_ln29_fu_620_p2 = (zext_ln14_fu_612_p1 + or_ln29_36_fu_615_p2);

assign add_ln36_1_fu_1933_p2 = (zext_ln14_1_fu_1902_p1 + add_ln36_fu_1927_p2);

assign add_ln36_2_fu_2160_p2 = (10'd16 + add_ln36_reg_2855);

assign add_ln36_3_fu_2165_p2 = (zext_ln14_1_reg_2847 + add_ln36_2_fu_2160_p2);

assign add_ln36_4_fu_2175_p2 = (10'd32 + add_ln36_reg_2855);

assign add_ln36_5_fu_2180_p2 = (zext_ln14_1_reg_2847 + add_ln36_4_fu_2175_p2);

assign add_ln36_6_fu_2372_p2 = (10'd48 + add_ln36_reg_2855);

assign add_ln36_7_fu_2377_p2 = (zext_ln14_1_reg_2847 + add_ln36_6_fu_2372_p2);

assign add_ln36_8_fu_2387_p2 = (10'd64 + add_ln36_reg_2855);

assign add_ln36_9_fu_2392_p2 = (zext_ln14_1_reg_2847 + add_ln36_8_fu_2387_p2);

assign add_ln36_fu_1927_p2 = (zext_ln36_fu_1912_p1 + zext_ln36_1_fu_1923_p1);

assign and_ln29_10_fu_1673_p2 = (or_ln29_11_fu_1667_p2 & or_ln29_10_fu_1649_p2);

assign and_ln29_11_fu_1679_p2 = (grp_fu_373_p2 & and_ln29_10_fu_1673_p2);

assign and_ln29_12_fu_2261_p2 = (or_ln29_13_fu_2255_p2 & or_ln29_12_fu_2237_p2);

assign and_ln29_13_fu_2267_p2 = (grp_fu_367_p2 & and_ln29_12_fu_2261_p2);

assign and_ln29_14_fu_834_p2 = (or_ln29_14_fu_828_p2 & grp_fu_367_p2);

assign and_ln29_15_fu_1253_p2 = (or_ln29_16_fu_1247_p2 & or_ln29_15_fu_1229_p2);

assign and_ln29_16_fu_1259_p2 = (grp_fu_373_p2 & and_ln29_15_fu_1253_p2);

assign and_ln29_17_fu_1793_p2 = (or_ln29_18_fu_1787_p2 & or_ln29_17_fu_1769_p2);

assign and_ln29_18_fu_1799_p2 = (grp_fu_367_p2 & and_ln29_17_fu_1793_p2);

assign and_ln29_19_fu_2352_p2 = (or_ln29_20_fu_2346_p2 & or_ln29_19_fu_2328_p2);

assign and_ln29_1_fu_999_p2 = (or_ln29_2_fu_993_p2 & or_ln29_1_fu_975_p2);

assign and_ln29_20_fu_2358_p2 = (grp_fu_373_p2 & and_ln29_19_fu_2352_p2);

assign and_ln29_21_fu_884_p2 = (or_ln29_21_fu_878_p2 & grp_fu_373_p2);

assign and_ln29_22_fu_1373_p2 = (or_ln29_23_fu_1367_p2 & or_ln29_22_fu_1349_p2);

assign and_ln29_23_fu_1379_p2 = (grp_fu_367_p2 & and_ln29_22_fu_1373_p2);

assign and_ln29_24_fu_1883_p2 = (or_ln29_25_fu_1877_p2 & or_ln29_24_fu_1859_p2);

assign and_ln29_25_fu_1889_p2 = (grp_fu_373_p2 & and_ln29_24_fu_1883_p2);

assign and_ln29_26_fu_2473_p2 = (or_ln29_27_fu_2467_p2 & or_ln29_26_fu_2449_p2);

assign and_ln29_27_fu_2479_p2 = (grp_fu_367_p2 & and_ln29_26_fu_2473_p2);

assign and_ln29_28_fu_1054_p2 = (or_ln29_28_fu_1048_p2 & grp_fu_373_p2);

assign and_ln29_29_fu_1463_p2 = (or_ln29_30_fu_1457_p2 & or_ln29_29_fu_1439_p2);

assign and_ln29_2_fu_1005_p2 = (grp_fu_367_p2 & and_ln29_1_fu_999_p2);

assign and_ln29_30_fu_1469_p2 = (grp_fu_373_p2 & and_ln29_29_fu_1463_p2);

assign and_ln29_31_fu_2136_p2 = (or_ln29_32_fu_2130_p2 & or_ln29_31_fu_2112_p2);

assign and_ln29_32_fu_2142_p2 = (grp_fu_373_p2 & and_ln29_31_fu_2136_p2);

assign and_ln29_33_fu_2564_p2 = (or_ln29_34_fu_2558_p2 & or_ln29_33_fu_2540_p2);

assign and_ln29_34_fu_2570_p2 = (grp_fu_373_p2 & and_ln29_33_fu_2564_p2);

assign and_ln29_3_fu_1583_p2 = (or_ln29_4_fu_1577_p2 & or_ln29_3_fu_1559_p2);

assign and_ln29_4_fu_1589_p2 = (grp_fu_367_p2 & and_ln29_3_fu_1583_p2);

assign and_ln29_5_fu_2045_p2 = (or_ln29_6_fu_2039_p2 & or_ln29_5_fu_2021_p2);

assign and_ln29_6_fu_2051_p2 = (grp_fu_367_p2 & and_ln29_5_fu_2045_p2);

assign and_ln29_7_fu_754_p2 = (or_ln29_7_fu_748_p2 & grp_fu_373_p2);

assign and_ln29_8_fu_1163_p2 = (or_ln29_9_fu_1157_p2 & or_ln29_8_fu_1139_p2);

assign and_ln29_9_fu_1169_p2 = (grp_fu_367_p2 & and_ln29_8_fu_1163_p2);

assign and_ln29_fu_704_p2 = (or_ln29_fu_698_p2 & grp_fu_367_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_10_fu_1602_p1 = reg_384;

assign bitcast_ln29_11_fu_1620_p1 = select_ln29_5_reg_2761;

assign bitcast_ln29_12_fu_2190_p1 = reg_379;

assign bitcast_ln29_13_fu_2208_p1 = select_ln29_6_reg_2816;

assign bitcast_ln29_14_fu_798_p1 = reg_379;

assign bitcast_ln29_15_fu_1182_p1 = reg_384;

assign bitcast_ln29_16_fu_1200_p1 = select_ln29_8_reg_2713;

assign bitcast_ln29_17_fu_1722_p1 = reg_379;

assign bitcast_ln29_18_fu_1740_p1 = select_ln29_9_reg_2768;

assign bitcast_ln29_19_fu_2281_p1 = reg_384;

assign bitcast_ln29_1_fu_928_p1 = reg_379;

assign bitcast_ln29_20_fu_2299_p1 = select_ln29_10_reg_2833;

assign bitcast_ln29_21_fu_848_p1 = reg_384;

assign bitcast_ln29_22_fu_1302_p1 = reg_379;

assign bitcast_ln29_23_fu_1320_p1 = select_ln29_12_reg_2720;

assign bitcast_ln29_24_fu_1812_p1 = reg_384;

assign bitcast_ln29_25_fu_1830_p1 = select_ln29_13_reg_2785;

assign bitcast_ln29_26_fu_2402_p1 = reg_379;

assign bitcast_ln29_27_fu_2420_p1 = select_ln29_14_reg_2840;

assign bitcast_ln29_28_fu_1018_p1 = reg_384;

assign bitcast_ln29_29_fu_1392_p1 = reg_384;

assign bitcast_ln29_2_fu_946_p1 = select_ln29_reg_2689;

assign bitcast_ln29_30_fu_1410_p1 = select_ln29_16_reg_2744;

assign bitcast_ln29_31_fu_2065_p1 = reg_384;

assign bitcast_ln29_32_fu_2083_p1 = select_ln29_17_reg_2792;

assign bitcast_ln29_33_fu_2493_p1 = reg_384;

assign bitcast_ln29_34_fu_2511_p1 = select_ln29_18_reg_2873;

assign bitcast_ln29_3_fu_1512_p1 = reg_379;

assign bitcast_ln29_4_fu_1530_p1 = select_ln29_1_reg_2737;

assign bitcast_ln29_5_fu_1974_p1 = reg_379;

assign bitcast_ln29_6_fu_1992_p1 = select_ln29_2_reg_2809;

assign bitcast_ln29_7_fu_718_p1 = reg_384;

assign bitcast_ln29_8_fu_1092_p1 = reg_379;

assign bitcast_ln29_9_fu_1110_p1 = select_ln29_4_reg_2696;

assign bitcast_ln29_fu_668_p1 = reg_379;

assign f_fu_401_p2 = (5'd1 + ap_phi_mux_f_0_phi_fu_349_p4);

assign icmp_ln10_fu_389_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_338_p4 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_407_p2 = ((ap_phi_mux_r_0_phi_fu_360_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_2009_p2 = ((tmp_s_fu_1978_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_2015_p2 = ((trunc_ln29_11_fu_1988_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_12_fu_2027_p2 = ((tmp_10_fu_1995_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_13_fu_2033_p2 = ((trunc_ln29_12_fu_2005_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_14_fu_736_p2 = ((tmp_12_fu_722_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_15_fu_742_p2 = ((trunc_ln29_13_fu_732_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_16_fu_1127_p2 = ((tmp_14_fu_1096_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_17_fu_1133_p2 = ((trunc_ln29_14_fu_1106_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_18_fu_1145_p2 = ((tmp_15_fu_1113_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_19_fu_1151_p2 = ((trunc_ln29_15_fu_1123_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_1_fu_692_p2 = ((trunc_ln29_6_fu_682_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_20_fu_1637_p2 = ((tmp_17_fu_1606_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_21_fu_1643_p2 = ((trunc_ln29_16_fu_1616_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_22_fu_1655_p2 = ((tmp_18_fu_1623_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_23_fu_1661_p2 = ((trunc_ln29_17_fu_1633_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_24_fu_2225_p2 = ((tmp_20_fu_2194_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_25_fu_2231_p2 = ((trunc_ln29_18_fu_2204_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_26_fu_2243_p2 = ((tmp_21_fu_2211_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_2249_p2 = ((trunc_ln29_19_fu_2221_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_816_p2 = ((tmp_23_fu_802_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_822_p2 = ((trunc_ln29_20_fu_812_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_2_fu_963_p2 = ((tmp_4_fu_932_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1217_p2 = ((tmp_25_fu_1186_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1223_p2 = ((trunc_ln29_21_fu_1196_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_32_fu_1235_p2 = ((tmp_26_fu_1203_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_33_fu_1241_p2 = ((trunc_ln29_22_fu_1213_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_34_fu_1757_p2 = ((tmp_28_fu_1726_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_35_fu_1763_p2 = ((trunc_ln29_23_fu_1736_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_36_fu_1775_p2 = ((tmp_29_fu_1743_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_37_fu_1781_p2 = ((trunc_ln29_24_fu_1753_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_38_fu_2316_p2 = ((tmp_31_fu_2285_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_39_fu_2322_p2 = ((trunc_ln29_25_fu_2295_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_3_fu_969_p2 = ((trunc_ln29_7_fu_942_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_40_fu_2334_p2 = ((tmp_32_fu_2302_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_41_fu_2340_p2 = ((trunc_ln29_26_fu_2312_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_42_fu_866_p2 = ((tmp_34_fu_852_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_43_fu_872_p2 = ((trunc_ln29_27_fu_862_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_44_fu_1337_p2 = ((tmp_36_fu_1306_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_45_fu_1343_p2 = ((trunc_ln29_28_fu_1316_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_46_fu_1355_p2 = ((tmp_37_fu_1323_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_47_fu_1361_p2 = ((trunc_ln29_29_fu_1333_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_48_fu_1847_p2 = ((tmp_39_fu_1816_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_49_fu_1853_p2 = ((trunc_ln29_30_fu_1826_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_4_fu_981_p2 = ((tmp_5_fu_949_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_50_fu_1865_p2 = ((tmp_40_fu_1833_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_51_fu_1871_p2 = ((trunc_ln29_31_fu_1843_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_52_fu_2437_p2 = ((tmp_42_fu_2406_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_53_fu_2443_p2 = ((trunc_ln29_32_fu_2416_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_54_fu_2455_p2 = ((tmp_43_fu_2423_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_55_fu_2461_p2 = ((trunc_ln29_33_fu_2433_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_56_fu_1036_p2 = ((tmp_45_fu_1022_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_57_fu_1042_p2 = ((trunc_ln29_34_fu_1032_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_58_fu_1427_p2 = ((tmp_47_fu_1396_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_59_fu_1433_p2 = ((trunc_ln29_35_fu_1406_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_5_fu_987_p2 = ((trunc_ln29_8_fu_959_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_60_fu_1445_p2 = ((tmp_48_fu_1413_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_61_fu_1451_p2 = ((trunc_ln29_36_fu_1423_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_62_fu_2100_p2 = ((tmp_50_fu_2069_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_63_fu_2106_p2 = ((trunc_ln29_37_fu_2079_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_64_fu_2118_p2 = ((tmp_51_fu_2086_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_65_fu_2124_p2 = ((trunc_ln29_38_fu_2096_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_66_fu_2528_p2 = ((tmp_53_fu_2497_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_67_fu_2534_p2 = ((trunc_ln29_39_fu_2507_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_68_fu_2546_p2 = ((tmp_54_fu_2514_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_69_fu_2552_p2 = ((trunc_ln29_40_fu_2524_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_6_fu_1547_p2 = ((tmp_7_fu_1516_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1553_p2 = ((trunc_ln29_9_fu_1526_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_1565_p2 = ((tmp_8_fu_1533_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_1571_p2 = ((trunc_ln29_10_fu_1543_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_686_p2 = ((tmp_2_fu_672_p4 != 8'd255) ? 1'b1 : 1'b0);

assign mul_ln29_1_fu_606_p1 = mul_ln29_1_fu_606_p10;

assign mul_ln29_1_fu_606_p10 = or_ln26_fu_597_p2;

assign mul_ln29_1_fu_606_p2 = (12'd176 * mul_ln29_1_fu_606_p1);

assign mul_ln29_fu_441_p1 = mul_ln29_fu_441_p10;

assign mul_ln29_fu_441_p10 = shl_ln_fu_429_p3;

assign mul_ln29_fu_441_p2 = (13'd176 * mul_ln29_fu_441_p1);

assign or_ln26_fu_597_p2 = (shl_ln_reg_2610 | 4'd1);

assign or_ln29_10_fu_1649_p2 = (icmp_ln29_21_fu_1643_p2 | icmp_ln29_20_fu_1637_p2);

assign or_ln29_11_fu_1667_p2 = (icmp_ln29_23_fu_1661_p2 | icmp_ln29_22_fu_1655_p2);

assign or_ln29_12_fu_2237_p2 = (icmp_ln29_25_fu_2231_p2 | icmp_ln29_24_fu_2225_p2);

assign or_ln29_13_fu_2255_p2 = (icmp_ln29_27_fu_2249_p2 | icmp_ln29_26_fu_2243_p2);

assign or_ln29_14_fu_828_p2 = (icmp_ln29_29_fu_822_p2 | icmp_ln29_28_fu_816_p2);

assign or_ln29_15_fu_1229_p2 = (icmp_ln29_31_fu_1223_p2 | icmp_ln29_30_fu_1217_p2);

assign or_ln29_16_fu_1247_p2 = (icmp_ln29_33_fu_1241_p2 | icmp_ln29_32_fu_1235_p2);

assign or_ln29_17_fu_1769_p2 = (icmp_ln29_35_fu_1763_p2 | icmp_ln29_34_fu_1757_p2);

assign or_ln29_18_fu_1787_p2 = (icmp_ln29_37_fu_1781_p2 | icmp_ln29_36_fu_1775_p2);

assign or_ln29_19_fu_2328_p2 = (icmp_ln29_39_fu_2322_p2 | icmp_ln29_38_fu_2316_p2);

assign or_ln29_1_fu_975_p2 = (icmp_ln29_3_fu_969_p2 | icmp_ln29_2_fu_963_p2);

assign or_ln29_20_fu_2346_p2 = (icmp_ln29_41_fu_2340_p2 | icmp_ln29_40_fu_2334_p2);

assign or_ln29_21_fu_878_p2 = (icmp_ln29_43_fu_872_p2 | icmp_ln29_42_fu_866_p2);

assign or_ln29_22_fu_1349_p2 = (icmp_ln29_45_fu_1343_p2 | icmp_ln29_44_fu_1337_p2);

assign or_ln29_23_fu_1367_p2 = (icmp_ln29_47_fu_1361_p2 | icmp_ln29_46_fu_1355_p2);

assign or_ln29_24_fu_1859_p2 = (icmp_ln29_49_fu_1853_p2 | icmp_ln29_48_fu_1847_p2);

assign or_ln29_25_fu_1877_p2 = (icmp_ln29_51_fu_1871_p2 | icmp_ln29_50_fu_1865_p2);

assign or_ln29_26_fu_2449_p2 = (icmp_ln29_53_fu_2443_p2 | icmp_ln29_52_fu_2437_p2);

assign or_ln29_27_fu_2467_p2 = (icmp_ln29_55_fu_2461_p2 | icmp_ln29_54_fu_2455_p2);

assign or_ln29_28_fu_1048_p2 = (icmp_ln29_57_fu_1042_p2 | icmp_ln29_56_fu_1036_p2);

assign or_ln29_29_fu_1439_p2 = (icmp_ln29_59_fu_1433_p2 | icmp_ln29_58_fu_1427_p2);

assign or_ln29_2_fu_993_p2 = (icmp_ln29_5_fu_987_p2 | icmp_ln29_4_fu_981_p2);

assign or_ln29_30_fu_1457_p2 = (icmp_ln29_61_fu_1451_p2 | icmp_ln29_60_fu_1445_p2);

assign or_ln29_31_fu_2112_p2 = (icmp_ln29_63_fu_2106_p2 | icmp_ln29_62_fu_2100_p2);

assign or_ln29_32_fu_2130_p2 = (icmp_ln29_65_fu_2124_p2 | icmp_ln29_64_fu_2118_p2);

assign or_ln29_33_fu_2540_p2 = (icmp_ln29_67_fu_2534_p2 | icmp_ln29_66_fu_2528_p2);

assign or_ln29_34_fu_2558_p2 = (icmp_ln29_69_fu_2552_p2 | icmp_ln29_68_fu_2546_p2);

assign or_ln29_35_fu_455_p2 = (trunc_ln29_1_fu_451_p1 | select_ln29_21_fu_421_p3);

assign or_ln29_36_fu_615_p2 = (trunc_ln29_reg_2615 | 12'd16);

assign or_ln29_37_fu_494_p2 = (trunc_ln29_2_fu_490_p1 | select_ln29_21_fu_421_p3);

assign or_ln29_38_fu_532_p2 = (trunc_ln29_3_fu_528_p1 | select_ln29_21_reg_2600);

assign or_ln29_39_fu_569_p2 = (trunc_ln29_4_fu_565_p1 | select_ln29_21_reg_2600);

assign or_ln29_3_fu_1559_p2 = (icmp_ln29_7_fu_1553_p2 | icmp_ln29_6_fu_1547_p2);

assign or_ln29_40_fu_640_p2 = (trunc_ln29_5_fu_636_p1 | select_ln29_21_reg_2600);

assign or_ln29_4_fu_1577_p2 = (icmp_ln29_9_fu_1571_p2 | icmp_ln29_8_fu_1565_p2);

assign or_ln29_5_fu_2021_p2 = (icmp_ln29_11_fu_2015_p2 | icmp_ln29_10_fu_2009_p2);

assign or_ln29_6_fu_2039_p2 = (icmp_ln29_13_fu_2033_p2 | icmp_ln29_12_fu_2027_p2);

assign or_ln29_7_fu_748_p2 = (icmp_ln29_15_fu_742_p2 | icmp_ln29_14_fu_736_p2);

assign or_ln29_8_fu_1139_p2 = (icmp_ln29_17_fu_1133_p2 | icmp_ln29_16_fu_1127_p2);

assign or_ln29_9_fu_1157_p2 = (icmp_ln29_19_fu_1151_p2 | icmp_ln29_18_fu_1145_p2);

assign or_ln29_fu_698_p2 = (icmp_ln29_fu_686_p2 | icmp_ln29_1_fu_692_p2);

assign r_fu_2155_p2 = (3'd1 + select_ln29_20_reg_2593);

assign select_ln29_10_fu_1805_p3 = ((and_ln29_18_fu_1799_p2[0:0] === 1'b1) ? reg_379 : select_ln29_9_reg_2768);

assign select_ln29_11_fu_2364_p3 = ((and_ln29_20_fu_2358_p2[0:0] === 1'b1) ? reg_384 : select_ln29_10_reg_2833);

assign select_ln29_12_fu_890_p3 = ((and_ln29_21_fu_884_p2[0:0] === 1'b1) ? reg_384 : 32'd8388608);

assign select_ln29_13_fu_1385_p3 = ((and_ln29_23_fu_1379_p2[0:0] === 1'b1) ? reg_379 : select_ln29_12_reg_2720);

assign select_ln29_14_fu_1895_p3 = ((and_ln29_25_fu_1889_p2[0:0] === 1'b1) ? reg_384 : select_ln29_13_reg_2785);

assign select_ln29_15_fu_2485_p3 = ((and_ln29_27_fu_2479_p2[0:0] === 1'b1) ? reg_379 : select_ln29_14_reg_2840);

assign select_ln29_16_fu_1060_p3 = ((and_ln29_28_fu_1054_p2[0:0] === 1'b1) ? reg_384 : 32'd8388608);

assign select_ln29_17_fu_1475_p3 = ((and_ln29_30_fu_1469_p2[0:0] === 1'b1) ? reg_384 : select_ln29_16_reg_2744);

assign select_ln29_18_fu_2148_p3 = ((and_ln29_32_fu_2142_p2[0:0] === 1'b1) ? reg_384 : select_ln29_17_reg_2792);

assign select_ln29_19_fu_2576_p3 = ((and_ln29_34_fu_2570_p2[0:0] === 1'b1) ? reg_384 : select_ln29_18_reg_2873);

assign select_ln29_1_fu_1011_p3 = ((and_ln29_2_fu_1005_p2[0:0] === 1'b1) ? reg_379 : select_ln29_reg_2689);

assign select_ln29_20_fu_413_p3 = ((icmp_ln13_fu_407_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_r_0_phi_fu_360_p4);

assign select_ln29_21_fu_421_p3 = ((icmp_ln13_fu_407_p2[0:0] === 1'b1) ? f_fu_401_p2 : ap_phi_mux_f_0_phi_fu_349_p4);

assign select_ln29_2_fu_1595_p3 = ((and_ln29_4_fu_1589_p2[0:0] === 1'b1) ? reg_379 : select_ln29_1_reg_2737);

assign select_ln29_3_fu_2057_p3 = ((and_ln29_6_fu_2051_p2[0:0] === 1'b1) ? reg_379 : select_ln29_2_reg_2809);

assign select_ln29_4_fu_760_p3 = ((and_ln29_7_fu_754_p2[0:0] === 1'b1) ? reg_384 : 32'd8388608);

assign select_ln29_5_fu_1175_p3 = ((and_ln29_9_fu_1169_p2[0:0] === 1'b1) ? reg_379 : select_ln29_4_reg_2696);

assign select_ln29_6_fu_1685_p3 = ((and_ln29_11_fu_1679_p2[0:0] === 1'b1) ? reg_384 : select_ln29_5_reg_2761);

assign select_ln29_7_fu_2273_p3 = ((and_ln29_13_fu_2267_p2[0:0] === 1'b1) ? reg_379 : select_ln29_6_reg_2816);

assign select_ln29_8_fu_840_p3 = ((and_ln29_14_fu_834_p2[0:0] === 1'b1) ? reg_379 : 32'd8388608);

assign select_ln29_9_fu_1265_p3 = ((and_ln29_16_fu_1259_p2[0:0] === 1'b1) ? reg_384 : select_ln29_8_reg_2713);

assign select_ln29_fu_710_p3 = ((and_ln29_fu_704_p2[0:0] === 1'b1) ? reg_379 : 32'd8388608);

assign sext_ln29_10_fu_1282_p1 = $signed(add_ln29_21_fu_1277_p2);

assign sext_ln29_11_fu_1717_p1 = $signed(add_ln29_23_fu_1712_p2);

assign sext_ln29_12_fu_1297_p1 = $signed(add_ln29_25_fu_1292_p2);

assign sext_ln29_13_fu_1954_p1 = $signed(add_ln29_27_fu_1949_p2);

assign sext_ln29_14_fu_1507_p1 = $signed(add_ln29_29_fu_1502_p2);

assign sext_ln29_15_fu_1969_p1 = $signed(add_ln29_31_fu_1964_p2);

assign sext_ln29_1_fu_626_p1 = $signed(add_ln29_fu_620_p2);

assign sext_ln29_2_fu_778_p1 = $signed(add_ln29_3_fu_773_p2);

assign sext_ln29_3_fu_793_p1 = $signed(add_ln29_6_fu_788_p2);

assign sext_ln29_4_fu_908_p1 = $signed(add_ln29_9_fu_903_p2);

assign sext_ln29_5_fu_923_p1 = $signed(add_ln29_12_fu_918_p2);

assign sext_ln29_6_fu_1072_p1 = $signed(add_ln29_13_fu_1068_p2);

assign sext_ln29_7_fu_1492_p1 = $signed(add_ln29_15_fu_1487_p2);

assign sext_ln29_8_fu_1087_p1 = $signed(add_ln29_17_fu_1082_p2);

assign sext_ln29_9_fu_1702_p1 = $signed(add_ln29_19_fu_1697_p2);

assign sext_ln29_fu_479_p1 = $signed(tmp_58_fu_471_p3);

assign sext_ln36_1_fu_2185_p1 = $signed(add_ln36_5_fu_2180_p2);

assign sext_ln36_2_fu_2382_p1 = $signed(add_ln36_7_fu_2377_p2);

assign sext_ln36_3_fu_2397_p1 = $signed(add_ln36_9_fu_2392_p2);

assign sext_ln36_fu_2170_p1 = $signed(add_ln36_3_fu_2165_p2);

assign shl_ln_fu_429_p3 = {{select_ln29_20_fu_413_p3}, {1'd0}};

assign tmp_10_fu_1995_p4 = {{bitcast_ln29_6_fu_1992_p1[30:23]}};

assign tmp_12_fu_722_p4 = {{bitcast_ln29_7_fu_718_p1[30:23]}};

assign tmp_14_fu_1096_p4 = {{bitcast_ln29_8_fu_1092_p1[30:23]}};

assign tmp_15_fu_1113_p4 = {{bitcast_ln29_9_fu_1110_p1[30:23]}};

assign tmp_17_fu_1606_p4 = {{bitcast_ln29_10_fu_1602_p1[30:23]}};

assign tmp_18_fu_1623_p4 = {{bitcast_ln29_11_fu_1620_p1[30:23]}};

assign tmp_20_fu_2194_p4 = {{bitcast_ln29_12_fu_2190_p1[30:23]}};

assign tmp_21_fu_2211_p4 = {{bitcast_ln29_13_fu_2208_p1[30:23]}};

assign tmp_23_fu_802_p4 = {{bitcast_ln29_14_fu_798_p1[30:23]}};

assign tmp_25_fu_1186_p4 = {{bitcast_ln29_15_fu_1182_p1[30:23]}};

assign tmp_26_fu_1203_p4 = {{bitcast_ln29_16_fu_1200_p1[30:23]}};

assign tmp_28_fu_1726_p4 = {{bitcast_ln29_17_fu_1722_p1[30:23]}};

assign tmp_29_fu_1743_p4 = {{bitcast_ln29_18_fu_1740_p1[30:23]}};

assign tmp_2_fu_672_p4 = {{bitcast_ln29_fu_668_p1[30:23]}};

assign tmp_31_fu_2285_p4 = {{bitcast_ln29_19_fu_2281_p1[30:23]}};

assign tmp_32_fu_2302_p4 = {{bitcast_ln29_20_fu_2299_p1[30:23]}};

assign tmp_34_fu_852_p4 = {{bitcast_ln29_21_fu_848_p1[30:23]}};

assign tmp_36_fu_1306_p4 = {{bitcast_ln29_22_fu_1302_p1[30:23]}};

assign tmp_37_fu_1323_p4 = {{bitcast_ln29_23_fu_1320_p1[30:23]}};

assign tmp_39_fu_1816_p4 = {{bitcast_ln29_24_fu_1812_p1[30:23]}};

assign tmp_40_fu_1833_p4 = {{bitcast_ln29_25_fu_1830_p1[30:23]}};

assign tmp_42_fu_2406_p4 = {{bitcast_ln29_26_fu_2402_p1[30:23]}};

assign tmp_43_fu_2423_p4 = {{bitcast_ln29_27_fu_2420_p1[30:23]}};

assign tmp_45_fu_1022_p4 = {{bitcast_ln29_28_fu_1018_p1[30:23]}};

assign tmp_47_fu_1396_p4 = {{bitcast_ln29_29_fu_1392_p1[30:23]}};

assign tmp_48_fu_1413_p4 = {{bitcast_ln29_30_fu_1410_p1[30:23]}};

assign tmp_4_fu_932_p4 = {{bitcast_ln29_1_fu_928_p1[30:23]}};

assign tmp_50_fu_2069_p4 = {{bitcast_ln29_31_fu_2065_p1[30:23]}};

assign tmp_51_fu_2086_p4 = {{bitcast_ln29_32_fu_2083_p1[30:23]}};

assign tmp_53_fu_2497_p4 = {{bitcast_ln29_33_fu_2493_p1[30:23]}};

assign tmp_54_fu_2514_p4 = {{bitcast_ln29_34_fu_2511_p1[30:23]}};

assign tmp_56_fu_1916_p3 = {{select_ln29_20_reg_2593}, {4'd0}};

assign tmp_57_fu_461_p4 = {{mul_ln29_fu_441_p2[12:5]}};

assign tmp_58_fu_471_p3 = {{tmp_57_fu_461_p4}, {or_ln29_35_fu_455_p2}};

assign tmp_59_fu_500_p4 = {{add_ln29_1_fu_484_p2[11:5]}};

assign tmp_5_fu_949_p4 = {{bitcast_ln29_2_fu_946_p1[30:23]}};

assign tmp_60_fu_510_p3 = {{tmp_59_fu_500_p4}, {or_ln29_37_fu_494_p2}};

assign tmp_61_fu_537_p4 = {{add_ln29_4_fu_523_p2[11:5]}};

assign tmp_62_fu_547_p3 = {{tmp_61_fu_537_p4}, {or_ln29_38_fu_532_p2}};

assign tmp_63_fu_574_p4 = {{add_ln29_7_fu_560_p2[11:5]}};

assign tmp_64_fu_584_p3 = {{tmp_63_fu_574_p4}, {or_ln29_39_fu_569_p2}};

assign tmp_65_fu_645_p4 = {{add_ln29_10_fu_631_p2[11:5]}};

assign tmp_66_fu_655_p3 = {{tmp_65_fu_645_p4}, {or_ln29_40_fu_640_p2}};

assign tmp_7_fu_1516_p4 = {{bitcast_ln29_3_fu_1512_p1[30:23]}};

assign tmp_8_fu_1533_p4 = {{bitcast_ln29_4_fu_1530_p1[30:23]}};

assign tmp_fu_1905_p3 = {{select_ln29_20_reg_2593}, {6'd0}};

assign tmp_s_fu_1978_p4 = {{bitcast_ln29_5_fu_1974_p1[30:23]}};

assign trunc_ln29_10_fu_1543_p1 = bitcast_ln29_4_fu_1530_p1[22:0];

assign trunc_ln29_11_fu_1988_p1 = bitcast_ln29_5_fu_1974_p1[22:0];

assign trunc_ln29_12_fu_2005_p1 = bitcast_ln29_6_fu_1992_p1[22:0];

assign trunc_ln29_13_fu_732_p1 = bitcast_ln29_7_fu_718_p1[22:0];

assign trunc_ln29_14_fu_1106_p1 = bitcast_ln29_8_fu_1092_p1[22:0];

assign trunc_ln29_15_fu_1123_p1 = bitcast_ln29_9_fu_1110_p1[22:0];

assign trunc_ln29_16_fu_1616_p1 = bitcast_ln29_10_fu_1602_p1[22:0];

assign trunc_ln29_17_fu_1633_p1 = bitcast_ln29_11_fu_1620_p1[22:0];

assign trunc_ln29_18_fu_2204_p1 = bitcast_ln29_12_fu_2190_p1[22:0];

assign trunc_ln29_19_fu_2221_p1 = bitcast_ln29_13_fu_2208_p1[22:0];

assign trunc_ln29_1_fu_451_p1 = mul_ln29_fu_441_p2[4:0];

assign trunc_ln29_20_fu_812_p1 = bitcast_ln29_14_fu_798_p1[22:0];

assign trunc_ln29_21_fu_1196_p1 = bitcast_ln29_15_fu_1182_p1[22:0];

assign trunc_ln29_22_fu_1213_p1 = bitcast_ln29_16_fu_1200_p1[22:0];

assign trunc_ln29_23_fu_1736_p1 = bitcast_ln29_17_fu_1722_p1[22:0];

assign trunc_ln29_24_fu_1753_p1 = bitcast_ln29_18_fu_1740_p1[22:0];

assign trunc_ln29_25_fu_2295_p1 = bitcast_ln29_19_fu_2281_p1[22:0];

assign trunc_ln29_26_fu_2312_p1 = bitcast_ln29_20_fu_2299_p1[22:0];

assign trunc_ln29_27_fu_862_p1 = bitcast_ln29_21_fu_848_p1[22:0];

assign trunc_ln29_28_fu_1316_p1 = bitcast_ln29_22_fu_1302_p1[22:0];

assign trunc_ln29_29_fu_1333_p1 = bitcast_ln29_23_fu_1320_p1[22:0];

assign trunc_ln29_2_fu_490_p1 = add_ln29_1_fu_484_p2[4:0];

assign trunc_ln29_30_fu_1826_p1 = bitcast_ln29_24_fu_1812_p1[22:0];

assign trunc_ln29_31_fu_1843_p1 = bitcast_ln29_25_fu_1830_p1[22:0];

assign trunc_ln29_32_fu_2416_p1 = bitcast_ln29_26_fu_2402_p1[22:0];

assign trunc_ln29_33_fu_2433_p1 = bitcast_ln29_27_fu_2420_p1[22:0];

assign trunc_ln29_34_fu_1032_p1 = bitcast_ln29_28_fu_1018_p1[22:0];

assign trunc_ln29_35_fu_1406_p1 = bitcast_ln29_29_fu_1392_p1[22:0];

assign trunc_ln29_36_fu_1423_p1 = bitcast_ln29_30_fu_1410_p1[22:0];

assign trunc_ln29_37_fu_2079_p1 = bitcast_ln29_31_fu_2065_p1[22:0];

assign trunc_ln29_38_fu_2096_p1 = bitcast_ln29_32_fu_2083_p1[22:0];

assign trunc_ln29_39_fu_2507_p1 = bitcast_ln29_33_fu_2493_p1[22:0];

assign trunc_ln29_3_fu_528_p1 = add_ln29_4_fu_523_p2[4:0];

assign trunc_ln29_40_fu_2524_p1 = bitcast_ln29_34_fu_2511_p1[22:0];

assign trunc_ln29_4_fu_565_p1 = add_ln29_7_fu_560_p2[4:0];

assign trunc_ln29_5_fu_636_p1 = add_ln29_10_fu_631_p2[4:0];

assign trunc_ln29_6_fu_682_p1 = bitcast_ln29_fu_668_p1[22:0];

assign trunc_ln29_7_fu_942_p1 = bitcast_ln29_1_fu_928_p1[22:0];

assign trunc_ln29_8_fu_959_p1 = bitcast_ln29_2_fu_946_p1[22:0];

assign trunc_ln29_9_fu_1526_p1 = bitcast_ln29_3_fu_1512_p1[22:0];

assign trunc_ln29_fu_447_p1 = mul_ln29_fu_441_p2[11:0];

assign zext_ln14_1_fu_1902_p1 = select_ln29_21_reg_2600;

assign zext_ln14_fu_612_p1 = select_ln29_21_reg_2600;

assign zext_ln29_1_fu_518_p1 = tmp_60_fu_510_p3;

assign zext_ln29_2_fu_555_p1 = tmp_62_fu_547_p3;

assign zext_ln29_3_fu_592_p1 = tmp_64_fu_584_p3;

assign zext_ln29_4_fu_663_p1 = tmp_66_fu_655_p3;

assign zext_ln36_1_fu_1923_p1 = tmp_56_fu_1916_p3;

assign zext_ln36_2_fu_1939_p1 = add_ln36_1_fu_1933_p2;

assign zext_ln36_fu_1912_p1 = tmp_fu_1905_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_2610[0] <= 1'b0;
    trunc_ln29_reg_2615[0] <= 1'b0;
    mul_ln29_1_reg_2647[0] <= 1'b0;
    zext_ln14_reg_2661[11:5] <= 7'b0000000;
    zext_ln14_1_reg_2847[9:5] <= 5'b00000;
    add_ln36_reg_2855[3:0] <= 4'b0000;
end

endmodule //max_pool_2
