
SmartGuardRover3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077e4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080078f0  080078f0  000088f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a18  08007a18  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007a18  08007a18  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007a18  08007a18  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a18  08007a18  00008a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a1c  08007a1c  00008a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007a20  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  2000006c  08007a8c  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08007a8c  000093bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff8f  00000000  00000000  00009095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002582  00000000  00000000  00019024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  0001b5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd2  00000000  00000000  0001c740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198ca  00000000  00000000  0001d512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fbf  00000000  00000000  00036ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093992  00000000  00000000  00049d9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd72d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000530c  00000000  00000000  000dd770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e2a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	080078d8 	.word	0x080078d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	080078d8 	.word	0x080078d8

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 80006fc:	1d39      	adds	r1, r7, #4
 80006fe:	230a      	movs	r3, #10
 8000700:	2201      	movs	r2, #1
 8000702:	4804      	ldr	r0, [pc, #16]	@ (8000714 <__io_putchar+0x20>)
 8000704:	f005 fb38 	bl	8005d78 <HAL_UART_Transmit>
    return ch;
 8000708:	687b      	ldr	r3, [r7, #4]
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200001e8 	.word	0x200001e8

08000718 <DHT11_SetPinOutput>:
// ============================================================================
// [DHT11 온습도 센서 함수 구현]
// ============================================================================
void DHT11_SetPinOutput(void) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	463b      	mov	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DHT11_PIN;
 800072a:	2301      	movs	r3, #1
 800072c:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072e:	2301      	movs	r3, #1
 8000730:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000736:	2303      	movs	r3, #3
 8000738:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800073a:	463b      	mov	r3, r7
 800073c:	4619      	mov	r1, r3
 800073e:	4803      	ldr	r0, [pc, #12]	@ (800074c <DHT11_SetPinOutput+0x34>)
 8000740:	f003 fad6 	bl	8003cf0 <HAL_GPIO_Init>
}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40010800 	.word	0x40010800

08000750 <DHT11_SetPinInput>:

void DHT11_SetPinInput(void) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000762:	2301      	movs	r3, #1
 8000764:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800076a:	2301      	movs	r3, #1
 800076c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800076e:	463b      	mov	r3, r7
 8000770:	4619      	mov	r1, r3
 8000772:	4803      	ldr	r0, [pc, #12]	@ (8000780 <DHT11_SetPinInput+0x30>)
 8000774:	f003 fabc 	bl	8003cf0 <HAL_GPIO_Init>
}
 8000778:	bf00      	nop
 800077a:	3710      	adds	r7, #16
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40010800 	.word	0x40010800

08000784 <DHT11_SetPin>:

void DHT11_SetPin(GPIO_PinState state) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, state);
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	461a      	mov	r2, r3
 8000792:	2101      	movs	r1, #1
 8000794:	4803      	ldr	r0, [pc, #12]	@ (80007a4 <DHT11_SetPin+0x20>)
 8000796:	f003 fc46 	bl	8004026 <HAL_GPIO_WritePin>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40010800 	.word	0x40010800

080007a8 <DHT11_ReadPin>:

GPIO_PinState DHT11_ReadPin(void) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4803      	ldr	r0, [pc, #12]	@ (80007bc <DHT11_ReadPin+0x14>)
 80007b0:	f003 fc22 	bl	8003ff8 <HAL_GPIO_ReadPin>
 80007b4:	4603      	mov	r3, r0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40010800 	.word	0x40010800

080007c0 <DHT11_DelayUs>:

void DHT11_DelayUs(uint32_t us) {
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80007c8:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <DHT11_DelayUs+0x2c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	2200      	movs	r2, #0
 80007ce:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 80007d0:	bf00      	nop
 80007d2:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <DHT11_DelayUs+0x2c>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d8f9      	bhi.n	80007d2 <DHT11_DelayUs+0x12>
}
 80007de:	bf00      	nop
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000110 	.word	0x20000110

080007f0 <DHT11_Start>:

uint8_t DHT11_Start(void) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
    uint8_t response = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]
    DHT11_SetPinOutput();
 80007fa:	f7ff ff8d 	bl	8000718 <DHT11_SetPinOutput>
    DHT11_SetPin(GPIO_PIN_RESET); HAL_Delay(20);
 80007fe:	2000      	movs	r0, #0
 8000800:	f7ff ffc0 	bl	8000784 <DHT11_SetPin>
 8000804:	2014      	movs	r0, #20
 8000806:	f002 fc37 	bl	8003078 <HAL_Delay>
    DHT11_SetPin(GPIO_PIN_SET); DHT11_DelayUs(30);
 800080a:	2001      	movs	r0, #1
 800080c:	f7ff ffba 	bl	8000784 <DHT11_SetPin>
 8000810:	201e      	movs	r0, #30
 8000812:	f7ff ffd5 	bl	80007c0 <DHT11_DelayUs>
    DHT11_SetPinInput();
 8000816:	f7ff ff9b 	bl	8000750 <DHT11_SetPinInput>
    DHT11_DelayUs(40);
 800081a:	2028      	movs	r0, #40	@ 0x28
 800081c:	f7ff ffd0 	bl	80007c0 <DHT11_DelayUs>
    if (!(DHT11_ReadPin())) {
 8000820:	f7ff ffc2 	bl	80007a8 <DHT11_ReadPin>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d10c      	bne.n	8000844 <DHT11_Start+0x54>
        DHT11_DelayUs(80);
 800082a:	2050      	movs	r0, #80	@ 0x50
 800082c:	f7ff ffc8 	bl	80007c0 <DHT11_DelayUs>
        if (DHT11_ReadPin()) response = 1; else response = 0;
 8000830:	f7ff ffba 	bl	80007a8 <DHT11_ReadPin>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d002      	beq.n	8000840 <DHT11_Start+0x50>
 800083a:	2301      	movs	r3, #1
 800083c:	71fb      	strb	r3, [r7, #7]
 800083e:	e001      	b.n	8000844 <DHT11_Start+0x54>
 8000840:	2300      	movs	r3, #0
 8000842:	71fb      	strb	r3, [r7, #7]
    }
    while (DHT11_ReadPin());
 8000844:	bf00      	nop
 8000846:	f7ff ffaf 	bl	80007a8 <DHT11_ReadPin>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d1fa      	bne.n	8000846 <DHT11_Start+0x56>
    return response;
 8000850:	79fb      	ldrb	r3, [r7, #7]
}
 8000852:	4618      	mov	r0, r3
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(void) {
 800085a:	b580      	push	{r7, lr}
 800085c:	b082      	sub	sp, #8
 800085e:	af00      	add	r7, sp, #0
    uint8_t byte = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8000864:	2300      	movs	r3, #0
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	e022      	b.n	80008b0 <DHT11_ReadByte+0x56>
        while (!(DHT11_ReadPin()));
 800086a:	bf00      	nop
 800086c:	f7ff ff9c 	bl	80007a8 <DHT11_ReadPin>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d0fa      	beq.n	800086c <DHT11_ReadByte+0x12>
        DHT11_DelayUs(30);
 8000876:	201e      	movs	r0, #30
 8000878:	f7ff ffa2 	bl	80007c0 <DHT11_DelayUs>
        if (DHT11_ReadPin()) { byte |= (1 << (7 - i)); while (DHT11_ReadPin()); }
 800087c:	f7ff ff94 	bl	80007a8 <DHT11_ReadPin>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d011      	beq.n	80008aa <DHT11_ReadByte+0x50>
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	f1c3 0307 	rsb	r3, r3, #7
 800088c:	2201      	movs	r2, #1
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	b25a      	sxtb	r2, r3
 8000894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000898:	4313      	orrs	r3, r2
 800089a:	b25b      	sxtb	r3, r3
 800089c:	71fb      	strb	r3, [r7, #7]
 800089e:	bf00      	nop
 80008a0:	f7ff ff82 	bl	80007a8 <DHT11_ReadPin>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d1fa      	bne.n	80008a0 <DHT11_ReadByte+0x46>
    for (int i = 0; i < 8; i++) {
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	3301      	adds	r3, #1
 80008ae:	603b      	str	r3, [r7, #0]
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	2b07      	cmp	r3, #7
 80008b4:	ddd9      	ble.n	800086a <DHT11_ReadByte+0x10>
    }
    return byte;
 80008b6:	79fb      	ldrb	r3, [r7, #7]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <DHT11_ReadData>:

uint8_t DHT11_ReadData(DHT11_Data *data) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
    if (!DHT11_Start()) return 0;
 80008c8:	f7ff ff92 	bl	80007f0 <DHT11_Start>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d101      	bne.n	80008d6 <DHT11_ReadData+0x16>
 80008d2:	2300      	movs	r3, #0
 80008d4:	e030      	b.n	8000938 <DHT11_ReadData+0x78>
    data->humidity = DHT11_ReadByte();
 80008d6:	f7ff ffc0 	bl	800085a <DHT11_ReadByte>
 80008da:	4603      	mov	r3, r0
 80008dc:	461a      	mov	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	705a      	strb	r2, [r3, #1]
    data->hum_decimal = DHT11_ReadByte();
 80008e2:	f7ff ffba 	bl	800085a <DHT11_ReadByte>
 80008e6:	4603      	mov	r3, r0
 80008e8:	461a      	mov	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	70da      	strb	r2, [r3, #3]
    data->temperature = DHT11_ReadByte();
 80008ee:	f7ff ffb4 	bl	800085a <DHT11_ReadByte>
 80008f2:	4603      	mov	r3, r0
 80008f4:	461a      	mov	r2, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	701a      	strb	r2, [r3, #0]
    data->temp_decimal = DHT11_ReadByte();
 80008fa:	f7ff ffae 	bl	800085a <DHT11_ReadByte>
 80008fe:	4603      	mov	r3, r0
 8000900:	461a      	mov	r2, r3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	709a      	strb	r2, [r3, #2]
    data->checksum = DHT11_ReadByte();
 8000906:	f7ff ffa8 	bl	800085a <DHT11_ReadByte>
 800090a:	4603      	mov	r3, r0
 800090c:	461a      	mov	r2, r3
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	711a      	strb	r2, [r3, #4]
    if ((data->humidity + data->hum_decimal + data->temperature + data->temp_decimal) == data->checksum) return 1;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	785b      	ldrb	r3, [r3, #1]
 8000916:	461a      	mov	r2, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	78db      	ldrb	r3, [r3, #3]
 800091c:	4413      	add	r3, r2
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	7812      	ldrb	r2, [r2, #0]
 8000922:	4413      	add	r3, r2
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	7892      	ldrb	r2, [r2, #2]
 8000928:	4413      	add	r3, r2
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	7912      	ldrb	r2, [r2, #4]
 800092e:	4293      	cmp	r3, r2
 8000930:	d101      	bne.n	8000936 <DHT11_ReadData+0x76>
 8000932:	2301      	movs	r3, #1
 8000934:	e000      	b.n	8000938 <DHT11_ReadData+0x78>
    return 0;
 8000936:	2300      	movs	r3, #0
}
 8000938:	4618      	mov	r0, r3
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <LCD_Cmd>:

// ============================================================================
// [LCD 그래픽 함수 구현]
// ============================================================================
static void LCD_Cmd(uint8_t cmd) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
    LCD_DC_LOW(); LCD_CS_LOW(); HAL_SPI_Transmit(&hspi1, &cmd, 1, 10); LCD_CS_HIGH();
 800094a:	2200      	movs	r2, #0
 800094c:	2140      	movs	r1, #64	@ 0x40
 800094e:	480b      	ldr	r0, [pc, #44]	@ (800097c <LCD_Cmd+0x3c>)
 8000950:	f003 fb69 	bl	8004026 <HAL_GPIO_WritePin>
 8000954:	2200      	movs	r2, #0
 8000956:	2140      	movs	r1, #64	@ 0x40
 8000958:	4809      	ldr	r0, [pc, #36]	@ (8000980 <LCD_Cmd+0x40>)
 800095a:	f003 fb64 	bl	8004026 <HAL_GPIO_WritePin>
 800095e:	1df9      	adds	r1, r7, #7
 8000960:	230a      	movs	r3, #10
 8000962:	2201      	movs	r2, #1
 8000964:	4807      	ldr	r0, [pc, #28]	@ (8000984 <LCD_Cmd+0x44>)
 8000966:	f004 f98f 	bl	8004c88 <HAL_SPI_Transmit>
 800096a:	2201      	movs	r2, #1
 800096c:	2140      	movs	r1, #64	@ 0x40
 800096e:	4804      	ldr	r0, [pc, #16]	@ (8000980 <LCD_Cmd+0x40>)
 8000970:	f003 fb59 	bl	8004026 <HAL_GPIO_WritePin>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40010800 	.word	0x40010800
 8000980:	40010c00 	.word	0x40010c00
 8000984:	200000b8 	.word	0x200000b8

08000988 <LCD_Data>:
static void LCD_Data(uint8_t data) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
    LCD_DC_HIGH(); LCD_CS_LOW(); HAL_SPI_Transmit(&hspi1, &data, 1, 10); LCD_CS_HIGH();
 8000992:	2201      	movs	r2, #1
 8000994:	2140      	movs	r1, #64	@ 0x40
 8000996:	480b      	ldr	r0, [pc, #44]	@ (80009c4 <LCD_Data+0x3c>)
 8000998:	f003 fb45 	bl	8004026 <HAL_GPIO_WritePin>
 800099c:	2200      	movs	r2, #0
 800099e:	2140      	movs	r1, #64	@ 0x40
 80009a0:	4809      	ldr	r0, [pc, #36]	@ (80009c8 <LCD_Data+0x40>)
 80009a2:	f003 fb40 	bl	8004026 <HAL_GPIO_WritePin>
 80009a6:	1df9      	adds	r1, r7, #7
 80009a8:	230a      	movs	r3, #10
 80009aa:	2201      	movs	r2, #1
 80009ac:	4807      	ldr	r0, [pc, #28]	@ (80009cc <LCD_Data+0x44>)
 80009ae:	f004 f96b 	bl	8004c88 <HAL_SPI_Transmit>
 80009b2:	2201      	movs	r2, #1
 80009b4:	2140      	movs	r1, #64	@ 0x40
 80009b6:	4804      	ldr	r0, [pc, #16]	@ (80009c8 <LCD_Data+0x40>)
 80009b8:	f003 fb35 	bl	8004026 <HAL_GPIO_WritePin>
}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40010800 	.word	0x40010800
 80009c8:	40010c00 	.word	0x40010c00
 80009cc:	200000b8 	.word	0x200000b8

080009d0 <LCD_SetWindow>:
static void LCD_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4604      	mov	r4, r0
 80009d8:	4608      	mov	r0, r1
 80009da:	4611      	mov	r1, r2
 80009dc:	461a      	mov	r2, r3
 80009de:	4623      	mov	r3, r4
 80009e0:	80fb      	strh	r3, [r7, #6]
 80009e2:	4603      	mov	r3, r0
 80009e4:	80bb      	strh	r3, [r7, #4]
 80009e6:	460b      	mov	r3, r1
 80009e8:	807b      	strh	r3, [r7, #2]
 80009ea:	4613      	mov	r3, r2
 80009ec:	803b      	strh	r3, [r7, #0]
    LCD_Cmd(ST7735_CASET); LCD_Data(0); LCD_Data(x0 + X_OFFSET); LCD_Data(0); LCD_Data(x1 + X_OFFSET);
 80009ee:	202a      	movs	r0, #42	@ 0x2a
 80009f0:	f7ff ffa6 	bl	8000940 <LCD_Cmd>
 80009f4:	2000      	movs	r0, #0
 80009f6:	f7ff ffc7 	bl	8000988 <LCD_Data>
 80009fa:	88fb      	ldrh	r3, [r7, #6]
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff ffc2 	bl	8000988 <LCD_Data>
 8000a04:	2000      	movs	r0, #0
 8000a06:	f7ff ffbf 	bl	8000988 <LCD_Data>
 8000a0a:	887b      	ldrh	r3, [r7, #2]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff ffba 	bl	8000988 <LCD_Data>
    LCD_Cmd(ST7735_RASET); LCD_Data(0); LCD_Data(y0 + Y_OFFSET); LCD_Data(0); LCD_Data(y1 + Y_OFFSET);
 8000a14:	202b      	movs	r0, #43	@ 0x2b
 8000a16:	f7ff ff93 	bl	8000940 <LCD_Cmd>
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f7ff ffb4 	bl	8000988 <LCD_Data>
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	331a      	adds	r3, #26
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ffad 	bl	8000988 <LCD_Data>
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f7ff ffaa 	bl	8000988 <LCD_Data>
 8000a34:	883b      	ldrh	r3, [r7, #0]
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	331a      	adds	r3, #26
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ffa3 	bl	8000988 <LCD_Data>
    LCD_Cmd(ST7735_RAMWR);
 8000a42:	202c      	movs	r0, #44	@ 0x2c
 8000a44:	f7ff ff7c 	bl	8000940 <LCD_Cmd>
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd90      	pop	{r4, r7, pc}

08000a50 <LCD_WriteColorFast>:
static void LCD_WriteColorFast(uint16_t color, uint32_t count) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	6039      	str	r1, [r7, #0]
 8000a5a:	80fb      	strh	r3, [r7, #6]
    uint8_t hi = color >> 8; uint8_t lo = color & 0xFF;
 8000a5c:	88fb      	ldrh	r3, [r7, #6]
 8000a5e:	0a1b      	lsrs	r3, r3, #8
 8000a60:	b29b      	uxth	r3, r3
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	73fb      	strb	r3, [r7, #15]
 8000a66:	88fb      	ldrh	r3, [r7, #6]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	73bb      	strb	r3, [r7, #14]
    LCD_DC_HIGH(); LCD_CS_LOW();
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2140      	movs	r1, #64	@ 0x40
 8000a70:	4812      	ldr	r0, [pc, #72]	@ (8000abc <LCD_WriteColorFast+0x6c>)
 8000a72:	f003 fad8 	bl	8004026 <HAL_GPIO_WritePin>
 8000a76:	2200      	movs	r2, #0
 8000a78:	2140      	movs	r1, #64	@ 0x40
 8000a7a:	4811      	ldr	r0, [pc, #68]	@ (8000ac0 <LCD_WriteColorFast+0x70>)
 8000a7c:	f003 fad3 	bl	8004026 <HAL_GPIO_WritePin>
    while(count--) { HAL_SPI_Transmit(&hspi1, &hi, 1, 10); HAL_SPI_Transmit(&hspi1, &lo, 1, 10); }
 8000a80:	e00d      	b.n	8000a9e <LCD_WriteColorFast+0x4e>
 8000a82:	f107 010f 	add.w	r1, r7, #15
 8000a86:	230a      	movs	r3, #10
 8000a88:	2201      	movs	r2, #1
 8000a8a:	480e      	ldr	r0, [pc, #56]	@ (8000ac4 <LCD_WriteColorFast+0x74>)
 8000a8c:	f004 f8fc 	bl	8004c88 <HAL_SPI_Transmit>
 8000a90:	f107 010e 	add.w	r1, r7, #14
 8000a94:	230a      	movs	r3, #10
 8000a96:	2201      	movs	r2, #1
 8000a98:	480a      	ldr	r0, [pc, #40]	@ (8000ac4 <LCD_WriteColorFast+0x74>)
 8000a9a:	f004 f8f5 	bl	8004c88 <HAL_SPI_Transmit>
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	1e5a      	subs	r2, r3, #1
 8000aa2:	603a      	str	r2, [r7, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d1ec      	bne.n	8000a82 <LCD_WriteColorFast+0x32>
    LCD_CS_HIGH();
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2140      	movs	r1, #64	@ 0x40
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <LCD_WriteColorFast+0x70>)
 8000aae:	f003 faba 	bl	8004026 <HAL_GPIO_WritePin>
}
 8000ab2:	bf00      	nop
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40010800 	.word	0x40010800
 8000ac0:	40010c00 	.word	0x40010c00
 8000ac4:	200000b8 	.word	0x200000b8

08000ac8 <LCD_FillRect>:
static void LCD_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8000ac8:	b590      	push	{r4, r7, lr}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4604      	mov	r4, r0
 8000ad0:	4608      	mov	r0, r1
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	4623      	mov	r3, r4
 8000ad8:	80fb      	strh	r3, [r7, #6]
 8000ada:	4603      	mov	r3, r0
 8000adc:	80bb      	strh	r3, [r7, #4]
 8000ade:	460b      	mov	r3, r1
 8000ae0:	807b      	strh	r3, [r7, #2]
 8000ae2:	4613      	mov	r3, r2
 8000ae4:	803b      	strh	r3, [r7, #0]
    if(x >= LCD_WIDTH || y >= LCD_HEIGHT || w <= 0 || h <= 0) return;
 8000ae6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aea:	2b9f      	cmp	r3, #159	@ 0x9f
 8000aec:	dc40      	bgt.n	8000b70 <LCD_FillRect+0xa8>
 8000aee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000af2:	2b4f      	cmp	r3, #79	@ 0x4f
 8000af4:	dc3c      	bgt.n	8000b70 <LCD_FillRect+0xa8>
 8000af6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	dd38      	ble.n	8000b70 <LCD_FillRect+0xa8>
 8000afe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	dd34      	ble.n	8000b70 <LCD_FillRect+0xa8>
    if(x + w > LCD_WIDTH) w = LCD_WIDTH - x;
 8000b06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000b0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b0e:	4413      	add	r3, r2
 8000b10:	2ba0      	cmp	r3, #160	@ 0xa0
 8000b12:	dd04      	ble.n	8000b1e <LCD_FillRect+0x56>
 8000b14:	88fb      	ldrh	r3, [r7, #6]
 8000b16:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	807b      	strh	r3, [r7, #2]
    if(y + h > LCD_HEIGHT) h = LCD_HEIGHT - y;
 8000b1e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000b22:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000b26:	4413      	add	r3, r2
 8000b28:	2b50      	cmp	r3, #80	@ 0x50
 8000b2a:	dd04      	ble.n	8000b36 <LCD_FillRect+0x6e>
 8000b2c:	88bb      	ldrh	r3, [r7, #4]
 8000b2e:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	803b      	strh	r3, [r7, #0]
    LCD_SetWindow(x, y, x + w - 1, y + h - 1);
 8000b36:	88f8      	ldrh	r0, [r7, #6]
 8000b38:	88b9      	ldrh	r1, [r7, #4]
 8000b3a:	88fa      	ldrh	r2, [r7, #6]
 8000b3c:	887b      	ldrh	r3, [r7, #2]
 8000b3e:	4413      	add	r3, r2
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	3b01      	subs	r3, #1
 8000b44:	b29c      	uxth	r4, r3
 8000b46:	88ba      	ldrh	r2, [r7, #4]
 8000b48:	883b      	ldrh	r3, [r7, #0]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	4622      	mov	r2, r4
 8000b54:	f7ff ff3c 	bl	80009d0 <LCD_SetWindow>
    LCD_WriteColorFast(color, (uint32_t)w * h);
 8000b58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b5c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b60:	fb03 f202 	mul.w	r2, r3, r2
 8000b64:	8b3b      	ldrh	r3, [r7, #24]
 8000b66:	4611      	mov	r1, r2
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff71 	bl	8000a50 <LCD_WriteColorFast>
 8000b6e:	e000      	b.n	8000b72 <LCD_FillRect+0xaa>
    if(x >= LCD_WIDTH || y >= LCD_HEIGHT || w <= 0 || h <= 0) return;
 8000b70:	bf00      	nop
}
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd90      	pop	{r4, r7, pc}

08000b78 <LCD_Clear>:
void LCD_Clear(uint16_t color) { LCD_FillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, color); }
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af02      	add	r7, sp, #8
 8000b7e:	4603      	mov	r3, r0
 8000b80:	80fb      	strh	r3, [r7, #6]
 8000b82:	88fb      	ldrh	r3, [r7, #6]
 8000b84:	9300      	str	r3, [sp, #0]
 8000b86:	2350      	movs	r3, #80	@ 0x50
 8000b88:	22a0      	movs	r2, #160	@ 0xa0
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	f7ff ff9b 	bl	8000ac8 <LCD_FillRect>
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <LCD_HLine>:

static void LCD_HLine(int16_t x, int16_t y, int16_t w, uint16_t color) { LCD_FillRect(x, y, w, 1, color); }
 8000b9a:	b590      	push	{r4, r7, lr}
 8000b9c:	b085      	sub	sp, #20
 8000b9e:	af02      	add	r7, sp, #8
 8000ba0:	4604      	mov	r4, r0
 8000ba2:	4608      	mov	r0, r1
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	4623      	mov	r3, r4
 8000baa:	80fb      	strh	r3, [r7, #6]
 8000bac:	4603      	mov	r3, r0
 8000bae:	80bb      	strh	r3, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	807b      	strh	r3, [r7, #2]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	803b      	strh	r3, [r7, #0]
 8000bb8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000bbc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000bc0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000bc4:	883b      	ldrh	r3, [r7, #0]
 8000bc6:	9300      	str	r3, [sp, #0]
 8000bc8:	2301      	movs	r3, #1
 8000bca:	f7ff ff7d 	bl	8000ac8 <LCD_FillRect>
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd90      	pop	{r4, r7, pc}

08000bd6 <LCD_FillCircle>:
static void LCD_FillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8000bd6:	b590      	push	{r4, r7, lr}
 8000bd8:	b085      	sub	sp, #20
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	4604      	mov	r4, r0
 8000bde:	4608      	mov	r0, r1
 8000be0:	4611      	mov	r1, r2
 8000be2:	461a      	mov	r2, r3
 8000be4:	4623      	mov	r3, r4
 8000be6:	80fb      	strh	r3, [r7, #6]
 8000be8:	4603      	mov	r3, r0
 8000bea:	80bb      	strh	r3, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	807b      	strh	r3, [r7, #2]
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	803b      	strh	r3, [r7, #0]
    int16_t x = r, y = 0, err = 1 - r;
 8000bf4:	887b      	ldrh	r3, [r7, #2]
 8000bf6:	81fb      	strh	r3, [r7, #14]
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	81bb      	strh	r3, [r7, #12]
 8000bfc:	887b      	ldrh	r3, [r7, #2]
 8000bfe:	f1c3 0301 	rsb	r3, r3, #1
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	817b      	strh	r3, [r7, #10]
    while(x >= y) {
 8000c06:	e072      	b.n	8000cee <LCD_FillCircle+0x118>
        LCD_HLine(x0 - x, y0 + y, x * 2 + 1, color); LCD_HLine(x0 - x, y0 - y, x * 2 + 1, color);
 8000c08:	88fa      	ldrh	r2, [r7, #6]
 8000c0a:	89fb      	ldrh	r3, [r7, #14]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	b218      	sxth	r0, r3
 8000c12:	88ba      	ldrh	r2, [r7, #4]
 8000c14:	89bb      	ldrh	r3, [r7, #12]
 8000c16:	4413      	add	r3, r2
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	b219      	sxth	r1, r3
 8000c1c:	89fb      	ldrh	r3, [r7, #14]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	3301      	adds	r3, #1
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	883b      	ldrh	r3, [r7, #0]
 8000c2a:	f7ff ffb6 	bl	8000b9a <LCD_HLine>
 8000c2e:	88fa      	ldrh	r2, [r7, #6]
 8000c30:	89fb      	ldrh	r3, [r7, #14]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	b218      	sxth	r0, r3
 8000c38:	88ba      	ldrh	r2, [r7, #4]
 8000c3a:	89bb      	ldrh	r3, [r7, #12]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	b219      	sxth	r1, r3
 8000c42:	89fb      	ldrh	r3, [r7, #14]
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	3301      	adds	r3, #1
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	b21a      	sxth	r2, r3
 8000c4e:	883b      	ldrh	r3, [r7, #0]
 8000c50:	f7ff ffa3 	bl	8000b9a <LCD_HLine>
        LCD_HLine(x0 - y, y0 + x, y * 2 + 1, color); LCD_HLine(x0 - y, y0 - x, y * 2 + 1, color);
 8000c54:	88fa      	ldrh	r2, [r7, #6]
 8000c56:	89bb      	ldrh	r3, [r7, #12]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b218      	sxth	r0, r3
 8000c5e:	88ba      	ldrh	r2, [r7, #4]
 8000c60:	89fb      	ldrh	r3, [r7, #14]
 8000c62:	4413      	add	r3, r2
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	b219      	sxth	r1, r3
 8000c68:	89bb      	ldrh	r3, [r7, #12]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	3301      	adds	r3, #1
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	b21a      	sxth	r2, r3
 8000c74:	883b      	ldrh	r3, [r7, #0]
 8000c76:	f7ff ff90 	bl	8000b9a <LCD_HLine>
 8000c7a:	88fa      	ldrh	r2, [r7, #6]
 8000c7c:	89bb      	ldrh	r3, [r7, #12]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	b218      	sxth	r0, r3
 8000c84:	88ba      	ldrh	r2, [r7, #4]
 8000c86:	89fb      	ldrh	r3, [r7, #14]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	b219      	sxth	r1, r3
 8000c8e:	89bb      	ldrh	r3, [r7, #12]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	3301      	adds	r3, #1
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	883b      	ldrh	r3, [r7, #0]
 8000c9c:	f7ff ff7d 	bl	8000b9a <LCD_HLine>
        y++; if(err < 0) err += 2 * y + 1; else { x--; err += 2 * (y - x + 1); }
 8000ca0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	81bb      	strh	r3, [r7, #12]
 8000cac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	da09      	bge.n	8000cc8 <LCD_FillCircle+0xf2>
 8000cb4:	89bb      	ldrh	r3, [r7, #12]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	897b      	ldrh	r3, [r7, #10]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	817b      	strh	r3, [r7, #10]
 8000cc6:	e012      	b.n	8000cee <LCD_FillCircle+0x118>
 8000cc8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	81fb      	strh	r3, [r7, #14]
 8000cd4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000cd8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	3301      	adds	r3, #1
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	897b      	ldrh	r3, [r7, #10]
 8000ce8:	4413      	add	r3, r2
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	817b      	strh	r3, [r7, #10]
    while(x >= y) {
 8000cee:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000cf2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	da86      	bge.n	8000c08 <LCD_FillCircle+0x32>
    }
}
 8000cfa:	bf00      	nop
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd90      	pop	{r4, r7, pc}

08000d04 <LCD_RoundRect>:
static void LCD_RoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color) {
 8000d04:	b590      	push	{r4, r7, lr}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af02      	add	r7, sp, #8
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	4608      	mov	r0, r1
 8000d0e:	4611      	mov	r1, r2
 8000d10:	461a      	mov	r2, r3
 8000d12:	4623      	mov	r3, r4
 8000d14:	80fb      	strh	r3, [r7, #6]
 8000d16:	4603      	mov	r3, r0
 8000d18:	80bb      	strh	r3, [r7, #4]
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	807b      	strh	r3, [r7, #2]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	803b      	strh	r3, [r7, #0]
    LCD_FillRect(x+r, y, w-2*r, h, color); LCD_FillRect(x, y+r, r, h-2*r, color);
 8000d22:	88fa      	ldrh	r2, [r7, #6]
 8000d24:	8b3b      	ldrh	r3, [r7, #24]
 8000d26:	4413      	add	r3, r2
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	b218      	sxth	r0, r3
 8000d2c:	887a      	ldrh	r2, [r7, #2]
 8000d2e:	8b3b      	ldrh	r3, [r7, #24]
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	b21a      	sxth	r2, r3
 8000d3a:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000d3e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000d42:	8bbb      	ldrh	r3, [r7, #28]
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	4623      	mov	r3, r4
 8000d48:	f7ff febe 	bl	8000ac8 <LCD_FillRect>
 8000d4c:	88ba      	ldrh	r2, [r7, #4]
 8000d4e:	8b3b      	ldrh	r3, [r7, #24]
 8000d50:	4413      	add	r3, r2
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	b219      	sxth	r1, r3
 8000d56:	883a      	ldrh	r2, [r7, #0]
 8000d58:	8b3b      	ldrh	r3, [r7, #24]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	b21c      	sxth	r4, r3
 8000d64:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000d68:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000d6c:	8bbb      	ldrh	r3, [r7, #28]
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	4623      	mov	r3, r4
 8000d72:	f7ff fea9 	bl	8000ac8 <LCD_FillRect>
    LCD_FillRect(x+w-r, y+r, r, h-2*r, color);
 8000d76:	88fa      	ldrh	r2, [r7, #6]
 8000d78:	887b      	ldrh	r3, [r7, #2]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	8b3b      	ldrh	r3, [r7, #24]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	b218      	sxth	r0, r3
 8000d86:	88ba      	ldrh	r2, [r7, #4]
 8000d88:	8b3b      	ldrh	r3, [r7, #24]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	b219      	sxth	r1, r3
 8000d90:	883a      	ldrh	r2, [r7, #0]
 8000d92:	8b3b      	ldrh	r3, [r7, #24]
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	b21c      	sxth	r4, r3
 8000d9e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000da2:	8bbb      	ldrh	r3, [r7, #28]
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	4623      	mov	r3, r4
 8000da8:	f7ff fe8e 	bl	8000ac8 <LCD_FillRect>
    LCD_FillCircle(x+r, y+r, r, color); LCD_FillCircle(x+w-r-1, y+r, r, color);
 8000dac:	88fa      	ldrh	r2, [r7, #6]
 8000dae:	8b3b      	ldrh	r3, [r7, #24]
 8000db0:	4413      	add	r3, r2
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	b218      	sxth	r0, r3
 8000db6:	88ba      	ldrh	r2, [r7, #4]
 8000db8:	8b3b      	ldrh	r3, [r7, #24]
 8000dba:	4413      	add	r3, r2
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	b219      	sxth	r1, r3
 8000dc0:	8bbb      	ldrh	r3, [r7, #28]
 8000dc2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000dc6:	f7ff ff06 	bl	8000bd6 <LCD_FillCircle>
 8000dca:	88fa      	ldrh	r2, [r7, #6]
 8000dcc:	887b      	ldrh	r3, [r7, #2]
 8000dce:	4413      	add	r3, r2
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	8b3b      	ldrh	r3, [r7, #24]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	b218      	sxth	r0, r3
 8000dde:	88ba      	ldrh	r2, [r7, #4]
 8000de0:	8b3b      	ldrh	r3, [r7, #24]
 8000de2:	4413      	add	r3, r2
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	b219      	sxth	r1, r3
 8000de8:	8bbb      	ldrh	r3, [r7, #28]
 8000dea:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000dee:	f7ff fef2 	bl	8000bd6 <LCD_FillCircle>
    LCD_FillCircle(x+r, y+h-r-1, r, color); LCD_FillCircle(x+w-r-1, y+h-r-1, r, color);
 8000df2:	88fa      	ldrh	r2, [r7, #6]
 8000df4:	8b3b      	ldrh	r3, [r7, #24]
 8000df6:	4413      	add	r3, r2
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	b218      	sxth	r0, r3
 8000dfc:	88ba      	ldrh	r2, [r7, #4]
 8000dfe:	883b      	ldrh	r3, [r7, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	8b3b      	ldrh	r3, [r7, #24]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	b219      	sxth	r1, r3
 8000e10:	8bbb      	ldrh	r3, [r7, #28]
 8000e12:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000e16:	f7ff fede 	bl	8000bd6 <LCD_FillCircle>
 8000e1a:	88fa      	ldrh	r2, [r7, #6]
 8000e1c:	887b      	ldrh	r3, [r7, #2]
 8000e1e:	4413      	add	r3, r2
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	8b3b      	ldrh	r3, [r7, #24]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b218      	sxth	r0, r3
 8000e2e:	88ba      	ldrh	r2, [r7, #4]
 8000e30:	883b      	ldrh	r3, [r7, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	8b3b      	ldrh	r3, [r7, #24]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	b219      	sxth	r1, r3
 8000e42:	8bbb      	ldrh	r3, [r7, #28]
 8000e44:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000e48:	f7ff fec5 	bl	8000bd6 <LCD_FillCircle>
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd90      	pop	{r4, r7, pc}

08000e54 <LCD_ThickLine>:
static void LCD_ThickLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t t, uint16_t color) {
 8000e54:	b590      	push	{r4, r7, lr}
 8000e56:	b089      	sub	sp, #36	@ 0x24
 8000e58:	af02      	add	r7, sp, #8
 8000e5a:	4604      	mov	r4, r0
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	4611      	mov	r1, r2
 8000e60:	461a      	mov	r2, r3
 8000e62:	4623      	mov	r3, r4
 8000e64:	80fb      	strh	r3, [r7, #6]
 8000e66:	4603      	mov	r3, r0
 8000e68:	80bb      	strh	r3, [r7, #4]
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	807b      	strh	r3, [r7, #2]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	803b      	strh	r3, [r7, #0]
    int16_t dx = abs(x1-x0), dy = abs(y1-y0), sx = (x0<x1)?1:-1, sy = (y0<y1)?1:-1, err = dx-dy;
 8000e72:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	bfb8      	it	lt
 8000e80:	425b      	neglt	r3, r3
 8000e82:	82bb      	strh	r3, [r7, #20]
 8000e84:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e88:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	bfb8      	it	lt
 8000e92:	425b      	neglt	r3, r3
 8000e94:	827b      	strh	r3, [r7, #18]
 8000e96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	da01      	bge.n	8000ea6 <LCD_ThickLine+0x52>
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e001      	b.n	8000eaa <LCD_ThickLine+0x56>
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	823b      	strh	r3, [r7, #16]
 8000eac:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000eb0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	da01      	bge.n	8000ebc <LCD_ThickLine+0x68>
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e001      	b.n	8000ec0 <LCD_ThickLine+0x6c>
 8000ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec0:	81fb      	strh	r3, [r7, #14]
 8000ec2:	8aba      	ldrh	r2, [r7, #20]
 8000ec4:	8a7b      	ldrh	r3, [r7, #18]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	82fb      	strh	r3, [r7, #22]
    while(1) {
        LCD_FillRect(x0-t/2, y0-t/2, t, t, color);
 8000ecc:	88fa      	ldrh	r2, [r7, #6]
 8000ece:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000ed2:	0fd9      	lsrs	r1, r3, #31
 8000ed4:	440b      	add	r3, r1
 8000ed6:	105b      	asrs	r3, r3, #1
 8000ed8:	b21b      	sxth	r3, r3
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	b218      	sxth	r0, r3
 8000ee2:	88ba      	ldrh	r2, [r7, #4]
 8000ee4:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000ee8:	0fd9      	lsrs	r1, r3, #31
 8000eea:	440b      	add	r3, r1
 8000eec:	105b      	asrs	r3, r3, #1
 8000eee:	b21b      	sxth	r3, r3
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	b219      	sxth	r1, r3
 8000ef8:	f9b7 4028 	ldrsh.w	r4, [r7, #40]	@ 0x28
 8000efc:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8000f00:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	4623      	mov	r3, r4
 8000f06:	f7ff fddf 	bl	8000ac8 <LCD_FillRect>
        if(x0==x1 && y0==y1) break;
 8000f0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f0e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d105      	bne.n	8000f22 <LCD_ThickLine+0xce>
 8000f16:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f1a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d025      	beq.n	8000f6e <LCD_ThickLine+0x11a>
        int16_t e2=2*err; if(e2 > -dy){err-=dy; x0+=sx;} if(e2 < dx){err+=dx; y0+=sy;}
 8000f22:	8afb      	ldrh	r3, [r7, #22]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	81bb      	strh	r3, [r7, #12]
 8000f2a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000f2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f32:	425b      	negs	r3, r3
 8000f34:	429a      	cmp	r2, r3
 8000f36:	dd09      	ble.n	8000f4c <LCD_ThickLine+0xf8>
 8000f38:	8afa      	ldrh	r2, [r7, #22]
 8000f3a:	8a7b      	ldrh	r3, [r7, #18]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	82fb      	strh	r3, [r7, #22]
 8000f42:	88fa      	ldrh	r2, [r7, #6]
 8000f44:	8a3b      	ldrh	r3, [r7, #16]
 8000f46:	4413      	add	r3, r2
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	80fb      	strh	r3, [r7, #6]
 8000f4c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000f50:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	dab9      	bge.n	8000ecc <LCD_ThickLine+0x78>
 8000f58:	8afa      	ldrh	r2, [r7, #22]
 8000f5a:	8abb      	ldrh	r3, [r7, #20]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	82fb      	strh	r3, [r7, #22]
 8000f62:	88ba      	ldrh	r2, [r7, #4]
 8000f64:	89fb      	ldrh	r3, [r7, #14]
 8000f66:	4413      	add	r3, r2
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	80bb      	strh	r3, [r7, #4]
    while(1) {
 8000f6c:	e7ae      	b.n	8000ecc <LCD_ThickLine+0x78>
        if(x0==x1 && y0==y1) break;
 8000f6e:	bf00      	nop
    }
}
 8000f70:	bf00      	nop
 8000f72:	371c      	adds	r7, #28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd90      	pop	{r4, r7, pc}

08000f78 <Eye_Normal>:

// [눈 그리기]
static void Eye_Normal(int16_t cx, int16_t ox, int16_t oy) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]
 8000f82:	460b      	mov	r3, r1
 8000f84:	80bb      	strh	r3, [r7, #4]
 8000f86:	4613      	mov	r3, r2
 8000f88:	807b      	strh	r3, [r7, #2]
    LCD_RoundRect(cx - EYE_W/2, CY - EYE_H/2, EYE_W, EYE_H, EYE_R, EYE_COLOR);
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	3b0f      	subs	r3, #15
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	b218      	sxth	r0, r3
 8000f92:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	230a      	movs	r3, #10
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	2332      	movs	r3, #50	@ 0x32
 8000f9e:	221e      	movs	r2, #30
 8000fa0:	210f      	movs	r1, #15
 8000fa2:	f7ff feaf 	bl	8000d04 <LCD_RoundRect>
    LCD_FillCircle(cx - 5 + ox, CY - 8 + oy, 4, EYE_BRIGHT);
 8000fa6:	88fa      	ldrh	r2, [r7, #6]
 8000fa8:	88bb      	ldrh	r3, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	3b05      	subs	r3, #5
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	b218      	sxth	r0, r3
 8000fb4:	887b      	ldrh	r3, [r7, #2]
 8000fb6:	3320      	adds	r3, #32
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b219      	sxth	r1, r3
 8000fbc:	f64a 73e5 	movw	r3, #45029	@ 0xafe5
 8000fc0:	2204      	movs	r2, #4
 8000fc2:	f7ff fe08 	bl	8000bd6 <LCD_FillCircle>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <Eye_Happy>:
static void Eye_Happy(int16_t cx) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b088      	sub	sp, #32
 8000fd4:	af02      	add	r7, sp, #8
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
    for(int16_t i = -EYE_W/2 + 2; i <= EYE_W/2 - 2; i++) {
 8000fda:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8000fde:	82fb      	strh	r3, [r7, #22]
 8000fe0:	e037      	b.n	8001052 <Eye_Happy+0x82>
        int32_t n = (int32_t)i * i * 100 / ((EYE_W/2) * (EYE_W/2));
 8000fe2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fe6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000fea:	fb02 f303 	mul.w	r3, r2, r3
 8000fee:	2264      	movs	r2, #100	@ 0x64
 8000ff0:	fb02 f303 	mul.w	r3, r2, r3
 8000ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <Eye_Happy+0x94>)
 8000ff6:	fb82 1203 	smull	r1, r2, r2, r3
 8000ffa:	441a      	add	r2, r3
 8000ffc:	11d2      	asrs	r2, r2, #7
 8000ffe:	17db      	asrs	r3, r3, #31
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	613b      	str	r3, [r7, #16]
        int16_t y = CY + 5 - (12 * (100 - n) / 100);
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
 800100a:	4613      	mov	r3, r2
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	4413      	add	r3, r2
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4a15      	ldr	r2, [pc, #84]	@ (8001068 <Eye_Happy+0x98>)
 8001014:	fb82 1203 	smull	r1, r2, r2, r3
 8001018:	1152      	asrs	r2, r2, #5
 800101a:	17db      	asrs	r3, r3, #31
 800101c:	1a9b      	subs	r3, r3, r2
 800101e:	b29b      	uxth	r3, r3
 8001020:	332d      	adds	r3, #45	@ 0x2d
 8001022:	b29b      	uxth	r3, r3
 8001024:	81fb      	strh	r3, [r7, #14]
        LCD_FillRect(cx + i, y - 3, 2, 5, EYE_COLOR);
 8001026:	88fa      	ldrh	r2, [r7, #6]
 8001028:	8afb      	ldrh	r3, [r7, #22]
 800102a:	4413      	add	r3, r2
 800102c:	b29b      	uxth	r3, r3
 800102e:	b218      	sxth	r0, r3
 8001030:	89fb      	ldrh	r3, [r7, #14]
 8001032:	3b03      	subs	r3, #3
 8001034:	b29b      	uxth	r3, r3
 8001036:	b219      	sxth	r1, r3
 8001038:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2305      	movs	r3, #5
 8001040:	2202      	movs	r2, #2
 8001042:	f7ff fd41 	bl	8000ac8 <LCD_FillRect>
    for(int16_t i = -EYE_W/2 + 2; i <= EYE_W/2 - 2; i++) {
 8001046:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800104a:	b29b      	uxth	r3, r3
 800104c:	3301      	adds	r3, #1
 800104e:	b29b      	uxth	r3, r3
 8001050:	82fb      	strh	r3, [r7, #22]
 8001052:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001056:	2b0d      	cmp	r3, #13
 8001058:	ddc3      	ble.n	8000fe2 <Eye_Happy+0x12>
    }
}
 800105a:	bf00      	nop
 800105c:	bf00      	nop
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	91a2b3c5 	.word	0x91a2b3c5
 8001068:	51eb851f 	.word	0x51eb851f

0800106c <Eye_Angry>:
// 악마 눈 (수정본)
static void Eye_Angry(int16_t cx, uint8_t is_left) {
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b089      	sub	sp, #36	@ 0x24
 8001070:	af02      	add	r7, sp, #8
 8001072:	4603      	mov	r3, r0
 8001074:	460a      	mov	r2, r1
 8001076:	80fb      	strh	r3, [r7, #6]
 8001078:	4613      	mov	r3, r2
 800107a:	717b      	strb	r3, [r7, #5]
    LCD_RoundRect(cx - EYE_W/2, CY - EYE_H/2 + 10, EYE_W, EYE_H - 14, EYE_R - 3, EYE_COLOR);
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	3b0f      	subs	r3, #15
 8001080:	b29b      	uxth	r3, r3
 8001082:	b218      	sxth	r0, r3
 8001084:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	2307      	movs	r3, #7
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2324      	movs	r3, #36	@ 0x24
 8001090:	221e      	movs	r2, #30
 8001092:	2119      	movs	r1, #25
 8001094:	f7ff fe36 	bl	8000d04 <LCD_RoundRect>
    int16_t horn_base_inx = 5; int16_t horn_base_iny = 8;
 8001098:	2305      	movs	r3, #5
 800109a:	82fb      	strh	r3, [r7, #22]
 800109c:	2308      	movs	r3, #8
 800109e:	82bb      	strh	r3, [r7, #20]
    int16_t horn_tip_outx = 12; int16_t horn_tip_outy = 12;
 80010a0:	230c      	movs	r3, #12
 80010a2:	827b      	strh	r3, [r7, #18]
 80010a4:	230c      	movs	r3, #12
 80010a6:	823b      	strh	r3, [r7, #16]
    uint16_t horn_color = BLACK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	81fb      	strh	r3, [r7, #14]

    if(is_left) {
 80010ac:	797b      	ldrb	r3, [r7, #5]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d046      	beq.n	8001140 <Eye_Angry+0xd4>
        LCD_ThickLine(cx - EYE_W/2 + horn_base_inx, CY - EYE_H/2 + horn_base_iny, cx - EYE_W/2 - horn_tip_outx, CY - EYE_H/2 - horn_tip_outy, 6, horn_color);
 80010b2:	88fa      	ldrh	r2, [r7, #6]
 80010b4:	8afb      	ldrh	r3, [r7, #22]
 80010b6:	4413      	add	r3, r2
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	3b0f      	subs	r3, #15
 80010bc:	b29b      	uxth	r3, r3
 80010be:	b218      	sxth	r0, r3
 80010c0:	8abb      	ldrh	r3, [r7, #20]
 80010c2:	330f      	adds	r3, #15
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	b219      	sxth	r1, r3
 80010c8:	88fa      	ldrh	r2, [r7, #6]
 80010ca:	8a7b      	ldrh	r3, [r7, #18]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	3b0f      	subs	r3, #15
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	8a3b      	ldrh	r3, [r7, #16]
 80010d8:	f1c3 030f 	rsb	r3, r3, #15
 80010dc:	b29b      	uxth	r3, r3
 80010de:	b21c      	sxth	r4, r3
 80010e0:	89fb      	ldrh	r3, [r7, #14]
 80010e2:	9301      	str	r3, [sp, #4]
 80010e4:	2306      	movs	r3, #6
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	4623      	mov	r3, r4
 80010ea:	f7ff feb3 	bl	8000e54 <LCD_ThickLine>
        LCD_ThickLine(cx - EYE_W/2 - horn_tip_outx + 3, CY - EYE_H/2 - horn_tip_outy + 3, cx - EYE_W/2 - horn_tip_outx, CY - EYE_H/2 - horn_tip_outy, 2, horn_color);
 80010ee:	88fa      	ldrh	r2, [r7, #6]
 80010f0:	8a7b      	ldrh	r3, [r7, #18]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	3b0c      	subs	r3, #12
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	b218      	sxth	r0, r3
 80010fc:	8a3b      	ldrh	r3, [r7, #16]
 80010fe:	f1c3 0312 	rsb	r3, r3, #18
 8001102:	b29b      	uxth	r3, r3
 8001104:	b219      	sxth	r1, r3
 8001106:	88fa      	ldrh	r2, [r7, #6]
 8001108:	8a7b      	ldrh	r3, [r7, #18]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	b29b      	uxth	r3, r3
 800110e:	3b0f      	subs	r3, #15
 8001110:	b29b      	uxth	r3, r3
 8001112:	b21a      	sxth	r2, r3
 8001114:	8a3b      	ldrh	r3, [r7, #16]
 8001116:	f1c3 030f 	rsb	r3, r3, #15
 800111a:	b29b      	uxth	r3, r3
 800111c:	b21c      	sxth	r4, r3
 800111e:	89fb      	ldrh	r3, [r7, #14]
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	2302      	movs	r3, #2
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	4623      	mov	r3, r4
 8001128:	f7ff fe94 	bl	8000e54 <LCD_ThickLine>
        LCD_FillCircle(cx + 4, CY + 3, 4, BLACK);
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	3304      	adds	r3, #4
 8001130:	b29b      	uxth	r3, r3
 8001132:	b218      	sxth	r0, r3
 8001134:	2300      	movs	r3, #0
 8001136:	2204      	movs	r2, #4
 8001138:	212b      	movs	r1, #43	@ 0x2b
 800113a:	f7ff fd4c 	bl	8000bd6 <LCD_FillCircle>
 800113e:	e045      	b.n	80011cc <Eye_Angry+0x160>
    } else {
        LCD_ThickLine(cx + EYE_W/2 - horn_base_inx, CY - EYE_H/2 + horn_base_iny, cx + EYE_W/2 + horn_tip_outx, CY - EYE_H/2 - horn_tip_outy, 6, horn_color);
 8001140:	88fa      	ldrh	r2, [r7, #6]
 8001142:	8afb      	ldrh	r3, [r7, #22]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	b29b      	uxth	r3, r3
 8001148:	330f      	adds	r3, #15
 800114a:	b29b      	uxth	r3, r3
 800114c:	b218      	sxth	r0, r3
 800114e:	8abb      	ldrh	r3, [r7, #20]
 8001150:	330f      	adds	r3, #15
 8001152:	b29b      	uxth	r3, r3
 8001154:	b219      	sxth	r1, r3
 8001156:	88fa      	ldrh	r2, [r7, #6]
 8001158:	8a7b      	ldrh	r3, [r7, #18]
 800115a:	4413      	add	r3, r2
 800115c:	b29b      	uxth	r3, r3
 800115e:	330f      	adds	r3, #15
 8001160:	b29b      	uxth	r3, r3
 8001162:	b21a      	sxth	r2, r3
 8001164:	8a3b      	ldrh	r3, [r7, #16]
 8001166:	f1c3 030f 	rsb	r3, r3, #15
 800116a:	b29b      	uxth	r3, r3
 800116c:	b21c      	sxth	r4, r3
 800116e:	89fb      	ldrh	r3, [r7, #14]
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	2306      	movs	r3, #6
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	4623      	mov	r3, r4
 8001178:	f7ff fe6c 	bl	8000e54 <LCD_ThickLine>
        LCD_ThickLine(cx + EYE_W/2 + horn_tip_outx - 3, CY - EYE_H/2 - horn_tip_outy + 3, cx + EYE_W/2 + horn_tip_outx, CY - EYE_H/2 - horn_tip_outy, 2, horn_color);
 800117c:	88fa      	ldrh	r2, [r7, #6]
 800117e:	8a7b      	ldrh	r3, [r7, #18]
 8001180:	4413      	add	r3, r2
 8001182:	b29b      	uxth	r3, r3
 8001184:	330c      	adds	r3, #12
 8001186:	b29b      	uxth	r3, r3
 8001188:	b218      	sxth	r0, r3
 800118a:	8a3b      	ldrh	r3, [r7, #16]
 800118c:	f1c3 0312 	rsb	r3, r3, #18
 8001190:	b29b      	uxth	r3, r3
 8001192:	b219      	sxth	r1, r3
 8001194:	88fa      	ldrh	r2, [r7, #6]
 8001196:	8a7b      	ldrh	r3, [r7, #18]
 8001198:	4413      	add	r3, r2
 800119a:	b29b      	uxth	r3, r3
 800119c:	330f      	adds	r3, #15
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	8a3b      	ldrh	r3, [r7, #16]
 80011a4:	f1c3 030f 	rsb	r3, r3, #15
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b21c      	sxth	r4, r3
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	2302      	movs	r3, #2
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	4623      	mov	r3, r4
 80011b6:	f7ff fe4d 	bl	8000e54 <LCD_ThickLine>
        LCD_FillCircle(cx - 4, CY + 3, 4, BLACK);
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	3b04      	subs	r3, #4
 80011be:	b29b      	uxth	r3, r3
 80011c0:	b218      	sxth	r0, r3
 80011c2:	2300      	movs	r3, #0
 80011c4:	2204      	movs	r2, #4
 80011c6:	212b      	movs	r1, #43	@ 0x2b
 80011c8:	f7ff fd05 	bl	8000bd6 <LCD_FillCircle>
    }
    if(is_left) LCD_ThickLine(cx - EYE_W/2 - 2, CY - EYE_H/2 + 12, cx + EYE_W/2 + 2, CY - EYE_H/2 + 2, 4, EYE_COLOR);
 80011cc:	797b      	ldrb	r3, [r7, #5]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d011      	beq.n	80011f6 <Eye_Angry+0x18a>
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	3b11      	subs	r3, #17
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	b218      	sxth	r0, r3
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	3311      	adds	r3, #17
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	2304      	movs	r3, #4
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2311      	movs	r3, #17
 80011ee:	211b      	movs	r1, #27
 80011f0:	f7ff fe30 	bl	8000e54 <LCD_ThickLine>
    else LCD_ThickLine(cx - EYE_W/2 - 2, CY - EYE_H/2 + 2, cx + EYE_W/2 + 2, CY - EYE_H/2 + 12, 4, EYE_COLOR);
}
 80011f4:	e010      	b.n	8001218 <Eye_Angry+0x1ac>
    else LCD_ThickLine(cx - EYE_W/2 - 2, CY - EYE_H/2 + 2, cx + EYE_W/2 + 2, CY - EYE_H/2 + 12, 4, EYE_COLOR);
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	3b11      	subs	r3, #17
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	b218      	sxth	r0, r3
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	3311      	adds	r3, #17
 8001202:	b29b      	uxth	r3, r3
 8001204:	b21a      	sxth	r2, r3
 8001206:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	2304      	movs	r3, #4
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	231b      	movs	r3, #27
 8001212:	2111      	movs	r1, #17
 8001214:	f7ff fe1e 	bl	8000e54 <LCD_ThickLine>
}
 8001218:	bf00      	nop
 800121a:	371c      	adds	r7, #28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd90      	pop	{r4, r7, pc}

08001220 <Draw_Expression>:

void Draw_Expression(Expression_t expr, uint16_t bg_color) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	460a      	mov	r2, r1
 800122a:	71fb      	strb	r3, [r7, #7]
 800122c:	4613      	mov	r3, r2
 800122e:	80bb      	strh	r3, [r7, #4]
    LCD_Clear(bg_color);
 8001230:	88bb      	ldrh	r3, [r7, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff fca0 	bl	8000b78 <LCD_Clear>
    switch(expr) {
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	2b03      	cmp	r3, #3
 800123c:	d018      	beq.n	8001270 <Draw_Expression+0x50>
 800123e:	2b03      	cmp	r3, #3
 8001240:	dc1f      	bgt.n	8001282 <Draw_Expression+0x62>
 8001242:	2b00      	cmp	r3, #0
 8001244:	d002      	beq.n	800124c <Draw_Expression+0x2c>
 8001246:	2b01      	cmp	r3, #1
 8001248:	d00b      	beq.n	8001262 <Draw_Expression+0x42>
 800124a:	e01a      	b.n	8001282 <Draw_Expression+0x62>
        case EXPR_NORMAL: Eye_Normal(LX,0,0); Eye_Normal(RX,0,0); break;
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	2028      	movs	r0, #40	@ 0x28
 8001252:	f7ff fe91 	bl	8000f78 <Eye_Normal>
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	2078      	movs	r0, #120	@ 0x78
 800125c:	f7ff fe8c 	bl	8000f78 <Eye_Normal>
 8001260:	e01a      	b.n	8001298 <Draw_Expression+0x78>
        case EXPR_HAPPY:  Eye_Happy(LX); Eye_Happy(RX); break;
 8001262:	2028      	movs	r0, #40	@ 0x28
 8001264:	f7ff feb4 	bl	8000fd0 <Eye_Happy>
 8001268:	2078      	movs	r0, #120	@ 0x78
 800126a:	f7ff feb1 	bl	8000fd0 <Eye_Happy>
 800126e:	e013      	b.n	8001298 <Draw_Expression+0x78>
        case EXPR_ANGRY:  Eye_Angry(LX,1); Eye_Angry(RX,0); break;
 8001270:	2101      	movs	r1, #1
 8001272:	2028      	movs	r0, #40	@ 0x28
 8001274:	f7ff fefa 	bl	800106c <Eye_Angry>
 8001278:	2100      	movs	r1, #0
 800127a:	2078      	movs	r0, #120	@ 0x78
 800127c:	f7ff fef6 	bl	800106c <Eye_Angry>
 8001280:	e00a      	b.n	8001298 <Draw_Expression+0x78>
        default: Eye_Normal(LX,0,0); Eye_Normal(RX,0,0); break;
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2028      	movs	r0, #40	@ 0x28
 8001288:	f7ff fe76 	bl	8000f78 <Eye_Normal>
 800128c:	2200      	movs	r2, #0
 800128e:	2100      	movs	r1, #0
 8001290:	2078      	movs	r0, #120	@ 0x78
 8001292:	f7ff fe71 	bl	8000f78 <Eye_Normal>
 8001296:	bf00      	nop
    }
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <LCD_Init>:

void LCD_Init(void) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
    LCD_RES_LOW(); HAL_Delay(50); LCD_RES_HIGH(); HAL_Delay(50);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2102      	movs	r1, #2
 80012a8:	4828      	ldr	r0, [pc, #160]	@ (800134c <LCD_Init+0xac>)
 80012aa:	f002 febc 	bl	8004026 <HAL_GPIO_WritePin>
 80012ae:	2032      	movs	r0, #50	@ 0x32
 80012b0:	f001 fee2 	bl	8003078 <HAL_Delay>
 80012b4:	2201      	movs	r2, #1
 80012b6:	2102      	movs	r1, #2
 80012b8:	4824      	ldr	r0, [pc, #144]	@ (800134c <LCD_Init+0xac>)
 80012ba:	f002 feb4 	bl	8004026 <HAL_GPIO_WritePin>
 80012be:	2032      	movs	r0, #50	@ 0x32
 80012c0:	f001 feda 	bl	8003078 <HAL_Delay>
    LCD_Cmd(ST7735_SWRESET); HAL_Delay(150);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f7ff fb3b 	bl	8000940 <LCD_Cmd>
 80012ca:	2096      	movs	r0, #150	@ 0x96
 80012cc:	f001 fed4 	bl	8003078 <HAL_Delay>
    LCD_Cmd(ST7735_SLPOUT); HAL_Delay(150);
 80012d0:	2011      	movs	r0, #17
 80012d2:	f7ff fb35 	bl	8000940 <LCD_Cmd>
 80012d6:	2096      	movs	r0, #150	@ 0x96
 80012d8:	f001 fece 	bl	8003078 <HAL_Delay>
    LCD_Cmd(0xB1); LCD_Data(0x01); LCD_Data(0x2C); LCD_Data(0x2D);
 80012dc:	20b1      	movs	r0, #177	@ 0xb1
 80012de:	f7ff fb2f 	bl	8000940 <LCD_Cmd>
 80012e2:	2001      	movs	r0, #1
 80012e4:	f7ff fb50 	bl	8000988 <LCD_Data>
 80012e8:	202c      	movs	r0, #44	@ 0x2c
 80012ea:	f7ff fb4d 	bl	8000988 <LCD_Data>
 80012ee:	202d      	movs	r0, #45	@ 0x2d
 80012f0:	f7ff fb4a 	bl	8000988 <LCD_Data>
    LCD_Cmd(0xB4); LCD_Data(0x07);
 80012f4:	20b4      	movs	r0, #180	@ 0xb4
 80012f6:	f7ff fb23 	bl	8000940 <LCD_Cmd>
 80012fa:	2007      	movs	r0, #7
 80012fc:	f7ff fb44 	bl	8000988 <LCD_Data>
    LCD_Cmd(0xC0); LCD_Data(0xA2); LCD_Data(0x02); LCD_Data(0x84);
 8001300:	20c0      	movs	r0, #192	@ 0xc0
 8001302:	f7ff fb1d 	bl	8000940 <LCD_Cmd>
 8001306:	20a2      	movs	r0, #162	@ 0xa2
 8001308:	f7ff fb3e 	bl	8000988 <LCD_Data>
 800130c:	2002      	movs	r0, #2
 800130e:	f7ff fb3b 	bl	8000988 <LCD_Data>
 8001312:	2084      	movs	r0, #132	@ 0x84
 8001314:	f7ff fb38 	bl	8000988 <LCD_Data>
    LCD_Cmd(ST7735_MADCTL); LCD_Data(0x60);
 8001318:	2036      	movs	r0, #54	@ 0x36
 800131a:	f7ff fb11 	bl	8000940 <LCD_Cmd>
 800131e:	2060      	movs	r0, #96	@ 0x60
 8001320:	f7ff fb32 	bl	8000988 <LCD_Data>
    LCD_Cmd(ST7735_COLMOD); LCD_Data(0x05);
 8001324:	203a      	movs	r0, #58	@ 0x3a
 8001326:	f7ff fb0b 	bl	8000940 <LCD_Cmd>
 800132a:	2005      	movs	r0, #5
 800132c:	f7ff fb2c 	bl	8000988 <LCD_Data>
    LCD_Cmd(ST7735_NORON); HAL_Delay(10);
 8001330:	2013      	movs	r0, #19
 8001332:	f7ff fb05 	bl	8000940 <LCD_Cmd>
 8001336:	200a      	movs	r0, #10
 8001338:	f001 fe9e 	bl	8003078 <HAL_Delay>
    LCD_Cmd(ST7735_DISPON); HAL_Delay(100);
 800133c:	2029      	movs	r0, #41	@ 0x29
 800133e:	f7ff faff 	bl	8000940 <LCD_Cmd>
 8001342:	2064      	movs	r0, #100	@ 0x64
 8001344:	f001 fe98 	bl	8003078 <HAL_Delay>
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40010800 	.word	0x40010800

08001350 <Update_Face_Logic>:

void Update_Face_Logic(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
    Expression_t target_expr = EXPR_HAPPY;
 8001356:	2301      	movs	r3, #1
 8001358:	71fb      	strb	r3, [r7, #7]
    uint16_t target_bg = BLUE;
 800135a:	231f      	movs	r3, #31
 800135c:	80bb      	strh	r3, [r7, #4]

    if (is_emergency == 1 || is_fire == 1) {
 800135e:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <Update_Face_Logic+0x70>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b01      	cmp	r3, #1
 8001366:	d004      	beq.n	8001372 <Update_Face_Logic+0x22>
 8001368:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <Update_Face_Logic+0x74>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b01      	cmp	r3, #1
 8001370:	d105      	bne.n	800137e <Update_Face_Logic+0x2e>
        target_expr = EXPR_ANGRY;
 8001372:	2303      	movs	r3, #3
 8001374:	71fb      	strb	r3, [r7, #7]
        target_bg = RED;
 8001376:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800137a:	80bb      	strh	r3, [r7, #4]
 800137c:	e003      	b.n	8001386 <Update_Face_Logic+0x36>
    } else {
        target_expr = EXPR_HAPPY;
 800137e:	2301      	movs	r3, #1
 8001380:	71fb      	strb	r3, [r7, #7]
        target_bg = BLUE;
 8001382:	231f      	movs	r3, #31
 8001384:	80bb      	strh	r3, [r7, #4]
    }

    if (target_expr != current_expr || target_bg != current_bg_color) {
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <Update_Face_Logic+0x78>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	79fa      	ldrb	r2, [r7, #7]
 800138c:	429a      	cmp	r2, r3
 800138e:	d104      	bne.n	800139a <Update_Face_Logic+0x4a>
 8001390:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <Update_Face_Logic+0x7c>)
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	88ba      	ldrh	r2, [r7, #4]
 8001396:	429a      	cmp	r2, r3
 8001398:	d00d      	beq.n	80013b6 <Update_Face_Logic+0x66>
        current_expr = target_expr;
 800139a:	4a0b      	ldr	r2, [pc, #44]	@ (80013c8 <Update_Face_Logic+0x78>)
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	7013      	strb	r3, [r2, #0]
        current_bg_color = target_bg;
 80013a0:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <Update_Face_Logic+0x7c>)
 80013a2:	88bb      	ldrh	r3, [r7, #4]
 80013a4:	8013      	strh	r3, [r2, #0]
        Draw_Expression(current_expr, current_bg_color);
 80013a6:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <Update_Face_Logic+0x78>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	4a08      	ldr	r2, [pc, #32]	@ (80013cc <Update_Face_Logic+0x7c>)
 80013ac:	8812      	ldrh	r2, [r2, #0]
 80013ae:	4611      	mov	r1, r2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff35 	bl	8001220 <Draw_Expression>
    }
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	2000025d 	.word	0x2000025d
 80013c4:	2000025e 	.word	0x2000025e
 80013c8:	2000025f 	.word	0x2000025f
 80013cc:	20000000 	.word	0x20000000

080013d0 <LF>:

// ============================================================================
// [스마트카 모터 및 센서 로직]
// ============================================================================
int LF(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); break; case 0: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1); break; case 2: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); break; } return 0; }
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d020      	beq.n	8001420 <LF+0x50>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	dc29      	bgt.n	8001438 <LF+0x68>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00e      	beq.n	8001408 <LF+0x38>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d123      	bne.n	8001438 <LF+0x68>
 80013f0:	2201      	movs	r2, #1
 80013f2:	2108      	movs	r1, #8
 80013f4:	4813      	ldr	r0, [pc, #76]	@ (8001444 <LF+0x74>)
 80013f6:	f002 fe16 	bl	8004026 <HAL_GPIO_WritePin>
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001400:	4811      	ldr	r0, [pc, #68]	@ (8001448 <LF+0x78>)
 8001402:	f002 fe10 	bl	8004026 <HAL_GPIO_WritePin>
 8001406:	e017      	b.n	8001438 <LF+0x68>
 8001408:	2200      	movs	r2, #0
 800140a:	2108      	movs	r1, #8
 800140c:	480d      	ldr	r0, [pc, #52]	@ (8001444 <LF+0x74>)
 800140e:	f002 fe0a 	bl	8004026 <HAL_GPIO_WritePin>
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001418:	480b      	ldr	r0, [pc, #44]	@ (8001448 <LF+0x78>)
 800141a:	f002 fe04 	bl	8004026 <HAL_GPIO_WritePin>
 800141e:	e00b      	b.n	8001438 <LF+0x68>
 8001420:	2200      	movs	r2, #0
 8001422:	2108      	movs	r1, #8
 8001424:	4807      	ldr	r0, [pc, #28]	@ (8001444 <LF+0x74>)
 8001426:	f002 fdfe 	bl	8004026 <HAL_GPIO_WritePin>
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001430:	4805      	ldr	r0, [pc, #20]	@ (8001448 <LF+0x78>)
 8001432:	f002 fdf8 	bl	8004026 <HAL_GPIO_WritePin>
 8001436:	bf00      	nop
 8001438:	2300      	movs	r3, #0
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40010c00 	.word	0x40010c00
 8001448:	40010800 	.word	0x40010800

0800144c <LB>:
int LB(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); break; case 0: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1); break; case 2: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); break; } return 0; }
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b02      	cmp	r3, #2
 8001458:	d022      	beq.n	80014a0 <LB+0x54>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b02      	cmp	r3, #2
 800145e:	dc2c      	bgt.n	80014ba <LB+0x6e>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d00f      	beq.n	8001486 <LB+0x3a>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d126      	bne.n	80014ba <LB+0x6e>
 800146c:	2201      	movs	r2, #1
 800146e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001472:	4814      	ldr	r0, [pc, #80]	@ (80014c4 <LB+0x78>)
 8001474:	f002 fdd7 	bl	8004026 <HAL_GPIO_WritePin>
 8001478:	2200      	movs	r2, #0
 800147a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800147e:	4812      	ldr	r0, [pc, #72]	@ (80014c8 <LB+0x7c>)
 8001480:	f002 fdd1 	bl	8004026 <HAL_GPIO_WritePin>
 8001484:	e019      	b.n	80014ba <LB+0x6e>
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800148c:	480d      	ldr	r0, [pc, #52]	@ (80014c4 <LB+0x78>)
 800148e:	f002 fdca 	bl	8004026 <HAL_GPIO_WritePin>
 8001492:	2201      	movs	r2, #1
 8001494:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001498:	480b      	ldr	r0, [pc, #44]	@ (80014c8 <LB+0x7c>)
 800149a:	f002 fdc4 	bl	8004026 <HAL_GPIO_WritePin>
 800149e:	e00c      	b.n	80014ba <LB+0x6e>
 80014a0:	2200      	movs	r2, #0
 80014a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014a6:	4807      	ldr	r0, [pc, #28]	@ (80014c4 <LB+0x78>)
 80014a8:	f002 fdbd 	bl	8004026 <HAL_GPIO_WritePin>
 80014ac:	2200      	movs	r2, #0
 80014ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014b2:	4805      	ldr	r0, [pc, #20]	@ (80014c8 <LB+0x7c>)
 80014b4:	f002 fdb7 	bl	8004026 <HAL_GPIO_WritePin>
 80014b8:	bf00      	nop
 80014ba:	2300      	movs	r3, #0
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40010800 	.word	0x40010800
 80014c8:	40010c00 	.word	0x40010c00

080014cc <RF>:
int RF(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); break; case 0: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1); break; case 2: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); break; } return 0; }
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d022      	beq.n	8001520 <RF+0x54>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2b02      	cmp	r3, #2
 80014de:	dc2c      	bgt.n	800153a <RF+0x6e>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00f      	beq.n	8001506 <RF+0x3a>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d126      	bne.n	800153a <RF+0x6e>
 80014ec:	2201      	movs	r2, #1
 80014ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014f2:	4814      	ldr	r0, [pc, #80]	@ (8001544 <RF+0x78>)
 80014f4:	f002 fd97 	bl	8004026 <HAL_GPIO_WritePin>
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014fe:	4811      	ldr	r0, [pc, #68]	@ (8001544 <RF+0x78>)
 8001500:	f002 fd91 	bl	8004026 <HAL_GPIO_WritePin>
 8001504:	e019      	b.n	800153a <RF+0x6e>
 8001506:	2200      	movs	r2, #0
 8001508:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800150c:	480d      	ldr	r0, [pc, #52]	@ (8001544 <RF+0x78>)
 800150e:	f002 fd8a 	bl	8004026 <HAL_GPIO_WritePin>
 8001512:	2201      	movs	r2, #1
 8001514:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001518:	480a      	ldr	r0, [pc, #40]	@ (8001544 <RF+0x78>)
 800151a:	f002 fd84 	bl	8004026 <HAL_GPIO_WritePin>
 800151e:	e00c      	b.n	800153a <RF+0x6e>
 8001520:	2200      	movs	r2, #0
 8001522:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001526:	4807      	ldr	r0, [pc, #28]	@ (8001544 <RF+0x78>)
 8001528:	f002 fd7d 	bl	8004026 <HAL_GPIO_WritePin>
 800152c:	2200      	movs	r2, #0
 800152e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001532:	4804      	ldr	r0, [pc, #16]	@ (8001544 <RF+0x78>)
 8001534:	f002 fd77 	bl	8004026 <HAL_GPIO_WritePin>
 8001538:	bf00      	nop
 800153a:	2300      	movs	r3, #0
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40010c00 	.word	0x40010c00

08001548 <RB>:
int RB(int dir){ switch(dir){ case 1: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); break; case 0: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1); break; case 2: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); break; } return 0; }
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b02      	cmp	r3, #2
 8001554:	d01e      	beq.n	8001594 <RB+0x4c>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b02      	cmp	r3, #2
 800155a:	dc26      	bgt.n	80015aa <RB+0x62>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00d      	beq.n	800157e <RB+0x36>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d120      	bne.n	80015aa <RB+0x62>
 8001568:	2201      	movs	r2, #1
 800156a:	2110      	movs	r1, #16
 800156c:	4811      	ldr	r0, [pc, #68]	@ (80015b4 <RB+0x6c>)
 800156e:	f002 fd5a 	bl	8004026 <HAL_GPIO_WritePin>
 8001572:	2200      	movs	r2, #0
 8001574:	2120      	movs	r1, #32
 8001576:	480f      	ldr	r0, [pc, #60]	@ (80015b4 <RB+0x6c>)
 8001578:	f002 fd55 	bl	8004026 <HAL_GPIO_WritePin>
 800157c:	e015      	b.n	80015aa <RB+0x62>
 800157e:	2200      	movs	r2, #0
 8001580:	2110      	movs	r1, #16
 8001582:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <RB+0x6c>)
 8001584:	f002 fd4f 	bl	8004026 <HAL_GPIO_WritePin>
 8001588:	2201      	movs	r2, #1
 800158a:	2120      	movs	r1, #32
 800158c:	4809      	ldr	r0, [pc, #36]	@ (80015b4 <RB+0x6c>)
 800158e:	f002 fd4a 	bl	8004026 <HAL_GPIO_WritePin>
 8001592:	e00a      	b.n	80015aa <RB+0x62>
 8001594:	2200      	movs	r2, #0
 8001596:	2110      	movs	r1, #16
 8001598:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <RB+0x6c>)
 800159a:	f002 fd44 	bl	8004026 <HAL_GPIO_WritePin>
 800159e:	2200      	movs	r2, #0
 80015a0:	2120      	movs	r1, #32
 80015a2:	4804      	ldr	r0, [pc, #16]	@ (80015b4 <RB+0x6c>)
 80015a4:	f002 fd3f 	bl	8004026 <HAL_GPIO_WritePin>
 80015a8:	bf00      	nop
 80015aa:	2300      	movs	r3, #0
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40010c00 	.word	0x40010c00

080015b8 <MF>:
void MF() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	2201      	movs	r2, #1
 80015be:	2108      	movs	r1, #8
 80015c0:	4816      	ldr	r0, [pc, #88]	@ (800161c <MF+0x64>)
 80015c2:	f002 fd30 	bl	8004026 <HAL_GPIO_WritePin>
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015cc:	4814      	ldr	r0, [pc, #80]	@ (8001620 <MF+0x68>)
 80015ce:	f002 fd2a 	bl	8004026 <HAL_GPIO_WritePin>
 80015d2:	2201      	movs	r2, #1
 80015d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015d8:	4810      	ldr	r0, [pc, #64]	@ (800161c <MF+0x64>)
 80015da:	f002 fd24 	bl	8004026 <HAL_GPIO_WritePin>
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015e4:	480d      	ldr	r0, [pc, #52]	@ (800161c <MF+0x64>)
 80015e6:	f002 fd1e 	bl	8004026 <HAL_GPIO_WritePin>
 80015ea:	2201      	movs	r2, #1
 80015ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f0:	480b      	ldr	r0, [pc, #44]	@ (8001620 <MF+0x68>)
 80015f2:	f002 fd18 	bl	8004026 <HAL_GPIO_WritePin>
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015fc:	4807      	ldr	r0, [pc, #28]	@ (800161c <MF+0x64>)
 80015fe:	f002 fd12 	bl	8004026 <HAL_GPIO_WritePin>
 8001602:	2201      	movs	r2, #1
 8001604:	2110      	movs	r1, #16
 8001606:	4805      	ldr	r0, [pc, #20]	@ (800161c <MF+0x64>)
 8001608:	f002 fd0d 	bl	8004026 <HAL_GPIO_WritePin>
 800160c:	2200      	movs	r2, #0
 800160e:	2120      	movs	r1, #32
 8001610:	4802      	ldr	r0, [pc, #8]	@ (800161c <MF+0x64>)
 8001612:	f002 fd08 	bl	8004026 <HAL_GPIO_WritePin>
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40010c00 	.word	0x40010c00
 8001620:	40010800 	.word	0x40010800

08001624 <MB>:
void MB() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1); }
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
 8001628:	2200      	movs	r2, #0
 800162a:	2108      	movs	r1, #8
 800162c:	4816      	ldr	r0, [pc, #88]	@ (8001688 <MB+0x64>)
 800162e:	f002 fcfa 	bl	8004026 <HAL_GPIO_WritePin>
 8001632:	2201      	movs	r2, #1
 8001634:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001638:	4814      	ldr	r0, [pc, #80]	@ (800168c <MB+0x68>)
 800163a:	f002 fcf4 	bl	8004026 <HAL_GPIO_WritePin>
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001644:	4810      	ldr	r0, [pc, #64]	@ (8001688 <MB+0x64>)
 8001646:	f002 fcee 	bl	8004026 <HAL_GPIO_WritePin>
 800164a:	2201      	movs	r2, #1
 800164c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001650:	480d      	ldr	r0, [pc, #52]	@ (8001688 <MB+0x64>)
 8001652:	f002 fce8 	bl	8004026 <HAL_GPIO_WritePin>
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800165c:	480b      	ldr	r0, [pc, #44]	@ (800168c <MB+0x68>)
 800165e:	f002 fce2 	bl	8004026 <HAL_GPIO_WritePin>
 8001662:	2201      	movs	r2, #1
 8001664:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001668:	4807      	ldr	r0, [pc, #28]	@ (8001688 <MB+0x64>)
 800166a:	f002 fcdc 	bl	8004026 <HAL_GPIO_WritePin>
 800166e:	2200      	movs	r2, #0
 8001670:	2110      	movs	r1, #16
 8001672:	4805      	ldr	r0, [pc, #20]	@ (8001688 <MB+0x64>)
 8001674:	f002 fcd7 	bl	8004026 <HAL_GPIO_WritePin>
 8001678:	2201      	movs	r2, #1
 800167a:	2120      	movs	r1, #32
 800167c:	4802      	ldr	r0, [pc, #8]	@ (8001688 <MB+0x64>)
 800167e:	f002 fcd2 	bl	8004026 <HAL_GPIO_WritePin>
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40010c00 	.word	0x40010c00
 800168c:	40010800 	.word	0x40010800

08001690 <ML>:
void ML() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
 8001694:	2200      	movs	r2, #0
 8001696:	2108      	movs	r1, #8
 8001698:	4816      	ldr	r0, [pc, #88]	@ (80016f4 <ML+0x64>)
 800169a:	f002 fcc4 	bl	8004026 <HAL_GPIO_WritePin>
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016a4:	4814      	ldr	r0, [pc, #80]	@ (80016f8 <ML+0x68>)
 80016a6:	f002 fcbe 	bl	8004026 <HAL_GPIO_WritePin>
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016b0:	4810      	ldr	r0, [pc, #64]	@ (80016f4 <ML+0x64>)
 80016b2:	f002 fcb8 	bl	8004026 <HAL_GPIO_WritePin>
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016bc:	480d      	ldr	r0, [pc, #52]	@ (80016f4 <ML+0x64>)
 80016be:	f002 fcb2 	bl	8004026 <HAL_GPIO_WritePin>
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016c8:	480b      	ldr	r0, [pc, #44]	@ (80016f8 <ML+0x68>)
 80016ca:	f002 fcac 	bl	8004026 <HAL_GPIO_WritePin>
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016d4:	4807      	ldr	r0, [pc, #28]	@ (80016f4 <ML+0x64>)
 80016d6:	f002 fca6 	bl	8004026 <HAL_GPIO_WritePin>
 80016da:	2201      	movs	r2, #1
 80016dc:	2110      	movs	r1, #16
 80016de:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <ML+0x64>)
 80016e0:	f002 fca1 	bl	8004026 <HAL_GPIO_WritePin>
 80016e4:	2200      	movs	r2, #0
 80016e6:	2120      	movs	r1, #32
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <ML+0x64>)
 80016ea:	f002 fc9c 	bl	8004026 <HAL_GPIO_WritePin>
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40010c00 	.word	0x40010c00
 80016f8:	40010800 	.word	0x40010800

080016fc <MR>:
void MR() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
 8001700:	2201      	movs	r2, #1
 8001702:	2108      	movs	r1, #8
 8001704:	4816      	ldr	r0, [pc, #88]	@ (8001760 <MR+0x64>)
 8001706:	f002 fc8e 	bl	8004026 <HAL_GPIO_WritePin>
 800170a:	2200      	movs	r2, #0
 800170c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001710:	4814      	ldr	r0, [pc, #80]	@ (8001764 <MR+0x68>)
 8001712:	f002 fc88 	bl	8004026 <HAL_GPIO_WritePin>
 8001716:	2200      	movs	r2, #0
 8001718:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800171c:	4810      	ldr	r0, [pc, #64]	@ (8001760 <MR+0x64>)
 800171e:	f002 fc82 	bl	8004026 <HAL_GPIO_WritePin>
 8001722:	2200      	movs	r2, #0
 8001724:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001728:	480d      	ldr	r0, [pc, #52]	@ (8001760 <MR+0x64>)
 800172a:	f002 fc7c 	bl	8004026 <HAL_GPIO_WritePin>
 800172e:	2201      	movs	r2, #1
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	480b      	ldr	r0, [pc, #44]	@ (8001764 <MR+0x68>)
 8001736:	f002 fc76 	bl	8004026 <HAL_GPIO_WritePin>
 800173a:	2200      	movs	r2, #0
 800173c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001740:	4807      	ldr	r0, [pc, #28]	@ (8001760 <MR+0x64>)
 8001742:	f002 fc70 	bl	8004026 <HAL_GPIO_WritePin>
 8001746:	2200      	movs	r2, #0
 8001748:	2110      	movs	r1, #16
 800174a:	4805      	ldr	r0, [pc, #20]	@ (8001760 <MR+0x64>)
 800174c:	f002 fc6b 	bl	8004026 <HAL_GPIO_WritePin>
 8001750:	2200      	movs	r2, #0
 8001752:	2120      	movs	r1, #32
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <MR+0x64>)
 8001756:	f002 fc66 	bl	8004026 <HAL_GPIO_WritePin>
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40010c00 	.word	0x40010c00
 8001764:	40010800 	.word	0x40010800

08001768 <ST>:
void ST() { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); }
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
 800176c:	2200      	movs	r2, #0
 800176e:	2108      	movs	r1, #8
 8001770:	4816      	ldr	r0, [pc, #88]	@ (80017cc <ST+0x64>)
 8001772:	f002 fc58 	bl	8004026 <HAL_GPIO_WritePin>
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800177c:	4814      	ldr	r0, [pc, #80]	@ (80017d0 <ST+0x68>)
 800177e:	f002 fc52 	bl	8004026 <HAL_GPIO_WritePin>
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001788:	4810      	ldr	r0, [pc, #64]	@ (80017cc <ST+0x64>)
 800178a:	f002 fc4c 	bl	8004026 <HAL_GPIO_WritePin>
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001794:	480d      	ldr	r0, [pc, #52]	@ (80017cc <ST+0x64>)
 8001796:	f002 fc46 	bl	8004026 <HAL_GPIO_WritePin>
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017a0:	480b      	ldr	r0, [pc, #44]	@ (80017d0 <ST+0x68>)
 80017a2:	f002 fc40 	bl	8004026 <HAL_GPIO_WritePin>
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017ac:	4807      	ldr	r0, [pc, #28]	@ (80017cc <ST+0x64>)
 80017ae:	f002 fc3a 	bl	8004026 <HAL_GPIO_WritePin>
 80017b2:	2200      	movs	r2, #0
 80017b4:	2110      	movs	r1, #16
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <ST+0x64>)
 80017b8:	f002 fc35 	bl	8004026 <HAL_GPIO_WritePin>
 80017bc:	2200      	movs	r2, #0
 80017be:	2120      	movs	r1, #32
 80017c0:	4802      	ldr	r0, [pc, #8]	@ (80017cc <ST+0x64>)
 80017c2:	f002 fc30 	bl	8004026 <HAL_GPIO_WritePin>
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40010c00 	.word	0x40010c00
 80017d0:	40010800 	.word	0x40010800

080017d4 <TLF>:
int TLF(){ RF(1); RB(1); LF(2); LB(2); return 0; } int TRF(){ RF(2); RB(2); LF(1); LB(1); return 0; }
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	2001      	movs	r0, #1
 80017da:	f7ff fe77 	bl	80014cc <RF>
 80017de:	2001      	movs	r0, #1
 80017e0:	f7ff feb2 	bl	8001548 <RB>
 80017e4:	2002      	movs	r0, #2
 80017e6:	f7ff fdf3 	bl	80013d0 <LF>
 80017ea:	2002      	movs	r0, #2
 80017ec:	f7ff fe2e 	bl	800144c <LB>
 80017f0:	2300      	movs	r3, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <TRF>:
 80017f6:	b580      	push	{r7, lr}
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	2002      	movs	r0, #2
 80017fc:	f7ff fe66 	bl	80014cc <RF>
 8001800:	2002      	movs	r0, #2
 8001802:	f7ff fea1 	bl	8001548 <RB>
 8001806:	2001      	movs	r0, #1
 8001808:	f7ff fde2 	bl	80013d0 <LF>
 800180c:	2001      	movs	r0, #1
 800180e:	f7ff fe1d 	bl	800144c <LB>
 8001812:	2300      	movs	r3, #0
 8001814:	4618      	mov	r0, r3
 8001816:	bd80      	pop	{r7, pc}

08001818 <TLB>:
int TLB(){ RF(0); RB(0); LF(2); LB(2); return 0; } int TRB(){ RF(2); RB(2); LF(0); LB(0); return 0; }
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
 800181c:	2000      	movs	r0, #0
 800181e:	f7ff fe55 	bl	80014cc <RF>
 8001822:	2000      	movs	r0, #0
 8001824:	f7ff fe90 	bl	8001548 <RB>
 8001828:	2002      	movs	r0, #2
 800182a:	f7ff fdd1 	bl	80013d0 <LF>
 800182e:	2002      	movs	r0, #2
 8001830:	f7ff fe0c 	bl	800144c <LB>
 8001834:	2300      	movs	r3, #0
 8001836:	4618      	mov	r0, r3
 8001838:	bd80      	pop	{r7, pc}

0800183a <TRB>:
 800183a:	b580      	push	{r7, lr}
 800183c:	af00      	add	r7, sp, #0
 800183e:	2002      	movs	r0, #2
 8001840:	f7ff fe44 	bl	80014cc <RF>
 8001844:	2002      	movs	r0, #2
 8001846:	f7ff fe7f 	bl	8001548 <RB>
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff fdc0 	bl	80013d0 <LF>
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff fdfb 	bl	800144c <LB>
 8001856:	2300      	movs	r3, #0
 8001858:	4618      	mov	r0, r3
 800185a:	bd80      	pop	{r7, pc}

0800185c <LFRB>:
int LFRB(){ RF(0); RB(0); LF(1); LB(1); return 0; } int RFLB(){ RF(1); RB(1); LF(0); LB(0); return 0; }
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
 8001860:	2000      	movs	r0, #0
 8001862:	f7ff fe33 	bl	80014cc <RF>
 8001866:	2000      	movs	r0, #0
 8001868:	f7ff fe6e 	bl	8001548 <RB>
 800186c:	2001      	movs	r0, #1
 800186e:	f7ff fdaf 	bl	80013d0 <LF>
 8001872:	2001      	movs	r0, #1
 8001874:	f7ff fdea 	bl	800144c <LB>
 8001878:	2300      	movs	r3, #0
 800187a:	4618      	mov	r0, r3
 800187c:	bd80      	pop	{r7, pc}

0800187e <RFLB>:
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
 8001882:	2001      	movs	r0, #1
 8001884:	f7ff fe22 	bl	80014cc <RF>
 8001888:	2001      	movs	r0, #1
 800188a:	f7ff fe5d 	bl	8001548 <RB>
 800188e:	2000      	movs	r0, #0
 8001890:	f7ff fd9e 	bl	80013d0 <LF>
 8001894:	2000      	movs	r0, #0
 8001896:	f7ff fdd9 	bl	800144c <LB>
 800189a:	2300      	movs	r3, #0
 800189c:	4618      	mov	r0, r3
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a63      	ldr	r2, [pc, #396]	@ (8001a3c <HAL_UART_RxCpltCallback+0x19c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	f040 80c0 	bne.w	8001a34 <HAL_UART_RxCpltCallback+0x194>
        HAL_UART_Transmit(&huart2, &rx_data, 1, 10);
 80018b4:	230a      	movs	r3, #10
 80018b6:	2201      	movs	r2, #1
 80018b8:	4961      	ldr	r1, [pc, #388]	@ (8001a40 <HAL_UART_RxCpltCallback+0x1a0>)
 80018ba:	4862      	ldr	r0, [pc, #392]	@ (8001a44 <HAL_UART_RxCpltCallback+0x1a4>)
 80018bc:	f004 fa5c 	bl	8005d78 <HAL_UART_Transmit>
        if (is_avoiding == 0 && is_emergency == 0 && is_fire == 0) {
 80018c0:	4b61      	ldr	r3, [pc, #388]	@ (8001a48 <HAL_UART_RxCpltCallback+0x1a8>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	f040 80af 	bne.w	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 80018cc:	4b5f      	ldr	r3, [pc, #380]	@ (8001a4c <HAL_UART_RxCpltCallback+0x1ac>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f040 80a9 	bne.w	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 80018d8:	4b5d      	ldr	r3, [pc, #372]	@ (8001a50 <HAL_UART_RxCpltCallback+0x1b0>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f040 80a3 	bne.w	8001a2a <HAL_UART_RxCpltCallback+0x18a>
            last_cmd_time = HAL_GetTick();
 80018e4:	f001 fbbe 	bl	8003064 <HAL_GetTick>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a5a      	ldr	r2, [pc, #360]	@ (8001a54 <HAL_UART_RxCpltCallback+0x1b4>)
 80018ec:	6013      	str	r3, [r2, #0]
            switch (rx_data) {
 80018ee:	4b54      	ldr	r3, [pc, #336]	@ (8001a40 <HAL_UART_RxCpltCallback+0x1a0>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	3b41      	subs	r3, #65	@ 0x41
 80018f4:	2b39      	cmp	r3, #57	@ 0x39
 80018f6:	f200 8095 	bhi.w	8001a24 <HAL_UART_RxCpltCallback+0x184>
 80018fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001900 <HAL_UART_RxCpltCallback+0x60>)
 80018fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001900:	080019ef 	.word	0x080019ef
 8001904:	08001a25 	.word	0x08001a25
 8001908:	08001a13 	.word	0x08001a13
 800190c:	080019f5 	.word	0x080019f5
 8001910:	08001a07 	.word	0x08001a07
 8001914:	08001a25 	.word	0x08001a25
 8001918:	08001a25 	.word	0x08001a25
 800191c:	08001a25 	.word	0x08001a25
 8001920:	08001a25 	.word	0x08001a25
 8001924:	08001a25 	.word	0x08001a25
 8001928:	08001a25 	.word	0x08001a25
 800192c:	08001a25 	.word	0x08001a25
 8001930:	08001a25 	.word	0x08001a25
 8001934:	08001a25 	.word	0x08001a25
 8001938:	08001a25 	.word	0x08001a25
 800193c:	08001a25 	.word	0x08001a25
 8001940:	08001a01 	.word	0x08001a01
 8001944:	08001a19 	.word	0x08001a19
 8001948:	080019fb 	.word	0x080019fb
 800194c:	08001a1f 	.word	0x08001a1f
 8001950:	08001a25 	.word	0x08001a25
 8001954:	08001a25 	.word	0x08001a25
 8001958:	080019e9 	.word	0x080019e9
 800195c:	08001a25 	.word	0x08001a25
 8001960:	08001a25 	.word	0x08001a25
 8001964:	08001a0d 	.word	0x08001a0d
 8001968:	08001a25 	.word	0x08001a25
 800196c:	08001a25 	.word	0x08001a25
 8001970:	08001a25 	.word	0x08001a25
 8001974:	08001a25 	.word	0x08001a25
 8001978:	08001a25 	.word	0x08001a25
 800197c:	08001a25 	.word	0x08001a25
 8001980:	080019ef 	.word	0x080019ef
 8001984:	08001a25 	.word	0x08001a25
 8001988:	08001a13 	.word	0x08001a13
 800198c:	080019f5 	.word	0x080019f5
 8001990:	08001a07 	.word	0x08001a07
 8001994:	08001a25 	.word	0x08001a25
 8001998:	08001a25 	.word	0x08001a25
 800199c:	08001a25 	.word	0x08001a25
 80019a0:	08001a25 	.word	0x08001a25
 80019a4:	08001a25 	.word	0x08001a25
 80019a8:	08001a25 	.word	0x08001a25
 80019ac:	08001a25 	.word	0x08001a25
 80019b0:	08001a25 	.word	0x08001a25
 80019b4:	08001a25 	.word	0x08001a25
 80019b8:	08001a25 	.word	0x08001a25
 80019bc:	08001a25 	.word	0x08001a25
 80019c0:	08001a01 	.word	0x08001a01
 80019c4:	08001a19 	.word	0x08001a19
 80019c8:	080019fb 	.word	0x080019fb
 80019cc:	08001a1f 	.word	0x08001a1f
 80019d0:	08001a25 	.word	0x08001a25
 80019d4:	08001a25 	.word	0x08001a25
 80019d8:	080019e9 	.word	0x080019e9
 80019dc:	08001a25 	.word	0x08001a25
 80019e0:	08001a25 	.word	0x08001a25
 80019e4:	08001a0d 	.word	0x08001a0d
                case 'W': case 'w': MF(); break; case 'A': case 'a': ML(); break;
 80019e8:	f7ff fde6 	bl	80015b8 <MF>
 80019ec:	e01d      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 80019ee:	f7ff fe4f 	bl	8001690 <ML>
 80019f2:	e01a      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
                case 'D': case 'd': MR(); break; case 'S': case 's': MB(); break;
 80019f4:	f7ff fe82 	bl	80016fc <MR>
 80019f8:	e017      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 80019fa:	f7ff fe13 	bl	8001624 <MB>
 80019fe:	e014      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
                case 'Q': case 'q': TLF(); break; case 'E': case 'e': TRF(); break;
 8001a00:	f7ff fee8 	bl	80017d4 <TLF>
 8001a04:	e011      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 8001a06:	f7ff fef6 	bl	80017f6 <TRF>
 8001a0a:	e00e      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
                case 'Z': case 'z': TLB(); break; case 'C': case 'c': TRB(); break;
 8001a0c:	f7ff ff04 	bl	8001818 <TLB>
 8001a10:	e00b      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 8001a12:	f7ff ff12 	bl	800183a <TRB>
 8001a16:	e008      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
                case 'R': case 'r': LFRB(); break; case 'T': case 't': RFLB(); break;
 8001a18:	f7ff ff20 	bl	800185c <LFRB>
 8001a1c:	e005      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
 8001a1e:	f7ff ff2e 	bl	800187e <RFLB>
 8001a22:	e002      	b.n	8001a2a <HAL_UART_RxCpltCallback+0x18a>
                default: ST(); break;
 8001a24:	f7ff fea0 	bl	8001768 <ST>
 8001a28:	bf00      	nop
            }
        }
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	4904      	ldr	r1, [pc, #16]	@ (8001a40 <HAL_UART_RxCpltCallback+0x1a0>)
 8001a2e:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <HAL_UART_RxCpltCallback+0x1a4>)
 8001a30:	f004 fa2d 	bl	8005e8e <HAL_UART_Receive_IT>
    }
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40004400 	.word	0x40004400
 8001a40:	20000235 	.word	0x20000235
 8001a44:	200001e8 	.word	0x200001e8
 8001a48:	2000025c 	.word	0x2000025c
 8001a4c:	2000025d 	.word	0x2000025d
 8001a50:	2000025e 	.word	0x2000025e
 8001a54:	20000258 	.word	0x20000258

08001a58 <Check_Tilt_State>:

void Check_Tilt_State(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
    static uint32_t tilt_start_time = 0;
    if (HAL_GPIO_ReadPin(C6_GPIO_Port, C6_Pin) == GPIO_PIN_SET) {
 8001a5c:	2140      	movs	r1, #64	@ 0x40
 8001a5e:	481c      	ldr	r0, [pc, #112]	@ (8001ad0 <Check_Tilt_State+0x78>)
 8001a60:	f002 faca 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d12c      	bne.n	8001ac4 <Check_Tilt_State+0x6c>
        if (tilt_start_time == 0) tilt_start_time = HAL_GetTick();
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <Check_Tilt_State+0x7c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d104      	bne.n	8001a7c <Check_Tilt_State+0x24>
 8001a72:	f001 faf7 	bl	8003064 <HAL_GetTick>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4a16      	ldr	r2, [pc, #88]	@ (8001ad4 <Check_Tilt_State+0x7c>)
 8001a7a:	6013      	str	r3, [r2, #0]
        if (HAL_GetTick() - tilt_start_time > 2000) {
 8001a7c:	f001 faf2 	bl	8003064 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	4b14      	ldr	r3, [pc, #80]	@ (8001ad4 <Check_Tilt_State+0x7c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001a8c:	d91d      	bls.n	8001aca <Check_Tilt_State+0x72>
            ST(); is_emergency = 1;
 8001a8e:	f7ff fe6b 	bl	8001768 <ST>
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <Check_Tilt_State+0x80>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 1);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2104      	movs	r1, #4
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <Check_Tilt_State+0x78>)
 8001a9e:	f002 fac2 	bl	8004026 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 1);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2108      	movs	r1, #8
 8001aa6:	480a      	ldr	r0, [pc, #40]	@ (8001ad0 <Check_Tilt_State+0x78>)
 8001aa8:	f002 fabd 	bl	8004026 <HAL_GPIO_WritePin>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 500);
 8001aac:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <Check_Tilt_State+0x84>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001ab4:	641a      	str	r2, [r3, #64]	@ 0x40
            printf("⚠️Car Fliped!!\r\n");
 8001ab6:	480a      	ldr	r0, [pc, #40]	@ (8001ae0 <Check_Tilt_State+0x88>)
 8001ab8:	f005 f8a2 	bl	8006c00 <puts>
            tilt_start_time = 0;
 8001abc:	4b05      	ldr	r3, [pc, #20]	@ (8001ad4 <Check_Tilt_State+0x7c>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
        }
    } else { tilt_start_time = 0; }
}
 8001ac2:	e002      	b.n	8001aca <Check_Tilt_State+0x72>
    } else { tilt_start_time = 0; }
 8001ac4:	4b03      	ldr	r3, [pc, #12]	@ (8001ad4 <Check_Tilt_State+0x7c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40011000 	.word	0x40011000
 8001ad4:	20000260 	.word	0x20000260
 8001ad8:	2000025d 	.word	0x2000025d
 8001adc:	200001a0 	.word	0x200001a0
 8001ae0:	080078f0 	.word	0x080078f0

08001ae4 <Check_Fire_State>:

void Check_Fire_State(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(FLAME_GPIO_Port, FLAME_Pin) == GPIO_PIN_SET) {
 8001ae8:	2102      	movs	r1, #2
 8001aea:	4812      	ldr	r0, [pc, #72]	@ (8001b34 <Check_Fire_State+0x50>)
 8001aec:	f002 fa84 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d11b      	bne.n	8001b2e <Check_Fire_State+0x4a>
        if (is_fire == 0) {
 8001af6:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <Check_Fire_State+0x54>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d116      	bne.n	8001b2e <Check_Fire_State+0x4a>
            ST(); is_fire = 1;
 8001b00:	f7ff fe32 	bl	8001768 <ST>
 8001b04:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <Check_Fire_State+0x54>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 500);
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <Check_Fire_State+0x58>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001b12:	641a      	str	r2, [r3, #64]	@ 0x40
            HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 1);
 8001b14:	2201      	movs	r2, #1
 8001b16:	2104      	movs	r1, #4
 8001b18:	4806      	ldr	r0, [pc, #24]	@ (8001b34 <Check_Fire_State+0x50>)
 8001b1a:	f002 fa84 	bl	8004026 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 1);
 8001b1e:	2201      	movs	r2, #1
 8001b20:	2108      	movs	r1, #8
 8001b22:	4804      	ldr	r0, [pc, #16]	@ (8001b34 <Check_Fire_State+0x50>)
 8001b24:	f002 fa7f 	bl	8004026 <HAL_GPIO_WritePin>
            printf("🔥 FIRE!\r\n");
 8001b28:	4805      	ldr	r0, [pc, #20]	@ (8001b40 <Check_Fire_State+0x5c>)
 8001b2a:	f005 f869 	bl	8006c00 <puts>
        }
    }
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40011000 	.word	0x40011000
 8001b38:	2000025e 	.word	0x2000025e
 8001b3c:	200001a0 	.word	0x200001a0
 8001b40:	08007904 	.word	0x08007904

08001b44 <Avoid_Obstacle_Routine>:

void Avoid_Obstacle_Routine(void) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
    is_avoiding = 1; ST(); HAL_Delay(500);
 8001b4a:	4b90      	ldr	r3, [pc, #576]	@ (8001d8c <Avoid_Obstacle_Routine+0x248>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
 8001b50:	f7ff fe0a 	bl	8001768 <ST>
 8001b54:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b58:	f001 fa8e 	bl	8003078 <HAL_Delay>
    uint32_t last_avoid_light_check = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
    trig3(); echo_time3 = echo3(); dist3 = (echo_time3 > 0 && echo_time3 < 23000) ? (int)(17 * echo_time3 / 100) : 999; delay_us(15000);
 8001b60:	f000 f9f0 	bl	8001f44 <trig3>
 8001b64:	f000 fa04 	bl	8001f70 <echo3>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	4a89      	ldr	r2, [pc, #548]	@ (8001d90 <Avoid_Obstacle_Routine+0x24c>)
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	4b88      	ldr	r3, [pc, #544]	@ (8001d90 <Avoid_Obstacle_Routine+0x24c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00f      	beq.n	8001b96 <Avoid_Obstacle_Routine+0x52>
 8001b76:	4b86      	ldr	r3, [pc, #536]	@ (8001d90 <Avoid_Obstacle_Routine+0x24c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d809      	bhi.n	8001b96 <Avoid_Obstacle_Routine+0x52>
 8001b82:	4b83      	ldr	r3, [pc, #524]	@ (8001d90 <Avoid_Obstacle_Routine+0x24c>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	4613      	mov	r3, r2
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	4413      	add	r3, r2
 8001b8c:	4a81      	ldr	r2, [pc, #516]	@ (8001d94 <Avoid_Obstacle_Routine+0x250>)
 8001b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	e001      	b.n	8001b9a <Avoid_Obstacle_Routine+0x56>
 8001b96:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001b9a:	4a7f      	ldr	r2, [pc, #508]	@ (8001d98 <Avoid_Obstacle_Routine+0x254>)
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8001ba2:	f000 f911 	bl	8001dc8 <delay_us>
    trig4(); echo_time4 = echo4(); dist4 = (echo_time4 > 0 && echo_time4 < 23000) ? (int)(17 * echo_time4 / 100) : 999;
 8001ba6:	f000 fa23 	bl	8001ff0 <trig4>
 8001baa:	f000 fa37 	bl	800201c <echo4>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	4a7a      	ldr	r2, [pc, #488]	@ (8001d9c <Avoid_Obstacle_Routine+0x258>)
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	4b79      	ldr	r3, [pc, #484]	@ (8001d9c <Avoid_Obstacle_Routine+0x258>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d00f      	beq.n	8001bdc <Avoid_Obstacle_Routine+0x98>
 8001bbc:	4b77      	ldr	r3, [pc, #476]	@ (8001d9c <Avoid_Obstacle_Routine+0x258>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d809      	bhi.n	8001bdc <Avoid_Obstacle_Routine+0x98>
 8001bc8:	4b74      	ldr	r3, [pc, #464]	@ (8001d9c <Avoid_Obstacle_Routine+0x258>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	011b      	lsls	r3, r3, #4
 8001bd0:	4413      	add	r3, r2
 8001bd2:	4a70      	ldr	r2, [pc, #448]	@ (8001d94 <Avoid_Obstacle_Routine+0x250>)
 8001bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd8:	095b      	lsrs	r3, r3, #5
 8001bda:	e001      	b.n	8001be0 <Avoid_Obstacle_Routine+0x9c>
 8001bdc:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001be0:	4a6f      	ldr	r2, [pc, #444]	@ (8001da0 <Avoid_Obstacle_Routine+0x25c>)
 8001be2:	6013      	str	r3, [r2, #0]
    int escape_plan = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	603b      	str	r3, [r7, #0]
    if (dist3 <= 150 && dist4 > 150) escape_plan = 1; else if (dist4 <= 150 && dist3 > 150) escape_plan = 2; else if (dist3 > 150 && dist4 > 150) escape_plan = 3; else escape_plan = 4;
 8001be8:	4b6b      	ldr	r3, [pc, #428]	@ (8001d98 <Avoid_Obstacle_Routine+0x254>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2b96      	cmp	r3, #150	@ 0x96
 8001bee:	dc06      	bgt.n	8001bfe <Avoid_Obstacle_Routine+0xba>
 8001bf0:	4b6b      	ldr	r3, [pc, #428]	@ (8001da0 <Avoid_Obstacle_Routine+0x25c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b96      	cmp	r3, #150	@ 0x96
 8001bf6:	dd02      	ble.n	8001bfe <Avoid_Obstacle_Routine+0xba>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	e017      	b.n	8001c2e <Avoid_Obstacle_Routine+0xea>
 8001bfe:	4b68      	ldr	r3, [pc, #416]	@ (8001da0 <Avoid_Obstacle_Routine+0x25c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b96      	cmp	r3, #150	@ 0x96
 8001c04:	dc06      	bgt.n	8001c14 <Avoid_Obstacle_Routine+0xd0>
 8001c06:	4b64      	ldr	r3, [pc, #400]	@ (8001d98 <Avoid_Obstacle_Routine+0x254>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b96      	cmp	r3, #150	@ 0x96
 8001c0c:	dd02      	ble.n	8001c14 <Avoid_Obstacle_Routine+0xd0>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	e00c      	b.n	8001c2e <Avoid_Obstacle_Routine+0xea>
 8001c14:	4b60      	ldr	r3, [pc, #384]	@ (8001d98 <Avoid_Obstacle_Routine+0x254>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b96      	cmp	r3, #150	@ 0x96
 8001c1a:	dd06      	ble.n	8001c2a <Avoid_Obstacle_Routine+0xe6>
 8001c1c:	4b60      	ldr	r3, [pc, #384]	@ (8001da0 <Avoid_Obstacle_Routine+0x25c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b96      	cmp	r3, #150	@ 0x96
 8001c22:	dd02      	ble.n	8001c2a <Avoid_Obstacle_Routine+0xe6>
 8001c24:	2303      	movs	r3, #3
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	e001      	b.n	8001c2e <Avoid_Obstacle_Routine+0xea>
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	603b      	str	r3, [r7, #0]
    printf("Avoid: %d\r\n", escape_plan);
 8001c2e:	6839      	ldr	r1, [r7, #0]
 8001c30:	485c      	ldr	r0, [pc, #368]	@ (8001da4 <Avoid_Obstacle_Routine+0x260>)
 8001c32:	f004 ff7d 	bl	8006b30 <iprintf>
    printf("D3:%d D4:%d",dist3,dist4);
 8001c36:	4b58      	ldr	r3, [pc, #352]	@ (8001d98 <Avoid_Obstacle_Routine+0x254>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a59      	ldr	r2, [pc, #356]	@ (8001da0 <Avoid_Obstacle_Routine+0x25c>)
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4859      	ldr	r0, [pc, #356]	@ (8001da8 <Avoid_Obstacle_Routine+0x264>)
 8001c42:	f004 ff75 	bl	8006b30 <iprintf>
    while (1) {
        Check_Tilt_State(); Check_Fire_State(); Update_Face_Logic();
 8001c46:	f7ff ff07 	bl	8001a58 <Check_Tilt_State>
 8001c4a:	f7ff ff4b 	bl	8001ae4 <Check_Fire_State>
 8001c4e:	f7ff fb7f 	bl	8001350 <Update_Face_Logic>
        if (is_emergency == 1 || is_fire == 1) { ST(); is_avoiding = 0; break; }
 8001c52:	4b56      	ldr	r3, [pc, #344]	@ (8001dac <Avoid_Obstacle_Routine+0x268>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d004      	beq.n	8001c66 <Avoid_Obstacle_Routine+0x122>
 8001c5c:	4b54      	ldr	r3, [pc, #336]	@ (8001db0 <Avoid_Obstacle_Routine+0x26c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d105      	bne.n	8001c72 <Avoid_Obstacle_Routine+0x12e>
 8001c66:	f7ff fd7f 	bl	8001768 <ST>
 8001c6a:	4b48      	ldr	r3, [pc, #288]	@ (8001d8c <Avoid_Obstacle_Routine+0x248>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	701a      	strb	r2, [r3, #0]
 8001c70:	e088      	b.n	8001d84 <Avoid_Obstacle_Routine+0x240>
        if (HAL_GetTick() - last_avoid_light_check > 500) { Check_Light(); last_avoid_light_check = HAL_GetTick(); }
 8001c72:	f001 f9f7 	bl	8003064 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001c80:	d904      	bls.n	8001c8c <Avoid_Obstacle_Routine+0x148>
 8001c82:	f000 fa0b 	bl	800209c <Check_Light>
 8001c86:	f001 f9ed 	bl	8003064 <HAL_GetTick>
 8001c8a:	6078      	str	r0, [r7, #4]
        trig1(); echo_time1 = echo1(); dist1 = (echo_time1 > 0 && echo_time1 < 23000) ? (int)(17 * echo_time1 / 100) : 999; delay_us(2000);
 8001c8c:	f000 f8b4 	bl	8001df8 <trig1>
 8001c90:	f000 f8c6 	bl	8001e20 <echo1>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4a47      	ldr	r2, [pc, #284]	@ (8001db4 <Avoid_Obstacle_Routine+0x270>)
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	4b46      	ldr	r3, [pc, #280]	@ (8001db4 <Avoid_Obstacle_Routine+0x270>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00f      	beq.n	8001cc2 <Avoid_Obstacle_Routine+0x17e>
 8001ca2:	4b44      	ldr	r3, [pc, #272]	@ (8001db4 <Avoid_Obstacle_Routine+0x270>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d809      	bhi.n	8001cc2 <Avoid_Obstacle_Routine+0x17e>
 8001cae:	4b41      	ldr	r3, [pc, #260]	@ (8001db4 <Avoid_Obstacle_Routine+0x270>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	011b      	lsls	r3, r3, #4
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4a36      	ldr	r2, [pc, #216]	@ (8001d94 <Avoid_Obstacle_Routine+0x250>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	e001      	b.n	8001cc6 <Avoid_Obstacle_Routine+0x182>
 8001cc2:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001cc6:	4a3c      	ldr	r2, [pc, #240]	@ (8001db8 <Avoid_Obstacle_Routine+0x274>)
 8001cc8:	6013      	str	r3, [r2, #0]
 8001cca:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cce:	f000 f87b 	bl	8001dc8 <delay_us>
        trig2(); echo_time2 = echo2(); dist2 = (echo_time2 > 0 && echo_time2 < 23000) ? (int)(17 * echo_time2 / 100) : 999;
 8001cd2:	f000 f8e3 	bl	8001e9c <trig2>
 8001cd6:	f000 f8f7 	bl	8001ec8 <echo2>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	4a37      	ldr	r2, [pc, #220]	@ (8001dbc <Avoid_Obstacle_Routine+0x278>)
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	4b36      	ldr	r3, [pc, #216]	@ (8001dbc <Avoid_Obstacle_Routine+0x278>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d00f      	beq.n	8001d08 <Avoid_Obstacle_Routine+0x1c4>
 8001ce8:	4b34      	ldr	r3, [pc, #208]	@ (8001dbc <Avoid_Obstacle_Routine+0x278>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d809      	bhi.n	8001d08 <Avoid_Obstacle_Routine+0x1c4>
 8001cf4:	4b31      	ldr	r3, [pc, #196]	@ (8001dbc <Avoid_Obstacle_Routine+0x278>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	011b      	lsls	r3, r3, #4
 8001cfc:	4413      	add	r3, r2
 8001cfe:	4a25      	ldr	r2, [pc, #148]	@ (8001d94 <Avoid_Obstacle_Routine+0x250>)
 8001d00:	fba2 2303 	umull	r2, r3, r2, r3
 8001d04:	095b      	lsrs	r3, r3, #5
 8001d06:	e001      	b.n	8001d0c <Avoid_Obstacle_Routine+0x1c8>
 8001d08:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc0 <Avoid_Obstacle_Routine+0x27c>)
 8001d0e:	6013      	str	r3, [r2, #0]
        if (dist1 > 350 && dist2 > 350) { ST(); is_avoiding = 0; last_cmd_time = HAL_GetTick(); break; }
 8001d10:	4b29      	ldr	r3, [pc, #164]	@ (8001db8 <Avoid_Obstacle_Routine+0x274>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8001d18:	dd0f      	ble.n	8001d3a <Avoid_Obstacle_Routine+0x1f6>
 8001d1a:	4b29      	ldr	r3, [pc, #164]	@ (8001dc0 <Avoid_Obstacle_Routine+0x27c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8001d22:	dd0a      	ble.n	8001d3a <Avoid_Obstacle_Routine+0x1f6>
 8001d24:	f7ff fd20 	bl	8001768 <ST>
 8001d28:	4b18      	ldr	r3, [pc, #96]	@ (8001d8c <Avoid_Obstacle_Routine+0x248>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	f001 f999 	bl	8003064 <HAL_GetTick>
 8001d32:	4603      	mov	r3, r0
 8001d34:	4a23      	ldr	r2, [pc, #140]	@ (8001dc4 <Avoid_Obstacle_Routine+0x280>)
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	e024      	b.n	8001d84 <Avoid_Obstacle_Routine+0x240>
        switch (escape_plan) { case 1: LFRB(); break; case 2: RFLB(); break; case 3: MB(); HAL_Delay(500); escape_plan = 2; break; case 4: MB(); break; }
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	2b03      	cmp	r3, #3
 8001d40:	d81c      	bhi.n	8001d7c <Avoid_Obstacle_Routine+0x238>
 8001d42:	a201      	add	r2, pc, #4	@ (adr r2, 8001d48 <Avoid_Obstacle_Routine+0x204>)
 8001d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d48:	08001d59 	.word	0x08001d59
 8001d4c:	08001d5f 	.word	0x08001d5f
 8001d50:	08001d65 	.word	0x08001d65
 8001d54:	08001d77 	.word	0x08001d77
 8001d58:	f7ff fd80 	bl	800185c <LFRB>
 8001d5c:	e00e      	b.n	8001d7c <Avoid_Obstacle_Routine+0x238>
 8001d5e:	f7ff fd8e 	bl	800187e <RFLB>
 8001d62:	e00b      	b.n	8001d7c <Avoid_Obstacle_Routine+0x238>
 8001d64:	f7ff fc5e 	bl	8001624 <MB>
 8001d68:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d6c:	f001 f984 	bl	8003078 <HAL_Delay>
 8001d70:	2302      	movs	r3, #2
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	e002      	b.n	8001d7c <Avoid_Obstacle_Routine+0x238>
 8001d76:	f7ff fc55 	bl	8001624 <MB>
 8001d7a:	bf00      	nop
        HAL_Delay(100);
 8001d7c:	2064      	movs	r0, #100	@ 0x64
 8001d7e:	f001 f97b 	bl	8003078 <HAL_Delay>
        Check_Tilt_State(); Check_Fire_State(); Update_Face_Logic();
 8001d82:	e760      	b.n	8001c46 <Avoid_Obstacle_Routine+0x102>
    }
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	2000025c 	.word	0x2000025c
 8001d90:	20000240 	.word	0x20000240
 8001d94:	51eb851f 	.word	0x51eb851f
 8001d98:	20000250 	.word	0x20000250
 8001d9c:	20000244 	.word	0x20000244
 8001da0:	20000254 	.word	0x20000254
 8001da4:	08007910 	.word	0x08007910
 8001da8:	0800791c 	.word	0x0800791c
 8001dac:	2000025d 	.word	0x2000025d
 8001db0:	2000025e 	.word	0x2000025e
 8001db4:	20000238 	.word	0x20000238
 8001db8:	20000248 	.word	0x20000248
 8001dbc:	2000023c 	.word	0x2000023c
 8001dc0:	2000024c 	.word	0x2000024c
 8001dc4:	20000258 	.word	0x20000258

08001dc8 <delay_us>:

void timer_start(void) { HAL_TIM_Base_Start(&htim2); }
void delay_us(uint16_t us) { __HAL_TIM_SET_COUNTER(&htim2, 0); while((__HAL_TIM_GET_COUNTER(&htim2)) < us); }
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	80fb      	strh	r3, [r7, #6]
 8001dd2:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <delay_us+0x2c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dda:	bf00      	nop
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <delay_us+0x2c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d3f9      	bcc.n	8001ddc <delay_us+0x14>
 8001de8:	bf00      	nop
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr
 8001df4:	20000158 	.word	0x20000158

08001df8 <trig1>:
void trig1(void) { HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, LOW); }
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	2180      	movs	r1, #128	@ 0x80
 8001e00:	4806      	ldr	r0, [pc, #24]	@ (8001e1c <trig1+0x24>)
 8001e02:	f002 f910 	bl	8004026 <HAL_GPIO_WritePin>
 8001e06:	200a      	movs	r0, #10
 8001e08:	f7ff ffde 	bl	8001dc8 <delay_us>
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2180      	movs	r1, #128	@ 0x80
 8001e10:	4802      	ldr	r0, [pc, #8]	@ (8001e1c <trig1+0x24>)
 8001e12:	f002 f908 	bl	8004026 <HAL_GPIO_WritePin>
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40011000 	.word	0x40011000

08001e20 <echo1>:
long unsigned int echo1(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == HIGH) { timeout++; if(timeout > 20000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	2300      	movs	r3, #0
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	e009      	b.n	8001e44 <echo1+0x24>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3301      	adds	r3, #1
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	dd01      	ble.n	8001e44 <echo1+0x24>
 8001e40:	2300      	movs	r3, #0
 8001e42:	e023      	b.n	8001e8c <echo1+0x6c>
 8001e44:	2101      	movs	r1, #1
 8001e46:	4813      	ldr	r0, [pc, #76]	@ (8001e94 <echo1+0x74>)
 8001e48:	f002 f8d6 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0ee      	beq.n	8001e30 <echo1+0x10>
 8001e52:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <echo1+0x78>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2200      	movs	r2, #0
 8001e58:	625a      	str	r2, [r3, #36]	@ 0x24
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	e009      	b.n	8001e74 <echo1+0x54>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3301      	adds	r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	dd01      	ble.n	8001e74 <echo1+0x54>
 8001e70:	2300      	movs	r3, #0
 8001e72:	e00b      	b.n	8001e8c <echo1+0x6c>
 8001e74:	2101      	movs	r1, #1
 8001e76:	4807      	ldr	r0, [pc, #28]	@ (8001e94 <echo1+0x74>)
 8001e78:	f002 f8be 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d0ee      	beq.n	8001e60 <echo1+0x40>
 8001e82:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <echo1+0x78>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e88:	603b      	str	r3, [r7, #0]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40010c00 	.word	0x40010c00
 8001e98:	20000158 	.word	0x20000158

08001e9c <trig2>:
void trig2(void) { HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, LOW); }
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ea6:	4807      	ldr	r0, [pc, #28]	@ (8001ec4 <trig2+0x28>)
 8001ea8:	f002 f8bd 	bl	8004026 <HAL_GPIO_WritePin>
 8001eac:	200a      	movs	r0, #10
 8001eae:	f7ff ff8b 	bl	8001dc8 <delay_us>
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <trig2+0x28>)
 8001eba:	f002 f8b4 	bl	8004026 <HAL_GPIO_WritePin>
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40010800 	.word	0x40010800

08001ec8 <echo2>:
long unsigned int echo2(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) == HIGH) { timeout++; if(timeout > 20000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	2300      	movs	r3, #0
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	e009      	b.n	8001eec <echo2+0x24>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3301      	adds	r3, #1
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	dd01      	ble.n	8001eec <echo2+0x24>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	e023      	b.n	8001f34 <echo2+0x6c>
 8001eec:	2110      	movs	r1, #16
 8001eee:	4813      	ldr	r0, [pc, #76]	@ (8001f3c <echo2+0x74>)
 8001ef0:	f002 f882 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0ee      	beq.n	8001ed8 <echo2+0x10>
 8001efa:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <echo2+0x78>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2200      	movs	r2, #0
 8001f00:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f02:	2300      	movs	r3, #0
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	e009      	b.n	8001f1c <echo2+0x54>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001f14:	4293      	cmp	r3, r2
 8001f16:	dd01      	ble.n	8001f1c <echo2+0x54>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	e00b      	b.n	8001f34 <echo2+0x6c>
 8001f1c:	2110      	movs	r1, #16
 8001f1e:	4807      	ldr	r0, [pc, #28]	@ (8001f3c <echo2+0x74>)
 8001f20:	f002 f86a 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d0ee      	beq.n	8001f08 <echo2+0x40>
 8001f2a:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <echo2+0x78>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f30:	603b      	str	r3, [r7, #0]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40010800 	.word	0x40010800
 8001f40:	20000158 	.word	0x20000158

08001f44 <trig3>:
void trig3(void) { HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, LOW); }
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f4e:	4807      	ldr	r0, [pc, #28]	@ (8001f6c <trig3+0x28>)
 8001f50:	f002 f869 	bl	8004026 <HAL_GPIO_WritePin>
 8001f54:	200a      	movs	r0, #10
 8001f56:	f7ff ff37 	bl	8001dc8 <delay_us>
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f60:	4802      	ldr	r0, [pc, #8]	@ (8001f6c <trig3+0x28>)
 8001f62:	f002 f860 	bl	8004026 <HAL_GPIO_WritePin>
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40010c00 	.word	0x40010c00

08001f70 <echo3>:
long unsigned int echo3(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO3_GPIO_Port, ECHO3_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO3_GPIO_Port, ECHO3_Pin) == HIGH) { timeout++; if(timeout > 40000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	2300      	movs	r3, #0
 8001f78:	603b      	str	r3, [r7, #0]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	607b      	str	r3, [r7, #4]
 8001f7e:	e009      	b.n	8001f94 <echo3+0x24>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3301      	adds	r3, #1
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	dd01      	ble.n	8001f94 <echo3+0x24>
 8001f90:	2300      	movs	r3, #0
 8001f92:	e025      	b.n	8001fe0 <echo3+0x70>
 8001f94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f98:	4813      	ldr	r0, [pc, #76]	@ (8001fe8 <echo3+0x78>)
 8001f9a:	f002 f82d 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0ed      	beq.n	8001f80 <echo3+0x10>
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <echo3+0x7c>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fac:	2300      	movs	r3, #0
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	e009      	b.n	8001fc6 <echo3+0x56>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	dd01      	ble.n	8001fc6 <echo3+0x56>
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e00c      	b.n	8001fe0 <echo3+0x70>
 8001fc6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fca:	4807      	ldr	r0, [pc, #28]	@ (8001fe8 <echo3+0x78>)
 8001fcc:	f002 f814 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d0ed      	beq.n	8001fb2 <echo3+0x42>
 8001fd6:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <echo3+0x7c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fdc:	603b      	str	r3, [r7, #0]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40010c00 	.word	0x40010c00
 8001fec:	20000158 	.word	0x20000158

08001ff0 <trig4>:
void trig4(void) { HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, HIGH); delay_us(10); HAL_GPIO_WritePin(TRIG4_GPIO_Port, TRIG4_Pin, LOW); }
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ffa:	4807      	ldr	r0, [pc, #28]	@ (8002018 <trig4+0x28>)
 8001ffc:	f002 f813 	bl	8004026 <HAL_GPIO_WritePin>
 8002000:	200a      	movs	r0, #10
 8002002:	f7ff fee1 	bl	8001dc8 <delay_us>
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <trig4+0x28>)
 800200e:	f002 f80a 	bl	8004026 <HAL_GPIO_WritePin>
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40010c00 	.word	0x40010c00

0800201c <echo4>:
long unsigned int echo4(void) { long unsigned int echo = 0; int timeout = 0; while(HAL_GPIO_ReadPin(ECHO4_GPIO_Port, ECHO4_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; } __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0; while(HAL_GPIO_ReadPin(ECHO4_GPIO_Port, ECHO4_Pin) == HIGH) { timeout++; if(timeout > 40000) return 0; } echo = __HAL_TIM_GET_COUNTER(&htim2); return echo; }
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	2300      	movs	r3, #0
 8002024:	603b      	str	r3, [r7, #0]
 8002026:	2300      	movs	r3, #0
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	e009      	b.n	8002040 <echo4+0x24>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3301      	adds	r3, #1
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002038:	4293      	cmp	r3, r2
 800203a:	dd01      	ble.n	8002040 <echo4+0x24>
 800203c:	2300      	movs	r3, #0
 800203e:	e025      	b.n	800208c <echo4+0x70>
 8002040:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002044:	4813      	ldr	r0, [pc, #76]	@ (8002094 <echo4+0x78>)
 8002046:	f001 ffd7 	bl	8003ff8 <HAL_GPIO_ReadPin>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0ed      	beq.n	800202c <echo4+0x10>
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <echo4+0x7c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2200      	movs	r2, #0
 8002056:	625a      	str	r2, [r3, #36]	@ 0x24
 8002058:	2300      	movs	r3, #0
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	e009      	b.n	8002072 <echo4+0x56>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3301      	adds	r3, #1
 8002062:	607b      	str	r3, [r7, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f649 4240 	movw	r2, #40000	@ 0x9c40
 800206a:	4293      	cmp	r3, r2
 800206c:	dd01      	ble.n	8002072 <echo4+0x56>
 800206e:	2300      	movs	r3, #0
 8002070:	e00c      	b.n	800208c <echo4+0x70>
 8002072:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002076:	4807      	ldr	r0, [pc, #28]	@ (8002094 <echo4+0x78>)
 8002078:	f001 ffbe 	bl	8003ff8 <HAL_GPIO_ReadPin>
 800207c:	4603      	mov	r3, r0
 800207e:	2b01      	cmp	r3, #1
 8002080:	d0ed      	beq.n	800205e <echo4+0x42>
 8002082:	4b05      	ldr	r3, [pc, #20]	@ (8002098 <echo4+0x7c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	603b      	str	r3, [r7, #0]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40010c00 	.word	0x40010c00
 8002098:	20000158 	.word	0x20000158

0800209c <Check_Light>:

void Check_Light(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
    uint32_t adc_value = 0; float voltage = 0.0f;
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	f04f 0300 	mov.w	r3, #0
 80020aa:	603b      	str	r3, [r7, #0]
    HAL_ADC_Start(&hadc1);
 80020ac:	4828      	ldr	r0, [pc, #160]	@ (8002150 <Check_Light+0xb4>)
 80020ae:	f001 f8df 	bl	8003270 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 80020b2:	2164      	movs	r1, #100	@ 0x64
 80020b4:	4826      	ldr	r0, [pc, #152]	@ (8002150 <Check_Light+0xb4>)
 80020b6:	f001 f9b5 	bl	8003424 <HAL_ADC_PollForConversion>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d13f      	bne.n	8002140 <Check_Light+0xa4>
        adc_value = HAL_ADC_GetValue(&hadc1); voltage = (adc_value * 3.3f) / 4095.0f;
 80020c0:	4823      	ldr	r0, [pc, #140]	@ (8002150 <Check_Light+0xb4>)
 80020c2:	f001 fab5 	bl	8003630 <HAL_ADC_GetValue>
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7fe f8f5 	bl	80002b8 <__aeabi_ui2f>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4920      	ldr	r1, [pc, #128]	@ (8002154 <Check_Light+0xb8>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe f948 	bl	8000368 <__aeabi_fmul>
 80020d8:	4603      	mov	r3, r0
 80020da:	491f      	ldr	r1, [pc, #124]	@ (8002158 <Check_Light+0xbc>)
 80020dc:	4618      	mov	r0, r3
 80020de:	f7fe f9f7 	bl	80004d0 <__aeabi_fdiv>
 80020e2:	4603      	mov	r3, r0
 80020e4:	603b      	str	r3, [r7, #0]
        if (voltage < 2.0f && is_fire == 0) { HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 1); HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 1); printf("Dark\r\n"); }
 80020e6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80020ea:	6838      	ldr	r0, [r7, #0]
 80020ec:	f7fe fada 	bl	80006a4 <__aeabi_fcmplt>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d012      	beq.n	800211c <Check_Light+0x80>
 80020f6:	4b19      	ldr	r3, [pc, #100]	@ (800215c <Check_Light+0xc0>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10d      	bne.n	800211c <Check_Light+0x80>
 8002100:	2201      	movs	r2, #1
 8002102:	2104      	movs	r1, #4
 8002104:	4816      	ldr	r0, [pc, #88]	@ (8002160 <Check_Light+0xc4>)
 8002106:	f001 ff8e 	bl	8004026 <HAL_GPIO_WritePin>
 800210a:	2201      	movs	r2, #1
 800210c:	2108      	movs	r1, #8
 800210e:	4814      	ldr	r0, [pc, #80]	@ (8002160 <Check_Light+0xc4>)
 8002110:	f001 ff89 	bl	8004026 <HAL_GPIO_WritePin>
 8002114:	4813      	ldr	r0, [pc, #76]	@ (8002164 <Check_Light+0xc8>)
 8002116:	f004 fd73 	bl	8006c00 <puts>
 800211a:	e011      	b.n	8002140 <Check_Light+0xa4>
        else if (is_fire == 0) { HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 0); HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 0); printf("Bright\r\n"); }
 800211c:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <Check_Light+0xc0>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10c      	bne.n	8002140 <Check_Light+0xa4>
 8002126:	2200      	movs	r2, #0
 8002128:	2104      	movs	r1, #4
 800212a:	480d      	ldr	r0, [pc, #52]	@ (8002160 <Check_Light+0xc4>)
 800212c:	f001 ff7b 	bl	8004026 <HAL_GPIO_WritePin>
 8002130:	2200      	movs	r2, #0
 8002132:	2108      	movs	r1, #8
 8002134:	480a      	ldr	r0, [pc, #40]	@ (8002160 <Check_Light+0xc4>)
 8002136:	f001 ff76 	bl	8004026 <HAL_GPIO_WritePin>
 800213a:	480b      	ldr	r0, [pc, #44]	@ (8002168 <Check_Light+0xcc>)
 800213c:	f004 fd60 	bl	8006c00 <puts>
    }
    HAL_ADC_Stop(&hadc1);
 8002140:	4803      	ldr	r0, [pc, #12]	@ (8002150 <Check_Light+0xb4>)
 8002142:	f001 f943 	bl	80033cc <HAL_ADC_Stop>
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000088 	.word	0x20000088
 8002154:	40533333 	.word	0x40533333
 8002158:	457ff000 	.word	0x457ff000
 800215c:	2000025e 	.word	0x2000025e
 8002160:	40011000 	.word	0x40011000
 8002164:	08007928 	.word	0x08007928
 8002168:	08007930 	.word	0x08007930

0800216c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { }
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	80fb      	strh	r3, [r7, #6]
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002186:	f000 ff15 	bl	8002fb4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800218a:	f000 f9b3 	bl	80024f4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800218e:	f000 fbbb 	bl	8002908 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002192:	f000 fb8f 	bl	80028b4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002196:	f000 fac9 	bl	800272c <MX_TIM2_Init>
  MX_ADC1_Init();
 800219a:	f000 fa03 	bl	80025a4 <MX_ADC1_Init>
  MX_TIM3_Init();
 800219e:	f000 fb11 	bl	80027c4 <MX_TIM3_Init>
  MX_SPI1_Init();
 80021a2:	f000 fa3d 	bl	8002620 <MX_SPI1_Init>
  MX_TIM1_Init();
 80021a6:	f000 fa71 	bl	800268c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  // [초음파용 타이머 시작]
  HAL_TIM_Base_Start(&htim2);
 80021aa:	4894      	ldr	r0, [pc, #592]	@ (80023fc <main+0x27c>)
 80021ac:	f002 ffb8 	bl	8005120 <HAL_TIM_Base_Start>

  // [DHT11용 타이머 시작]
  HAL_TIM_Base_Start(&htim1);
 80021b0:	4893      	ldr	r0, [pc, #588]	@ (8002400 <main+0x280>)
 80021b2:	f002 ffb5 	bl	8005120 <HAL_TIM_Base_Start>

  // [LCD 초기화]
  LCD_Init();
 80021b6:	f7ff f873 	bl	80012a0 <LCD_Init>
  LCD_Clear(BLUE);
 80021ba:	201f      	movs	r0, #31
 80021bc:	f7fe fcdc 	bl	8000b78 <LCD_Clear>
  Draw_Expression(EXPR_HAPPY, BLUE);
 80021c0:	211f      	movs	r1, #31
 80021c2:	2001      	movs	r0, #1
 80021c4:	f7ff f82c 	bl	8001220 <Draw_Expression>

  // [부저 초기화]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80021c8:	4b8e      	ldr	r3, [pc, #568]	@ (8002404 <main+0x284>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2200      	movs	r2, #0
 80021ce:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80021d0:	210c      	movs	r1, #12
 80021d2:	488c      	ldr	r0, [pc, #560]	@ (8002404 <main+0x284>)
 80021d4:	f003 f846 	bl	8005264 <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 80021d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021dc:	f000 ff4c 	bl	8003078 <HAL_Delay>

  is_fire = 0; is_emergency = 0;
 80021e0:	4b89      	ldr	r3, [pc, #548]	@ (8002408 <main+0x288>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
 80021e6:	4b89      	ldr	r3, [pc, #548]	@ (800240c <main+0x28c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]

  // [UART 수신 인터럽트 시작]
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 80021ec:	2201      	movs	r2, #1
 80021ee:	4988      	ldr	r1, [pc, #544]	@ (8002410 <main+0x290>)
 80021f0:	4888      	ldr	r0, [pc, #544]	@ (8002414 <main+0x294>)
 80021f2:	f003 fe4c 	bl	8005e8e <HAL_UART_Receive_IT>
  printf("\n=== SmartGuardRover With Face LCD ===\n");
 80021f6:	4888      	ldr	r0, [pc, #544]	@ (8002418 <main+0x298>)
 80021f8:	f004 fd02 	bl	8006c00 <puts>
  last_cmd_time = HAL_GetTick();
 80021fc:	f000 ff32 	bl	8003064 <HAL_GetTick>
 8002200:	4603      	mov	r3, r0
 8002202:	4a86      	ldr	r2, [pc, #536]	@ (800241c <main+0x29c>)
 8002204:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_print_time = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
  uint32_t last_light_check_time = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
  static uint32_t last_dht_time = 0;

  while (1)
  {
      Check_Tilt_State();
 800220e:	f7ff fc23 	bl	8001a58 <Check_Tilt_State>
      Check_Fire_State();
 8002212:	f7ff fc67 	bl	8001ae4 <Check_Fire_State>
      Update_Face_Logic();
 8002216:	f7ff f89b 	bl	8001350 <Update_Face_Logic>

      // [전복 처리]
      if (is_emergency == 1)
 800221a:	4b7c      	ldr	r3, [pc, #496]	@ (800240c <main+0x28c>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b01      	cmp	r3, #1
 8002222:	d145      	bne.n	80022b0 <main+0x130>
      {
          ST();
 8002224:	f7ff faa0 	bl	8001768 <ST>
          // 복구 확인
          if (HAL_GPIO_ReadPin(C6_GPIO_Port, C6_Pin) == GPIO_PIN_RESET) {
 8002228:	2140      	movs	r1, #64	@ 0x40
 800222a:	487d      	ldr	r0, [pc, #500]	@ (8002420 <main+0x2a0>)
 800222c:	f001 fee4 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	f040 814b 	bne.w	80024ce <main+0x34e>
              int clear_cnt = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
              for(int i=0; i<20; i++) {
 800223c:	2300      	movs	r3, #0
 800223e:	60bb      	str	r3, [r7, #8]
 8002240:	e012      	b.n	8002268 <main+0xe8>
                  HAL_Delay(100);
 8002242:	2064      	movs	r0, #100	@ 0x64
 8002244:	f000 ff18 	bl	8003078 <HAL_Delay>
                  if(HAL_GPIO_ReadPin(C6_GPIO_Port, C6_Pin) == GPIO_PIN_SET) { clear_cnt = 0; break; }
 8002248:	2140      	movs	r1, #64	@ 0x40
 800224a:	4875      	ldr	r0, [pc, #468]	@ (8002420 <main+0x2a0>)
 800224c:	f001 fed4 	bl	8003ff8 <HAL_GPIO_ReadPin>
 8002250:	4603      	mov	r3, r0
 8002252:	2b01      	cmp	r3, #1
 8002254:	d102      	bne.n	800225c <main+0xdc>
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	e008      	b.n	800226e <main+0xee>
                  clear_cnt++;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	3301      	adds	r3, #1
 8002260:	60fb      	str	r3, [r7, #12]
              for(int i=0; i<20; i++) {
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3301      	adds	r3, #1
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b13      	cmp	r3, #19
 800226c:	dde9      	ble.n	8002242 <main+0xc2>
              }
              if(clear_cnt >= 20) {
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2b13      	cmp	r3, #19
 8002272:	f340 812c 	ble.w	80024ce <main+0x34e>
                  is_emergency = 0; is_avoiding = 0;
 8002276:	4b65      	ldr	r3, [pc, #404]	@ (800240c <main+0x28c>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]
 800227c:	4b69      	ldr	r3, [pc, #420]	@ (8002424 <main+0x2a4>)
 800227e:	2200      	movs	r2, #0
 8002280:	701a      	strb	r2, [r3, #0]
                  last_cmd_time = HAL_GetTick();
 8002282:	f000 feef 	bl	8003064 <HAL_GetTick>
 8002286:	4603      	mov	r3, r0
 8002288:	4a64      	ldr	r2, [pc, #400]	@ (800241c <main+0x29c>)
 800228a:	6013      	str	r3, [r2, #0]
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 800228c:	4b5d      	ldr	r3, [pc, #372]	@ (8002404 <main+0x284>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2200      	movs	r2, #0
 8002292:	641a      	str	r2, [r3, #64]	@ 0x40
                  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 0);
 8002294:	2200      	movs	r2, #0
 8002296:	2104      	movs	r1, #4
 8002298:	4861      	ldr	r0, [pc, #388]	@ (8002420 <main+0x2a0>)
 800229a:	f001 fec4 	bl	8004026 <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 0);
 800229e:	2200      	movs	r2, #0
 80022a0:	2108      	movs	r1, #8
 80022a2:	485f      	ldr	r0, [pc, #380]	@ (8002420 <main+0x2a0>)
 80022a4:	f001 febf 	bl	8004026 <HAL_GPIO_WritePin>
                  printf("Car Recovered!\r\n");
 80022a8:	485f      	ldr	r0, [pc, #380]	@ (8002428 <main+0x2a8>)
 80022aa:	f004 fca9 	bl	8006c00 <puts>
                  continue;
 80022ae:	e113      	b.n	80024d8 <main+0x358>
          }
          continue;
      }

      // [화재 처리]
      if (is_fire == 1)
 80022b0:	4b55      	ldr	r3, [pc, #340]	@ (8002408 <main+0x288>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d145      	bne.n	8002346 <main+0x1c6>
      {
          ST();
 80022ba:	f7ff fa55 	bl	8001768 <ST>
          // 복구 확인
          if (HAL_GPIO_ReadPin(FLAME_GPIO_Port, FLAME_Pin) == GPIO_PIN_RESET) {
 80022be:	2102      	movs	r1, #2
 80022c0:	4857      	ldr	r0, [pc, #348]	@ (8002420 <main+0x2a0>)
 80022c2:	f001 fe99 	bl	8003ff8 <HAL_GPIO_ReadPin>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	f040 8102 	bne.w	80024d2 <main+0x352>
              int clear_cnt = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	607b      	str	r3, [r7, #4]
              for(int i=0; i<20; i++) {
 80022d2:	2300      	movs	r3, #0
 80022d4:	603b      	str	r3, [r7, #0]
 80022d6:	e012      	b.n	80022fe <main+0x17e>
                  HAL_Delay(100);
 80022d8:	2064      	movs	r0, #100	@ 0x64
 80022da:	f000 fecd 	bl	8003078 <HAL_Delay>
                  if(HAL_GPIO_ReadPin(FLAME_GPIO_Port, FLAME_Pin) == GPIO_PIN_SET) { clear_cnt = 0; break; }
 80022de:	2102      	movs	r1, #2
 80022e0:	484f      	ldr	r0, [pc, #316]	@ (8002420 <main+0x2a0>)
 80022e2:	f001 fe89 	bl	8003ff8 <HAL_GPIO_ReadPin>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d102      	bne.n	80022f2 <main+0x172>
 80022ec:	2300      	movs	r3, #0
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	e008      	b.n	8002304 <main+0x184>
                  clear_cnt++;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3301      	adds	r3, #1
 80022f6:	607b      	str	r3, [r7, #4]
              for(int i=0; i<20; i++) {
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	3301      	adds	r3, #1
 80022fc:	603b      	str	r3, [r7, #0]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2b13      	cmp	r3, #19
 8002302:	dde9      	ble.n	80022d8 <main+0x158>
              }
              if(clear_cnt >= 20) {
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b13      	cmp	r3, #19
 8002308:	f340 80e3 	ble.w	80024d2 <main+0x352>
                  is_fire = 0;
 800230c:	4b3e      	ldr	r3, [pc, #248]	@ (8002408 <main+0x288>)
 800230e:	2200      	movs	r2, #0
 8002310:	701a      	strb	r2, [r3, #0]
                  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8002312:	4b3c      	ldr	r3, [pc, #240]	@ (8002404 <main+0x284>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2200      	movs	r2, #0
 8002318:	641a      	str	r2, [r3, #64]	@ 0x40
                  HAL_GPIO_WritePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2104      	movs	r1, #4
 800231e:	4840      	ldr	r0, [pc, #256]	@ (8002420 <main+0x2a0>)
 8002320:	f001 fe81 	bl	8004026 <HAL_GPIO_WritePin>
                  HAL_GPIO_WritePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin, 0);
 8002324:	2200      	movs	r2, #0
 8002326:	2108      	movs	r1, #8
 8002328:	483d      	ldr	r0, [pc, #244]	@ (8002420 <main+0x2a0>)
 800232a:	f001 fe7c 	bl	8004026 <HAL_GPIO_WritePin>
                  is_avoiding = 0; last_cmd_time = HAL_GetTick();
 800232e:	4b3d      	ldr	r3, [pc, #244]	@ (8002424 <main+0x2a4>)
 8002330:	2200      	movs	r2, #0
 8002332:	701a      	strb	r2, [r3, #0]
 8002334:	f000 fe96 	bl	8003064 <HAL_GetTick>
 8002338:	4603      	mov	r3, r0
 800233a:	4a38      	ldr	r2, [pc, #224]	@ (800241c <main+0x29c>)
 800233c:	6013      	str	r3, [r2, #0]
                  printf("FIRE OFF!\r\n");
 800233e:	483b      	ldr	r0, [pc, #236]	@ (800242c <main+0x2ac>)
 8002340:	f004 fc5e 	bl	8006c00 <puts>
                  continue;
 8002344:	e0c8      	b.n	80024d8 <main+0x358>
              }
          }
          continue;
      }

      if (HAL_GetTick() - last_light_check_time > 2000) { Check_Light(); last_light_check_time = HAL_GetTick(); }
 8002346:	f000 fe8d 	bl	8003064 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002354:	d904      	bls.n	8002360 <main+0x1e0>
 8002356:	f7ff fea1 	bl	800209c <Check_Light>
 800235a:	f000 fe83 	bl	8003064 <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]
      if (is_avoiding == 1) continue;
 8002360:	4b30      	ldr	r3, [pc, #192]	@ (8002424 <main+0x2a4>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b01      	cmp	r3, #1
 8002368:	f000 80b5 	beq.w	80024d6 <main+0x356>
      if (HAL_GetTick() - last_cmd_time > AUTO_STOP_DELAY) ST();
 800236c:	f000 fe7a 	bl	8003064 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	4b2a      	ldr	r3, [pc, #168]	@ (800241c <main+0x29c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2bc8      	cmp	r3, #200	@ 0xc8
 800237a:	d901      	bls.n	8002380 <main+0x200>
 800237c:	f7ff f9f4 	bl	8001768 <ST>

      trig1(); echo_time1 = echo1(); dist1 = (echo_time1 > 0 && echo_time1 < 23000) ? (int)(17 * echo_time1 / 100) : 999; delay_us(5000);
 8002380:	f7ff fd3a 	bl	8001df8 <trig1>
 8002384:	f7ff fd4c 	bl	8001e20 <echo1>
 8002388:	4603      	mov	r3, r0
 800238a:	4a29      	ldr	r2, [pc, #164]	@ (8002430 <main+0x2b0>)
 800238c:	6013      	str	r3, [r2, #0]
 800238e:	4b28      	ldr	r3, [pc, #160]	@ (8002430 <main+0x2b0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00f      	beq.n	80023b6 <main+0x236>
 8002396:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <main+0x2b0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 800239e:	4293      	cmp	r3, r2
 80023a0:	d809      	bhi.n	80023b6 <main+0x236>
 80023a2:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <main+0x2b0>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	4413      	add	r3, r2
 80023ac:	4a21      	ldr	r2, [pc, #132]	@ (8002434 <main+0x2b4>)
 80023ae:	fba2 2303 	umull	r2, r3, r2, r3
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	e001      	b.n	80023ba <main+0x23a>
 80023b6:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80023ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002438 <main+0x2b8>)
 80023bc:	6013      	str	r3, [r2, #0]
 80023be:	f241 3088 	movw	r0, #5000	@ 0x1388
 80023c2:	f7ff fd01 	bl	8001dc8 <delay_us>
      trig2(); echo_time2 = echo2(); dist2 = (echo_time2 > 0 && echo_time2 < 23000) ? (int)(17 * echo_time2 / 100) : 999;
 80023c6:	f7ff fd69 	bl	8001e9c <trig2>
 80023ca:	f7ff fd7d 	bl	8001ec8 <echo2>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4a1a      	ldr	r2, [pc, #104]	@ (800243c <main+0x2bc>)
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	4b19      	ldr	r3, [pc, #100]	@ (800243c <main+0x2bc>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d031      	beq.n	8002440 <main+0x2c0>
 80023dc:	4b17      	ldr	r3, [pc, #92]	@ (800243c <main+0x2bc>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d82b      	bhi.n	8002440 <main+0x2c0>
 80023e8:	4b14      	ldr	r3, [pc, #80]	@ (800243c <main+0x2bc>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4613      	mov	r3, r2
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	4413      	add	r3, r2
 80023f2:	4a10      	ldr	r2, [pc, #64]	@ (8002434 <main+0x2b4>)
 80023f4:	fba2 2303 	umull	r2, r3, r2, r3
 80023f8:	095b      	lsrs	r3, r3, #5
 80023fa:	e023      	b.n	8002444 <main+0x2c4>
 80023fc:	20000158 	.word	0x20000158
 8002400:	20000110 	.word	0x20000110
 8002404:	200001a0 	.word	0x200001a0
 8002408:	2000025e 	.word	0x2000025e
 800240c:	2000025d 	.word	0x2000025d
 8002410:	20000235 	.word	0x20000235
 8002414:	200001e8 	.word	0x200001e8
 8002418:	08007938 	.word	0x08007938
 800241c:	20000258 	.word	0x20000258
 8002420:	40011000 	.word	0x40011000
 8002424:	2000025c 	.word	0x2000025c
 8002428:	08007960 	.word	0x08007960
 800242c:	08007970 	.word	0x08007970
 8002430:	20000238 	.word	0x20000238
 8002434:	51eb851f 	.word	0x51eb851f
 8002438:	20000248 	.word	0x20000248
 800243c:	2000023c 	.word	0x2000023c
 8002440:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002444:	4a25      	ldr	r2, [pc, #148]	@ (80024dc <main+0x35c>)
 8002446:	6013      	str	r3, [r2, #0]

      if ((dist1 < 150 && dist1 > 0) || (dist2 < 150 && dist2 > 0)) Avoid_Obstacle_Routine();
 8002448:	4b25      	ldr	r3, [pc, #148]	@ (80024e0 <main+0x360>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b95      	cmp	r3, #149	@ 0x95
 800244e:	dc03      	bgt.n	8002458 <main+0x2d8>
 8002450:	4b23      	ldr	r3, [pc, #140]	@ (80024e0 <main+0x360>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	dc07      	bgt.n	8002468 <main+0x2e8>
 8002458:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <main+0x35c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b95      	cmp	r3, #149	@ 0x95
 800245e:	dc05      	bgt.n	800246c <main+0x2ec>
 8002460:	4b1e      	ldr	r3, [pc, #120]	@ (80024dc <main+0x35c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	dd01      	ble.n	800246c <main+0x2ec>
 8002468:	f7ff fb6c 	bl	8001b44 <Avoid_Obstacle_Routine>
      if (HAL_GetTick() - last_print_time > 200) { printf("D: %d, %d\r\n", dist1, dist2); last_print_time = HAL_GetTick(); }
 800246c:	f000 fdfa 	bl	8003064 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2bc8      	cmp	r3, #200	@ 0xc8
 8002478:	d90a      	bls.n	8002490 <main+0x310>
 800247a:	4b19      	ldr	r3, [pc, #100]	@ (80024e0 <main+0x360>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a17      	ldr	r2, [pc, #92]	@ (80024dc <main+0x35c>)
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	4619      	mov	r1, r3
 8002484:	4817      	ldr	r0, [pc, #92]	@ (80024e4 <main+0x364>)
 8002486:	f004 fb53 	bl	8006b30 <iprintf>
 800248a:	f000 fdeb 	bl	8003064 <HAL_GetTick>
 800248e:	6178      	str	r0, [r7, #20]

      // [온습도 측정 - 2초 간격]
      if(HAL_GetTick() - last_dht_time >= 2000)
 8002490:	f000 fde8 	bl	8003064 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	4b14      	ldr	r3, [pc, #80]	@ (80024e8 <main+0x368>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80024a0:	f4ff aeb5 	bcc.w	800220e <main+0x8e>
      {
          if(DHT11_ReadData(&dht11_data)) {
 80024a4:	4811      	ldr	r0, [pc, #68]	@ (80024ec <main+0x36c>)
 80024a6:	f7fe fa0b 	bl	80008c0 <DHT11_ReadData>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d008      	beq.n	80024c2 <main+0x342>
              printf("Temp: %d°C, Hum: %d%%\r\n", dht11_data.temperature, dht11_data.humidity);
 80024b0:	4b0e      	ldr	r3, [pc, #56]	@ (80024ec <main+0x36c>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4619      	mov	r1, r3
 80024b6:	4b0d      	ldr	r3, [pc, #52]	@ (80024ec <main+0x36c>)
 80024b8:	785b      	ldrb	r3, [r3, #1]
 80024ba:	461a      	mov	r2, r3
 80024bc:	480c      	ldr	r0, [pc, #48]	@ (80024f0 <main+0x370>)
 80024be:	f004 fb37 	bl	8006b30 <iprintf>
          }
          last_dht_time = HAL_GetTick();
 80024c2:	f000 fdcf 	bl	8003064 <HAL_GetTick>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4a07      	ldr	r2, [pc, #28]	@ (80024e8 <main+0x368>)
 80024ca:	6013      	str	r3, [r2, #0]
 80024cc:	e69f      	b.n	800220e <main+0x8e>
          continue;
 80024ce:	bf00      	nop
 80024d0:	e69d      	b.n	800220e <main+0x8e>
          continue;
 80024d2:	bf00      	nop
 80024d4:	e69b      	b.n	800220e <main+0x8e>
      if (is_avoiding == 1) continue;
 80024d6:	bf00      	nop
      Check_Tilt_State();
 80024d8:	e699      	b.n	800220e <main+0x8e>
 80024da:	bf00      	nop
 80024dc:	2000024c 	.word	0x2000024c
 80024e0:	20000248 	.word	0x20000248
 80024e4:	0800797c 	.word	0x0800797c
 80024e8:	20000264 	.word	0x20000264
 80024ec:	20000230 	.word	0x20000230
 80024f0:	08007988 	.word	0x08007988

080024f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b094      	sub	sp, #80	@ 0x50
 80024f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024fe:	2228      	movs	r2, #40	@ 0x28
 8002500:	2100      	movs	r1, #0
 8002502:	4618      	mov	r0, r3
 8002504:	f004 fc5c 	bl	8006dc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002524:	2302      	movs	r3, #2
 8002526:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002528:	2301      	movs	r3, #1
 800252a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800252c:	2310      	movs	r3, #16
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002530:	2302      	movs	r3, #2
 8002532:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002534:	2300      	movs	r3, #0
 8002536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002538:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800253c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800253e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002542:	4618      	mov	r0, r3
 8002544:	f001 fda0 	bl	8004088 <HAL_RCC_OscConfig>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800254e:	f000 fab1 	bl	8002ab4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002552:	230f      	movs	r3, #15
 8002554:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002556:	2302      	movs	r3, #2
 8002558:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800255a:	2300      	movs	r3, #0
 800255c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800255e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002562:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002564:	2300      	movs	r3, #0
 8002566:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	2102      	movs	r1, #2
 800256e:	4618      	mov	r0, r3
 8002570:	f002 f80c 	bl	800458c <HAL_RCC_ClockConfig>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800257a:	f000 fa9b 	bl	8002ab4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800257e:	2302      	movs	r3, #2
 8002580:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002586:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002588:	1d3b      	adds	r3, r7, #4
 800258a:	4618      	mov	r0, r3
 800258c:	f002 f98c 	bl	80048a8 <HAL_RCCEx_PeriphCLKConfig>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002596:	f000 fa8d 	bl	8002ab4 <Error_Handler>
  }
}
 800259a:	bf00      	nop
 800259c:	3750      	adds	r7, #80	@ 0x50
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025aa:	1d3b      	adds	r3, r7, #4
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025b4:	4b18      	ldr	r3, [pc, #96]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025b6:	4a19      	ldr	r2, [pc, #100]	@ (800261c <MX_ADC1_Init+0x78>)
 80025b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025ba:	4b17      	ldr	r3, [pc, #92]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025c0:	4b15      	ldr	r3, [pc, #84]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025c6:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025cc:	4b12      	ldr	r3, [pc, #72]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025ce:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80025d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025d4:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80025da:	4b0f      	ldr	r3, [pc, #60]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025dc:	2201      	movs	r2, #1
 80025de:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025e0:	480d      	ldr	r0, [pc, #52]	@ (8002618 <MX_ADC1_Init+0x74>)
 80025e2:	f000 fd6d 	bl	80030c0 <HAL_ADC_Init>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80025ec:	f000 fa62 	bl	8002ab4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80025f0:	230a      	movs	r3, #10
 80025f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025f4:	2301      	movs	r3, #1
 80025f6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025fc:	1d3b      	adds	r3, r7, #4
 80025fe:	4619      	mov	r1, r3
 8002600:	4805      	ldr	r0, [pc, #20]	@ (8002618 <MX_ADC1_Init+0x74>)
 8002602:	f001 f821 	bl	8003648 <HAL_ADC_ConfigChannel>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800260c:	f000 fa52 	bl	8002ab4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000088 	.word	0x20000088
 800261c:	40012400 	.word	0x40012400

08002620 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002624:	4b17      	ldr	r3, [pc, #92]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002626:	4a18      	ldr	r2, [pc, #96]	@ (8002688 <MX_SPI1_Init+0x68>)
 8002628:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800262a:	4b16      	ldr	r3, [pc, #88]	@ (8002684 <MX_SPI1_Init+0x64>)
 800262c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002630:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002632:	4b14      	ldr	r3, [pc, #80]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002634:	2200      	movs	r2, #0
 8002636:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <MX_SPI1_Init+0x64>)
 800263a:	2200      	movs	r2, #0
 800263c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800263e:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002640:	2200      	movs	r2, #0
 8002642:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002644:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002646:	2200      	movs	r2, #0
 8002648:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800264a:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <MX_SPI1_Init+0x64>)
 800264c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002650:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002652:	4b0c      	ldr	r3, [pc, #48]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002654:	2208      	movs	r2, #8
 8002656:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002658:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <MX_SPI1_Init+0x64>)
 800265a:	2200      	movs	r2, #0
 800265c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800265e:	4b09      	ldr	r3, [pc, #36]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002660:	2200      	movs	r2, #0
 8002662:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002664:	4b07      	ldr	r3, [pc, #28]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002666:	2200      	movs	r2, #0
 8002668:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800266a:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <MX_SPI1_Init+0x64>)
 800266c:	220a      	movs	r2, #10
 800266e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002670:	4804      	ldr	r0, [pc, #16]	@ (8002684 <MX_SPI1_Init+0x64>)
 8002672:	f002 fa85 	bl	8004b80 <HAL_SPI_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800267c:	f000 fa1a 	bl	8002ab4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002680:	bf00      	nop
 8002682:	bd80      	pop	{r7, pc}
 8002684:	200000b8 	.word	0x200000b8
 8002688:	40013000 	.word	0x40013000

0800268c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002692:	f107 0308 	add.w	r3, r7, #8
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	605a      	str	r2, [r3, #4]
 800269c:	609a      	str	r2, [r3, #8]
 800269e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a0:	463b      	mov	r3, r7
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002728 <MX_TIM1_Init+0x9c>)
 80026ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 80026ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026b0:	223f      	movs	r2, #63	@ 0x3f
 80026b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80026ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026c2:	4b18      	ldr	r3, [pc, #96]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026c8:	4b16      	ldr	r3, [pc, #88]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ce:	4b15      	ldr	r3, [pc, #84]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026d4:	4813      	ldr	r0, [pc, #76]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026d6:	f002 fcd4 	bl	8005082 <HAL_TIM_Base_Init>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80026e0:	f000 f9e8 	bl	8002ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026ea:	f107 0308 	add.w	r3, r7, #8
 80026ee:	4619      	mov	r1, r3
 80026f0:	480c      	ldr	r0, [pc, #48]	@ (8002724 <MX_TIM1_Init+0x98>)
 80026f2:	f002 ff1b 	bl	800552c <HAL_TIM_ConfigClockSource>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80026fc:	f000 f9da 	bl	8002ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002700:	2300      	movs	r3, #0
 8002702:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002704:	2300      	movs	r3, #0
 8002706:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002708:	463b      	mov	r3, r7
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	@ (8002724 <MX_TIM1_Init+0x98>)
 800270e:	f003 fa85 	bl	8005c1c <HAL_TIMEx_MasterConfigSynchronization>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002718:	f000 f9cc 	bl	8002ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800271c:	bf00      	nop
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	20000110 	.word	0x20000110
 8002728:	40012c00 	.word	0x40012c00

0800272c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002732:	f107 0308 	add.w	r3, r7, #8
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	609a      	str	r2, [r3, #8]
 800273e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002740:	463b      	mov	r3, r7
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002748:	4b1d      	ldr	r3, [pc, #116]	@ (80027c0 <MX_TIM2_Init+0x94>)
 800274a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800274e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8002750:	4b1b      	ldr	r3, [pc, #108]	@ (80027c0 <MX_TIM2_Init+0x94>)
 8002752:	223f      	movs	r2, #63	@ 0x3f
 8002754:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002756:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <MX_TIM2_Init+0x94>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800275c:	4b18      	ldr	r3, [pc, #96]	@ (80027c0 <MX_TIM2_Init+0x94>)
 800275e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002762:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002764:	4b16      	ldr	r3, [pc, #88]	@ (80027c0 <MX_TIM2_Init+0x94>)
 8002766:	2200      	movs	r2, #0
 8002768:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800276a:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <MX_TIM2_Init+0x94>)
 800276c:	2280      	movs	r2, #128	@ 0x80
 800276e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002770:	4813      	ldr	r0, [pc, #76]	@ (80027c0 <MX_TIM2_Init+0x94>)
 8002772:	f002 fc86 	bl	8005082 <HAL_TIM_Base_Init>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800277c:	f000 f99a 	bl	8002ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002784:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002786:	f107 0308 	add.w	r3, r7, #8
 800278a:	4619      	mov	r1, r3
 800278c:	480c      	ldr	r0, [pc, #48]	@ (80027c0 <MX_TIM2_Init+0x94>)
 800278e:	f002 fecd 	bl	800552c <HAL_TIM_ConfigClockSource>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002798:	f000 f98c 	bl	8002ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279c:	2300      	movs	r3, #0
 800279e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027a4:	463b      	mov	r3, r7
 80027a6:	4619      	mov	r1, r3
 80027a8:	4805      	ldr	r0, [pc, #20]	@ (80027c0 <MX_TIM2_Init+0x94>)
 80027aa:	f003 fa37 	bl	8005c1c <HAL_TIMEx_MasterConfigSynchronization>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80027b4:	f000 f97e 	bl	8002ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027b8:	bf00      	nop
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000158 	.word	0x20000158

080027c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08e      	sub	sp, #56	@ 0x38
 80027c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	605a      	str	r2, [r3, #4]
 80027d4:	609a      	str	r2, [r3, #8]
 80027d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027d8:	f107 0320 	add.w	r3, r7, #32
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027e2:	1d3b      	adds	r3, r7, #4
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
 80027f0:	615a      	str	r2, [r3, #20]
 80027f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027f4:	4b2d      	ldr	r3, [pc, #180]	@ (80028ac <MX_TIM3_Init+0xe8>)
 80027f6:	4a2e      	ldr	r2, [pc, #184]	@ (80028b0 <MX_TIM3_Init+0xec>)
 80027f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80027fa:	4b2c      	ldr	r3, [pc, #176]	@ (80028ac <MX_TIM3_Init+0xe8>)
 80027fc:	223f      	movs	r2, #63	@ 0x3f
 80027fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002800:	4b2a      	ldr	r3, [pc, #168]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002806:	4b29      	ldr	r3, [pc, #164]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002808:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800280c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280e:	4b27      	ldr	r3, [pc, #156]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002810:	2200      	movs	r2, #0
 8002812:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002814:	4b25      	ldr	r3, [pc, #148]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002816:	2200      	movs	r2, #0
 8002818:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800281a:	4824      	ldr	r0, [pc, #144]	@ (80028ac <MX_TIM3_Init+0xe8>)
 800281c:	f002 fc31 	bl	8005082 <HAL_TIM_Base_Init>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002826:	f000 f945 	bl	8002ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800282e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002830:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002834:	4619      	mov	r1, r3
 8002836:	481d      	ldr	r0, [pc, #116]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002838:	f002 fe78 	bl	800552c <HAL_TIM_ConfigClockSource>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002842:	f000 f937 	bl	8002ab4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002846:	4819      	ldr	r0, [pc, #100]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002848:	f002 fcb4 	bl	80051b4 <HAL_TIM_PWM_Init>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002852:	f000 f92f 	bl	8002ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002856:	2300      	movs	r3, #0
 8002858:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800285e:	f107 0320 	add.w	r3, r7, #32
 8002862:	4619      	mov	r1, r3
 8002864:	4811      	ldr	r0, [pc, #68]	@ (80028ac <MX_TIM3_Init+0xe8>)
 8002866:	f003 f9d9 	bl	8005c1c <HAL_TIMEx_MasterConfigSynchronization>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002870:	f000 f920 	bl	8002ab4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002874:	2360      	movs	r3, #96	@ 0x60
 8002876:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8002878:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800287c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002882:	2300      	movs	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	220c      	movs	r2, #12
 800288a:	4619      	mov	r1, r3
 800288c:	4807      	ldr	r0, [pc, #28]	@ (80028ac <MX_TIM3_Init+0xe8>)
 800288e:	f002 fd8b 	bl	80053a8 <HAL_TIM_PWM_ConfigChannel>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002898:	f000 f90c 	bl	8002ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800289c:	4803      	ldr	r0, [pc, #12]	@ (80028ac <MX_TIM3_Init+0xe8>)
 800289e:	f000 f9ff 	bl	8002ca0 <HAL_TIM_MspPostInit>

}
 80028a2:	bf00      	nop
 80028a4:	3738      	adds	r7, #56	@ 0x38
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	200001a0 	.word	0x200001a0
 80028b0:	40000400 	.word	0x40000400

080028b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028b8:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028ba:	4a12      	ldr	r2, [pc, #72]	@ (8002904 <MX_USART2_UART_Init+0x50>)
 80028bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028be:	4b10      	ldr	r3, [pc, #64]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028d8:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028da:	220c      	movs	r2, #12
 80028dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028de:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e4:	4b06      	ldr	r3, [pc, #24]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028ea:	4805      	ldr	r0, [pc, #20]	@ (8002900 <MX_USART2_UART_Init+0x4c>)
 80028ec:	f003 f9f4 	bl	8005cd8 <HAL_UART_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028f6:	f000 f8dd 	bl	8002ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	200001e8 	.word	0x200001e8
 8002904:	40004400 	.word	0x40004400

08002908 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290e:	f107 0310 	add.w	r3, r7, #16
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	605a      	str	r2, [r3, #4]
 8002918:	609a      	str	r2, [r3, #8]
 800291a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800291c:	4b5f      	ldr	r3, [pc, #380]	@ (8002a9c <MX_GPIO_Init+0x194>)
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	4a5e      	ldr	r2, [pc, #376]	@ (8002a9c <MX_GPIO_Init+0x194>)
 8002922:	f043 0310 	orr.w	r3, r3, #16
 8002926:	6193      	str	r3, [r2, #24]
 8002928:	4b5c      	ldr	r3, [pc, #368]	@ (8002a9c <MX_GPIO_Init+0x194>)
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002934:	4b59      	ldr	r3, [pc, #356]	@ (8002a9c <MX_GPIO_Init+0x194>)
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	4a58      	ldr	r2, [pc, #352]	@ (8002a9c <MX_GPIO_Init+0x194>)
 800293a:	f043 0320 	orr.w	r3, r3, #32
 800293e:	6193      	str	r3, [r2, #24]
 8002940:	4b56      	ldr	r3, [pc, #344]	@ (8002a9c <MX_GPIO_Init+0x194>)
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	f003 0320 	and.w	r3, r3, #32
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800294c:	4b53      	ldr	r3, [pc, #332]	@ (8002a9c <MX_GPIO_Init+0x194>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	4a52      	ldr	r2, [pc, #328]	@ (8002a9c <MX_GPIO_Init+0x194>)
 8002952:	f043 0304 	orr.w	r3, r3, #4
 8002956:	6193      	str	r3, [r2, #24]
 8002958:	4b50      	ldr	r3, [pc, #320]	@ (8002a9c <MX_GPIO_Init+0x194>)
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	607b      	str	r3, [r7, #4]
 8002962:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002964:	4b4d      	ldr	r3, [pc, #308]	@ (8002a9c <MX_GPIO_Init+0x194>)
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	4a4c      	ldr	r2, [pc, #304]	@ (8002a9c <MX_GPIO_Init+0x194>)
 800296a:	f043 0308 	orr.w	r3, r3, #8
 800296e:	6193      	str	r3, [r2, #24]
 8002970:	4b4a      	ldr	r3, [pc, #296]	@ (8002a9c <MX_GPIO_Init+0x194>)
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	603b      	str	r3, [r7, #0]
 800297a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_LEFT_Pin|LED_RIGHT_Pin|TRIG1_Pin, GPIO_PIN_RESET);
 800297c:	2200      	movs	r2, #0
 800297e:	218c      	movs	r1, #140	@ 0x8c
 8002980:	4847      	ldr	r0, [pc, #284]	@ (8002aa0 <MX_GPIO_Init+0x198>)
 8002982:	f001 fb50 	bl	8004026 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RES_Pin|LCD_DC_Pin|TRIG2_Pin|LBF_Pin
 8002986:	2200      	movs	r2, #0
 8002988:	f240 7142 	movw	r1, #1858	@ 0x742
 800298c:	4845      	ldr	r0, [pc, #276]	@ (8002aa4 <MX_GPIO_Init+0x19c>)
 800298e:	f001 fb4a 	bl	8004026 <HAL_GPIO_WritePin>
                          |LFB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LBB_Pin|TRIG3_Pin|TRIG4_Pin|LFF_Pin
 8002992:	2200      	movs	r2, #0
 8002994:	f24a 7178 	movw	r1, #42872	@ 0xa778
 8002998:	4843      	ldr	r0, [pc, #268]	@ (8002aa8 <MX_GPIO_Init+0x1a0>)
 800299a:	f001 fb44 	bl	8004026 <HAL_GPIO_WritePin>
                          |RBF_Pin|RBB_Pin|LCD_CS_Pin|RFF_Pin
                          |RFB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800299e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029a4:	4b41      	ldr	r3, [pc, #260]	@ (8002aac <MX_GPIO_Init+0x1a4>)
 80029a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80029ac:	f107 0310 	add.w	r3, r7, #16
 80029b0:	4619      	mov	r1, r3
 80029b2:	483b      	ldr	r0, [pc, #236]	@ (8002aa0 <MX_GPIO_Init+0x198>)
 80029b4:	f001 f99c 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLAME_Pin */
  GPIO_InitStruct.Pin = FLAME_Pin;
 80029b8:	2302      	movs	r3, #2
 80029ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029bc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ab0 <MX_GPIO_Init+0x1a8>)
 80029be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029c0:	2301      	movs	r3, #1
 80029c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLAME_GPIO_Port, &GPIO_InitStruct);
 80029c4:	f107 0310 	add.w	r3, r7, #16
 80029c8:	4619      	mov	r1, r3
 80029ca:	4835      	ldr	r0, [pc, #212]	@ (8002aa0 <MX_GPIO_Init+0x198>)
 80029cc:	f001 f990 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_LEFT_Pin LED_RIGHT_Pin TRIG1_Pin */
  GPIO_InitStruct.Pin = LED_LEFT_Pin|LED_RIGHT_Pin|TRIG1_Pin;
 80029d0:	238c      	movs	r3, #140	@ 0x8c
 80029d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d4:	2301      	movs	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d8:	2300      	movs	r3, #0
 80029da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029dc:	2302      	movs	r3, #2
 80029de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029e0:	f107 0310 	add.w	r3, r7, #16
 80029e4:	4619      	mov	r1, r3
 80029e6:	482e      	ldr	r0, [pc, #184]	@ (8002aa0 <MX_GPIO_Init+0x198>)
 80029e8:	f001 f982 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TEMPER_Pin ECHO2_Pin */
  GPIO_InitStruct.Pin = TEMPER_Pin|ECHO2_Pin;
 80029ec:	2311      	movs	r3, #17
 80029ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f8:	f107 0310 	add.w	r3, r7, #16
 80029fc:	4619      	mov	r1, r3
 80029fe:	4829      	ldr	r0, [pc, #164]	@ (8002aa4 <MX_GPIO_Init+0x19c>)
 8002a00:	f001 f976 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RES_Pin LCD_DC_Pin TRIG2_Pin LBF_Pin
                           LFB_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin|LCD_DC_Pin|TRIG2_Pin|LBF_Pin
 8002a04:	f240 7342 	movw	r3, #1858	@ 0x742
 8002a08:	613b      	str	r3, [r7, #16]
                          |LFB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2302      	movs	r3, #2
 8002a14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a16:	f107 0310 	add.w	r3, r7, #16
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4821      	ldr	r0, [pc, #132]	@ (8002aa4 <MX_GPIO_Init+0x19c>)
 8002a1e:	f001 f967 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ECHO1_Pin ECHO3_Pin ECHO4_Pin */
  GPIO_InitStruct.Pin = ECHO1_Pin|ECHO3_Pin|ECHO4_Pin;
 8002a22:	f245 0301 	movw	r3, #20481	@ 0x5001
 8002a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a30:	f107 0310 	add.w	r3, r7, #16
 8002a34:	4619      	mov	r1, r3
 8002a36:	481c      	ldr	r0, [pc, #112]	@ (8002aa8 <MX_GPIO_Init+0x1a0>)
 8002a38:	f001 f95a 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LBB_Pin TRIG3_Pin TRIG4_Pin LFF_Pin
                           RBF_Pin RBB_Pin LCD_CS_Pin RFF_Pin
                           RFB_Pin */
  GPIO_InitStruct.Pin = LBB_Pin|TRIG3_Pin|TRIG4_Pin|LFF_Pin
 8002a3c:	f24a 7378 	movw	r3, #42872	@ 0xa778
 8002a40:	613b      	str	r3, [r7, #16]
                          |RBF_Pin|RBB_Pin|LCD_CS_Pin|RFF_Pin
                          |RFB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a42:	2301      	movs	r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4e:	f107 0310 	add.w	r3, r7, #16
 8002a52:	4619      	mov	r1, r3
 8002a54:	4814      	ldr	r0, [pc, #80]	@ (8002aa8 <MX_GPIO_Init+0x1a0>)
 8002a56:	f001 f94b 	bl	8003cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : C6_Pin */
  GPIO_InitStruct.Pin = C6_Pin;
 8002a5a:	2340      	movs	r3, #64	@ 0x40
 8002a5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a5e:	4b13      	ldr	r3, [pc, #76]	@ (8002aac <MX_GPIO_Init+0x1a4>)
 8002a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a62:	2302      	movs	r3, #2
 8002a64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(C6_GPIO_Port, &GPIO_InitStruct);
 8002a66:	f107 0310 	add.w	r3, r7, #16
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	480c      	ldr	r0, [pc, #48]	@ (8002aa0 <MX_GPIO_Init+0x198>)
 8002a6e:	f001 f93f 	bl	8003cf0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2100      	movs	r1, #0
 8002a76:	2017      	movs	r0, #23
 8002a78:	f001 f851 	bl	8003b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a7c:	2017      	movs	r0, #23
 8002a7e:	f001 f86a 	bl	8003b56 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a82:	2200      	movs	r2, #0
 8002a84:	2100      	movs	r1, #0
 8002a86:	2028      	movs	r0, #40	@ 0x28
 8002a88:	f001 f849 	bl	8003b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a8c:	2028      	movs	r0, #40	@ 0x28
 8002a8e:	f001 f862 	bl	8003b56 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a92:	bf00      	nop
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	40011000 	.word	0x40011000
 8002aa4:	40010800 	.word	0x40010800
 8002aa8:	40010c00 	.word	0x40010c00
 8002aac:	10110000 	.word	0x10110000
 8002ab0:	10210000 	.word	0x10210000

08002ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ab8:	b672      	cpsid	i
}
 8002aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <Error_Handler+0x8>

08002ac0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ac6:	4b15      	ldr	r3, [pc, #84]	@ (8002b1c <HAL_MspInit+0x5c>)
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	4a14      	ldr	r2, [pc, #80]	@ (8002b1c <HAL_MspInit+0x5c>)
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	6193      	str	r3, [r2, #24]
 8002ad2:	4b12      	ldr	r3, [pc, #72]	@ (8002b1c <HAL_MspInit+0x5c>)
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ade:	4b0f      	ldr	r3, [pc, #60]	@ (8002b1c <HAL_MspInit+0x5c>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8002b1c <HAL_MspInit+0x5c>)
 8002ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	61d3      	str	r3, [r2, #28]
 8002aea:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <HAL_MspInit+0x5c>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af2:	607b      	str	r3, [r7, #4]
 8002af4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002af6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <HAL_MspInit+0x60>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	4a04      	ldr	r2, [pc, #16]	@ (8002b20 <HAL_MspInit+0x60>)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b12:	bf00      	nop
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	40010000 	.word	0x40010000

08002b24 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2c:	f107 0310 	add.w	r3, r7, #16
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	605a      	str	r2, [r3, #4]
 8002b36:	609a      	str	r2, [r3, #8]
 8002b38:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a14      	ldr	r2, [pc, #80]	@ (8002b90 <HAL_ADC_MspInit+0x6c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d121      	bne.n	8002b88 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b44:	4b13      	ldr	r3, [pc, #76]	@ (8002b94 <HAL_ADC_MspInit+0x70>)
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	4a12      	ldr	r2, [pc, #72]	@ (8002b94 <HAL_ADC_MspInit+0x70>)
 8002b4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b4e:	6193      	str	r3, [r2, #24]
 8002b50:	4b10      	ldr	r3, [pc, #64]	@ (8002b94 <HAL_ADC_MspInit+0x70>)
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b94 <HAL_ADC_MspInit+0x70>)
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	4a0c      	ldr	r2, [pc, #48]	@ (8002b94 <HAL_ADC_MspInit+0x70>)
 8002b62:	f043 0310 	orr.w	r3, r3, #16
 8002b66:	6193      	str	r3, [r2, #24]
 8002b68:	4b0a      	ldr	r3, [pc, #40]	@ (8002b94 <HAL_ADC_MspInit+0x70>)
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b74:	2301      	movs	r3, #1
 8002b76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b7c:	f107 0310 	add.w	r3, r7, #16
 8002b80:	4619      	mov	r1, r3
 8002b82:	4805      	ldr	r0, [pc, #20]	@ (8002b98 <HAL_ADC_MspInit+0x74>)
 8002b84:	f001 f8b4 	bl	8003cf0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b88:	bf00      	nop
 8002b8a:	3720      	adds	r7, #32
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40012400 	.word	0x40012400
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40011000 	.word	0x40011000

08002b9c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ba4:	f107 0310 	add.w	r3, r7, #16
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	605a      	str	r2, [r3, #4]
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a15      	ldr	r2, [pc, #84]	@ (8002c0c <HAL_SPI_MspInit+0x70>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d123      	bne.n	8002c04 <HAL_SPI_MspInit+0x68>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bbc:	4b14      	ldr	r3, [pc, #80]	@ (8002c10 <HAL_SPI_MspInit+0x74>)
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	4a13      	ldr	r2, [pc, #76]	@ (8002c10 <HAL_SPI_MspInit+0x74>)
 8002bc2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bc6:	6193      	str	r3, [r2, #24]
 8002bc8:	4b11      	ldr	r3, [pc, #68]	@ (8002c10 <HAL_SPI_MspInit+0x74>)
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <HAL_SPI_MspInit+0x74>)
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c10 <HAL_SPI_MspInit+0x74>)
 8002bda:	f043 0304 	orr.w	r3, r3, #4
 8002bde:	6193      	str	r3, [r2, #24]
 8002be0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c10 <HAL_SPI_MspInit+0x74>)
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	60bb      	str	r3, [r7, #8]
 8002bea:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002bec:	23a0      	movs	r3, #160	@ 0xa0
 8002bee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf8:	f107 0310 	add.w	r3, r7, #16
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4805      	ldr	r0, [pc, #20]	@ (8002c14 <HAL_SPI_MspInit+0x78>)
 8002c00:	f001 f876 	bl	8003cf0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002c04:	bf00      	nop
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40013000 	.word	0x40013000
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40010800 	.word	0x40010800

08002c18 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a1b      	ldr	r2, [pc, #108]	@ (8002c94 <HAL_TIM_Base_MspInit+0x7c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d10c      	bne.n	8002c44 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c34:	6193      	str	r3, [r2, #24]
 8002c36:	4b18      	ldr	r3, [pc, #96]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c3e:	617b      	str	r3, [r7, #20]
 8002c40:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c42:	e022      	b.n	8002c8a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c4c:	d10c      	bne.n	8002c68 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c4e:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	4a11      	ldr	r2, [pc, #68]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	61d3      	str	r3, [r2, #28]
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
}
 8002c66:	e010      	b.n	8002c8a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c9c <HAL_TIM_Base_MspInit+0x84>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10b      	bne.n	8002c8a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c72:	4b09      	ldr	r3, [pc, #36]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	4a08      	ldr	r2, [pc, #32]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c78:	f043 0302 	orr.w	r3, r3, #2
 8002c7c:	61d3      	str	r3, [r2, #28]
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <HAL_TIM_Base_MspInit+0x80>)
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]
}
 8002c8a:	bf00      	nop
 8002c8c:	371c      	adds	r7, #28
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr
 8002c94:	40012c00 	.word	0x40012c00
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40000400 	.word	0x40000400

08002ca0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	f107 0310 	add.w	r3, r7, #16
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a0f      	ldr	r2, [pc, #60]	@ (8002cf8 <HAL_TIM_MspPostInit+0x58>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d117      	bne.n	8002cf0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cfc <HAL_TIM_MspPostInit+0x5c>)
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cfc <HAL_TIM_MspPostInit+0x5c>)
 8002cc6:	f043 0308 	orr.w	r3, r3, #8
 8002cca:	6193      	str	r3, [r2, #24]
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <HAL_TIM_MspPostInit+0x5c>)
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ce4:	f107 0310 	add.w	r3, r7, #16
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4805      	ldr	r0, [pc, #20]	@ (8002d00 <HAL_TIM_MspPostInit+0x60>)
 8002cec:	f001 f800 	bl	8003cf0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002cf0:	bf00      	nop
 8002cf2:	3720      	adds	r7, #32
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40000400 	.word	0x40000400
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	40010c00 	.word	0x40010c00

08002d04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d0c:	f107 0310 	add.w	r3, r7, #16
 8002d10:	2200      	movs	r2, #0
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	605a      	str	r2, [r3, #4]
 8002d16:	609a      	str	r2, [r3, #8]
 8002d18:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a19      	ldr	r2, [pc, #100]	@ (8002d84 <HAL_UART_MspInit+0x80>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d12b      	bne.n	8002d7c <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d24:	4b18      	ldr	r3, [pc, #96]	@ (8002d88 <HAL_UART_MspInit+0x84>)
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	4a17      	ldr	r2, [pc, #92]	@ (8002d88 <HAL_UART_MspInit+0x84>)
 8002d2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d2e:	61d3      	str	r3, [r2, #28]
 8002d30:	4b15      	ldr	r3, [pc, #84]	@ (8002d88 <HAL_UART_MspInit+0x84>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d38:	60fb      	str	r3, [r7, #12]
 8002d3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3c:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <HAL_UART_MspInit+0x84>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	4a11      	ldr	r2, [pc, #68]	@ (8002d88 <HAL_UART_MspInit+0x84>)
 8002d42:	f043 0304 	orr.w	r3, r3, #4
 8002d46:	6193      	str	r3, [r2, #24]
 8002d48:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <HAL_UART_MspInit+0x84>)
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d54:	230c      	movs	r3, #12
 8002d56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d58:	2302      	movs	r3, #2
 8002d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d60:	f107 0310 	add.w	r3, r7, #16
 8002d64:	4619      	mov	r1, r3
 8002d66:	4809      	ldr	r0, [pc, #36]	@ (8002d8c <HAL_UART_MspInit+0x88>)
 8002d68:	f000 ffc2 	bl	8003cf0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2100      	movs	r1, #0
 8002d70:	2026      	movs	r0, #38	@ 0x26
 8002d72:	f000 fed4 	bl	8003b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d76:	2026      	movs	r0, #38	@ 0x26
 8002d78:	f000 feed 	bl	8003b56 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d7c:	bf00      	nop
 8002d7e:	3720      	adds	r7, #32
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40004400 	.word	0x40004400
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40010800 	.word	0x40010800

08002d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d94:	bf00      	nop
 8002d96:	e7fd      	b.n	8002d94 <NMI_Handler+0x4>

08002d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d9c:	bf00      	nop
 8002d9e:	e7fd      	b.n	8002d9c <HardFault_Handler+0x4>

08002da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002da4:	bf00      	nop
 8002da6:	e7fd      	b.n	8002da4 <MemManage_Handler+0x4>

08002da8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dac:	bf00      	nop
 8002dae:	e7fd      	b.n	8002dac <BusFault_Handler+0x4>

08002db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002db4:	bf00      	nop
 8002db6:	e7fd      	b.n	8002db4 <UsageFault_Handler+0x4>

08002db8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr

08002dc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dc8:	bf00      	nop
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dd4:	bf00      	nop
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002de0:	f000 f92e 	bl	8003040 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002de4:	bf00      	nop
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C6_Pin);
 8002dec:	2040      	movs	r0, #64	@ 0x40
 8002dee:	f001 f933 	bl	8004058 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002dfc:	4802      	ldr	r0, [pc, #8]	@ (8002e08 <USART2_IRQHandler+0x10>)
 8002dfe:	f003 f86b 	bl	8005ed8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e02:	bf00      	nop
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	200001e8 	.word	0x200001e8

08002e0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002e10:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002e14:	f001 f920 	bl	8004058 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e18:	bf00      	nop
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	e00a      	b.n	8002e44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e2e:	f3af 8000 	nop.w
 8002e32:	4601      	mov	r1, r0
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	1c5a      	adds	r2, r3, #1
 8002e38:	60ba      	str	r2, [r7, #8]
 8002e3a:	b2ca      	uxtb	r2, r1
 8002e3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	3301      	adds	r3, #1
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	dbf0      	blt.n	8002e2e <_read+0x12>
  }

  return len;
 8002e4c:	687b      	ldr	r3, [r7, #4]
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3718      	adds	r7, #24
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b086      	sub	sp, #24
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	60f8      	str	r0, [r7, #12]
 8002e5e:	60b9      	str	r1, [r7, #8]
 8002e60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	e009      	b.n	8002e7c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	1c5a      	adds	r2, r3, #1
 8002e6c:	60ba      	str	r2, [r7, #8]
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fd fc3f 	bl	80006f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	dbf1      	blt.n	8002e68 <_write+0x12>
  }
  return len;
 8002e84:	687b      	ldr	r3, [r7, #4]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <_close>:

int _close(int file)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b083      	sub	sp, #12
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr

08002ea4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002eb4:	605a      	str	r2, [r3, #4]
  return 0;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr

08002ec2 <_isatty>:

int _isatty(int file)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b083      	sub	sp, #12
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002eca:	2301      	movs	r3, #1
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr

08002ed6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b085      	sub	sp, #20
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr
	...

08002ef0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ef8:	4a14      	ldr	r2, [pc, #80]	@ (8002f4c <_sbrk+0x5c>)
 8002efa:	4b15      	ldr	r3, [pc, #84]	@ (8002f50 <_sbrk+0x60>)
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f04:	4b13      	ldr	r3, [pc, #76]	@ (8002f54 <_sbrk+0x64>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d102      	bne.n	8002f12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f0c:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <_sbrk+0x64>)
 8002f0e:	4a12      	ldr	r2, [pc, #72]	@ (8002f58 <_sbrk+0x68>)
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f12:	4b10      	ldr	r3, [pc, #64]	@ (8002f54 <_sbrk+0x64>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4413      	add	r3, r2
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d207      	bcs.n	8002f30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f20:	f003 ff9c 	bl	8006e5c <__errno>
 8002f24:	4603      	mov	r3, r0
 8002f26:	220c      	movs	r2, #12
 8002f28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f2e:	e009      	b.n	8002f44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f30:	4b08      	ldr	r3, [pc, #32]	@ (8002f54 <_sbrk+0x64>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f36:	4b07      	ldr	r3, [pc, #28]	@ (8002f54 <_sbrk+0x64>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	4a05      	ldr	r2, [pc, #20]	@ (8002f54 <_sbrk+0x64>)
 8002f40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f42:	68fb      	ldr	r3, [r7, #12]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20005000 	.word	0x20005000
 8002f50:	00000400 	.word	0x00000400
 8002f54:	20000268 	.word	0x20000268
 8002f58:	200003c0 	.word	0x200003c0

08002f5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr

08002f68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f68:	f7ff fff8 	bl	8002f5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f6c:	480b      	ldr	r0, [pc, #44]	@ (8002f9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002f6e:	490c      	ldr	r1, [pc, #48]	@ (8002fa0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002f70:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f74:	e002      	b.n	8002f7c <LoopCopyDataInit>

08002f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f7a:	3304      	adds	r3, #4

08002f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f80:	d3f9      	bcc.n	8002f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f82:	4a09      	ldr	r2, [pc, #36]	@ (8002fa8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002f84:	4c09      	ldr	r4, [pc, #36]	@ (8002fac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f88:	e001      	b.n	8002f8e <LoopFillZerobss>

08002f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f8c:	3204      	adds	r2, #4

08002f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f90:	d3fb      	bcc.n	8002f8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f92:	f003 ff69 	bl	8006e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f96:	f7ff f8f3 	bl	8002180 <main>
  bx lr
 8002f9a:	4770      	bx	lr
  ldr r0, =_sdata
 8002f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fa0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002fa4:	08007a20 	.word	0x08007a20
  ldr r2, =_sbss
 8002fa8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002fac:	200003bc 	.word	0x200003bc

08002fb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fb0:	e7fe      	b.n	8002fb0 <ADC1_2_IRQHandler>
	...

08002fb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fb8:	4b08      	ldr	r3, [pc, #32]	@ (8002fdc <HAL_Init+0x28>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a07      	ldr	r2, [pc, #28]	@ (8002fdc <HAL_Init+0x28>)
 8002fbe:	f043 0310 	orr.w	r3, r3, #16
 8002fc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc4:	2003      	movs	r0, #3
 8002fc6:	f000 fd9f 	bl	8003b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fca:	2000      	movs	r0, #0
 8002fcc:	f000 f808 	bl	8002fe0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fd0:	f7ff fd76 	bl	8002ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40022000 	.word	0x40022000

08002fe0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fe8:	4b12      	ldr	r3, [pc, #72]	@ (8003034 <HAL_InitTick+0x54>)
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <HAL_InitTick+0x58>)
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ff6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 fdb7 	bl	8003b72 <HAL_SYSTICK_Config>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e00e      	b.n	800302c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b0f      	cmp	r3, #15
 8003012:	d80a      	bhi.n	800302a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003014:	2200      	movs	r2, #0
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	f04f 30ff 	mov.w	r0, #4294967295
 800301c:	f000 fd7f 	bl	8003b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003020:	4a06      	ldr	r2, [pc, #24]	@ (800303c <HAL_InitTick+0x5c>)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	e000      	b.n	800302c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
}
 800302c:	4618      	mov	r0, r3
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	20000004 	.word	0x20000004
 8003038:	2000000c 	.word	0x2000000c
 800303c:	20000008 	.word	0x20000008

08003040 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003044:	4b05      	ldr	r3, [pc, #20]	@ (800305c <HAL_IncTick+0x1c>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	461a      	mov	r2, r3
 800304a:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <HAL_IncTick+0x20>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4413      	add	r3, r2
 8003050:	4a03      	ldr	r2, [pc, #12]	@ (8003060 <HAL_IncTick+0x20>)
 8003052:	6013      	str	r3, [r2, #0]
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr
 800305c:	2000000c 	.word	0x2000000c
 8003060:	2000026c 	.word	0x2000026c

08003064 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return uwTick;
 8003068:	4b02      	ldr	r3, [pc, #8]	@ (8003074 <HAL_GetTick+0x10>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr
 8003074:	2000026c 	.word	0x2000026c

08003078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003080:	f7ff fff0 	bl	8003064 <HAL_GetTick>
 8003084:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d005      	beq.n	800309e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003092:	4b0a      	ldr	r3, [pc, #40]	@ (80030bc <HAL_Delay+0x44>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4413      	add	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800309e:	bf00      	nop
 80030a0:	f7ff ffe0 	bl	8003064 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d8f7      	bhi.n	80030a0 <HAL_Delay+0x28>
  {
  }
}
 80030b0:	bf00      	nop
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	2000000c 	.word	0x2000000c

080030c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c8:	2300      	movs	r3, #0
 80030ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e0be      	b.n	8003260 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d109      	bne.n	8003104 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff fd10 	bl	8002b24 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f000 fbf1 	bl	80038ec <ADC_ConversionStop_Disable>
 800310a:	4603      	mov	r3, r0
 800310c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003112:	f003 0310 	and.w	r3, r3, #16
 8003116:	2b00      	cmp	r3, #0
 8003118:	f040 8099 	bne.w	800324e <HAL_ADC_Init+0x18e>
 800311c:	7dfb      	ldrb	r3, [r7, #23]
 800311e:	2b00      	cmp	r3, #0
 8003120:	f040 8095 	bne.w	800324e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003128:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800312c:	f023 0302 	bic.w	r3, r3, #2
 8003130:	f043 0202 	orr.w	r2, r3, #2
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003140:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	7b1b      	ldrb	r3, [r3, #12]
 8003146:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003148:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	4313      	orrs	r3, r2
 800314e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003158:	d003      	beq.n	8003162 <HAL_ADC_Init+0xa2>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d102      	bne.n	8003168 <HAL_ADC_Init+0xa8>
 8003162:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003166:	e000      	b.n	800316a <HAL_ADC_Init+0xaa>
 8003168:	2300      	movs	r3, #0
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	7d1b      	ldrb	r3, [r3, #20]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d119      	bne.n	80031ac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	7b1b      	ldrb	r3, [r3, #12]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d109      	bne.n	8003194 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	3b01      	subs	r3, #1
 8003186:	035a      	lsls	r2, r3, #13
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	e00b      	b.n	80031ac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	f043 0220 	orr.w	r2, r3, #32
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a4:	f043 0201 	orr.w	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	430a      	orrs	r2, r1
 80031be:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	4b28      	ldr	r3, [pc, #160]	@ (8003268 <HAL_ADC_Init+0x1a8>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6812      	ldr	r2, [r2, #0]
 80031ce:	68b9      	ldr	r1, [r7, #8]
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031dc:	d003      	beq.n	80031e6 <HAL_ADC_Init+0x126>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d104      	bne.n	80031f0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	051b      	lsls	r3, r3, #20
 80031ee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	430a      	orrs	r2, r1
 8003202:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	4b18      	ldr	r3, [pc, #96]	@ (800326c <HAL_ADC_Init+0x1ac>)
 800320c:	4013      	ands	r3, r2
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	429a      	cmp	r2, r3
 8003212:	d10b      	bne.n	800322c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321e:	f023 0303 	bic.w	r3, r3, #3
 8003222:	f043 0201 	orr.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800322a:	e018      	b.n	800325e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	f023 0312 	bic.w	r3, r3, #18
 8003234:	f043 0210 	orr.w	r2, r3, #16
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003240:	f043 0201 	orr.w	r2, r3, #1
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800324c:	e007      	b.n	800325e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003252:	f043 0210 	orr.w	r2, r3, #16
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800325e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	ffe1f7fd 	.word	0xffe1f7fd
 800326c:	ff1f0efe 	.word	0xff1f0efe

08003270 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003278:	2300      	movs	r3, #0
 800327a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003282:	2b01      	cmp	r3, #1
 8003284:	d101      	bne.n	800328a <HAL_ADC_Start+0x1a>
 8003286:	2302      	movs	r3, #2
 8003288:	e098      	b.n	80033bc <HAL_ADC_Start+0x14c>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fad0 	bl	8003838 <ADC_Enable>
 8003298:	4603      	mov	r3, r0
 800329a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800329c:	7bfb      	ldrb	r3, [r7, #15]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f040 8087 	bne.w	80033b2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032ac:	f023 0301 	bic.w	r3, r3, #1
 80032b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a41      	ldr	r2, [pc, #260]	@ (80033c4 <HAL_ADC_Start+0x154>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d105      	bne.n	80032ce <HAL_ADC_Start+0x5e>
 80032c2:	4b41      	ldr	r3, [pc, #260]	@ (80033c8 <HAL_ADC_Start+0x158>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d115      	bne.n	80032fa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d026      	beq.n	8003336 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80032f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032f8:	e01d      	b.n	8003336 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a2f      	ldr	r2, [pc, #188]	@ (80033c8 <HAL_ADC_Start+0x158>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d004      	beq.n	800331a <HAL_ADC_Start+0xaa>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a2b      	ldr	r2, [pc, #172]	@ (80033c4 <HAL_ADC_Start+0x154>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d10d      	bne.n	8003336 <HAL_ADC_Start+0xc6>
 800331a:	4b2b      	ldr	r3, [pc, #172]	@ (80033c8 <HAL_ADC_Start+0x158>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003322:	2b00      	cmp	r3, #0
 8003324:	d007      	beq.n	8003336 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800332e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d006      	beq.n	8003350 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003346:	f023 0206 	bic.w	r2, r3, #6
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800334e:	e002      	b.n	8003356 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f06f 0202 	mvn.w	r2, #2
 8003366:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003372:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003376:	d113      	bne.n	80033a0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800337c:	4a11      	ldr	r2, [pc, #68]	@ (80033c4 <HAL_ADC_Start+0x154>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d105      	bne.n	800338e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003382:	4b11      	ldr	r3, [pc, #68]	@ (80033c8 <HAL_ADC_Start+0x158>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800338a:	2b00      	cmp	r3, #0
 800338c:	d108      	bne.n	80033a0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800339c:	609a      	str	r2, [r3, #8]
 800339e:	e00c      	b.n	80033ba <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80033ae:	609a      	str	r2, [r3, #8]
 80033b0:	e003      	b.n	80033ba <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40012800 	.word	0x40012800
 80033c8:	40012400 	.word	0x40012400

080033cc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033d4:	2300      	movs	r3, #0
 80033d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_ADC_Stop+0x1a>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e01a      	b.n	800341c <HAL_ADC_Stop+0x50>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fa7c 	bl	80038ec <ADC_ConversionStop_Disable>
 80033f4:	4603      	mov	r3, r0
 80033f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d109      	bne.n	8003412 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003402:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003406:	f023 0301 	bic.w	r3, r3, #1
 800340a:	f043 0201 	orr.w	r2, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800341a:	7bfb      	ldrb	r3, [r7, #15]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b087      	sub	sp, #28
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800342e:	2300      	movs	r3, #0
 8003430:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003436:	2300      	movs	r3, #0
 8003438:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800343a:	f7ff fe13 	bl	8003064 <HAL_GetTick>
 800343e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00b      	beq.n	8003466 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	f043 0220 	orr.w	r2, r3, #32
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e0d3      	b.n	800360e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003470:	2b00      	cmp	r3, #0
 8003472:	d131      	bne.n	80034d8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800347e:	2b00      	cmp	r3, #0
 8003480:	d12a      	bne.n	80034d8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003482:	e021      	b.n	80034c8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348a:	d01d      	beq.n	80034c8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <HAL_ADC_PollForConversion+0x7e>
 8003492:	f7ff fde7 	bl	8003064 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d212      	bcs.n	80034c8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d10b      	bne.n	80034c8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b4:	f043 0204 	orr.w	r2, r3, #4
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e0a2      	b.n	800360e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0d6      	beq.n	8003484 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80034d6:	e070      	b.n	80035ba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80034d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003618 <HAL_ADC_PollForConversion+0x1f4>)
 80034da:	681c      	ldr	r4, [r3, #0]
 80034dc:	2002      	movs	r0, #2
 80034de:	f001 fa99 	bl	8004a14 <HAL_RCCEx_GetPeriphCLKFreq>
 80034e2:	4603      	mov	r3, r0
 80034e4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6919      	ldr	r1, [r3, #16]
 80034ee:	4b4b      	ldr	r3, [pc, #300]	@ (800361c <HAL_ADC_PollForConversion+0x1f8>)
 80034f0:	400b      	ands	r3, r1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d118      	bne.n	8003528 <HAL_ADC_PollForConversion+0x104>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68d9      	ldr	r1, [r3, #12]
 80034fc:	4b48      	ldr	r3, [pc, #288]	@ (8003620 <HAL_ADC_PollForConversion+0x1fc>)
 80034fe:	400b      	ands	r3, r1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d111      	bne.n	8003528 <HAL_ADC_PollForConversion+0x104>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6919      	ldr	r1, [r3, #16]
 800350a:	4b46      	ldr	r3, [pc, #280]	@ (8003624 <HAL_ADC_PollForConversion+0x200>)
 800350c:	400b      	ands	r3, r1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d108      	bne.n	8003524 <HAL_ADC_PollForConversion+0x100>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68d9      	ldr	r1, [r3, #12]
 8003518:	4b43      	ldr	r3, [pc, #268]	@ (8003628 <HAL_ADC_PollForConversion+0x204>)
 800351a:	400b      	ands	r3, r1
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_ADC_PollForConversion+0x100>
 8003520:	2314      	movs	r3, #20
 8003522:	e020      	b.n	8003566 <HAL_ADC_PollForConversion+0x142>
 8003524:	2329      	movs	r3, #41	@ 0x29
 8003526:	e01e      	b.n	8003566 <HAL_ADC_PollForConversion+0x142>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6919      	ldr	r1, [r3, #16]
 800352e:	4b3d      	ldr	r3, [pc, #244]	@ (8003624 <HAL_ADC_PollForConversion+0x200>)
 8003530:	400b      	ands	r3, r1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_ADC_PollForConversion+0x120>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68d9      	ldr	r1, [r3, #12]
 800353c:	4b3a      	ldr	r3, [pc, #232]	@ (8003628 <HAL_ADC_PollForConversion+0x204>)
 800353e:	400b      	ands	r3, r1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00d      	beq.n	8003560 <HAL_ADC_PollForConversion+0x13c>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6919      	ldr	r1, [r3, #16]
 800354a:	4b38      	ldr	r3, [pc, #224]	@ (800362c <HAL_ADC_PollForConversion+0x208>)
 800354c:	400b      	ands	r3, r1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d108      	bne.n	8003564 <HAL_ADC_PollForConversion+0x140>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68d9      	ldr	r1, [r3, #12]
 8003558:	4b34      	ldr	r3, [pc, #208]	@ (800362c <HAL_ADC_PollForConversion+0x208>)
 800355a:	400b      	ands	r3, r1
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <HAL_ADC_PollForConversion+0x140>
 8003560:	2354      	movs	r3, #84	@ 0x54
 8003562:	e000      	b.n	8003566 <HAL_ADC_PollForConversion+0x142>
 8003564:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003566:	fb02 f303 	mul.w	r3, r2, r3
 800356a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800356c:	e021      	b.n	80035b2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003574:	d01a      	beq.n	80035ac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d007      	beq.n	800358c <HAL_ADC_PollForConversion+0x168>
 800357c:	f7ff fd72 	bl	8003064 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d20f      	bcs.n	80035ac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	429a      	cmp	r2, r3
 8003592:	d90b      	bls.n	80035ac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	f043 0204 	orr.w	r2, r3, #4
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e030      	b.n	800360e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	3301      	adds	r3, #1
 80035b0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d8d9      	bhi.n	800356e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f06f 0212 	mvn.w	r2, #18
 80035c2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80035da:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80035de:	d115      	bne.n	800360c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d111      	bne.n	800360c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d105      	bne.n	800360c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	371c      	adds	r7, #28
 8003612:	46bd      	mov	sp, r7
 8003614:	bd90      	pop	{r4, r7, pc}
 8003616:	bf00      	nop
 8003618:	20000004 	.word	0x20000004
 800361c:	24924924 	.word	0x24924924
 8003620:	00924924 	.word	0x00924924
 8003624:	12492492 	.word	0x12492492
 8003628:	00492492 	.word	0x00492492
 800362c:	00249249 	.word	0x00249249

08003630 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800363e:	4618      	mov	r0, r3
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr

08003648 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_ADC_ConfigChannel+0x20>
 8003664:	2302      	movs	r3, #2
 8003666:	e0dc      	b.n	8003822 <HAL_ADC_ConfigChannel+0x1da>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b06      	cmp	r3, #6
 8003676:	d81c      	bhi.n	80036b2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	4613      	mov	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	3b05      	subs	r3, #5
 800368a:	221f      	movs	r2, #31
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	4019      	ands	r1, r3
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	6818      	ldr	r0, [r3, #0]
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4413      	add	r3, r2
 80036a2:	3b05      	subs	r3, #5
 80036a4:	fa00 f203 	lsl.w	r2, r0, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80036b0:	e03c      	b.n	800372c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b0c      	cmp	r3, #12
 80036b8:	d81c      	bhi.n	80036f4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	3b23      	subs	r3, #35	@ 0x23
 80036cc:	221f      	movs	r2, #31
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	4019      	ands	r1, r3
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	6818      	ldr	r0, [r3, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	4613      	mov	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	3b23      	subs	r3, #35	@ 0x23
 80036e6:	fa00 f203 	lsl.w	r2, r0, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80036f2:	e01b      	b.n	800372c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	4613      	mov	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4413      	add	r3, r2
 8003704:	3b41      	subs	r3, #65	@ 0x41
 8003706:	221f      	movs	r2, #31
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	43db      	mvns	r3, r3
 800370e:	4019      	ands	r1, r3
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	6818      	ldr	r0, [r3, #0]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	3b41      	subs	r3, #65	@ 0x41
 8003720:	fa00 f203 	lsl.w	r2, r0, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2b09      	cmp	r3, #9
 8003732:	d91c      	bls.n	800376e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68d9      	ldr	r1, [r3, #12]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	4613      	mov	r3, r2
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	4413      	add	r3, r2
 8003744:	3b1e      	subs	r3, #30
 8003746:	2207      	movs	r2, #7
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	4019      	ands	r1, r3
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	6898      	ldr	r0, [r3, #8]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4613      	mov	r3, r2
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	4413      	add	r3, r2
 800375e:	3b1e      	subs	r3, #30
 8003760:	fa00 f203 	lsl.w	r2, r0, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	60da      	str	r2, [r3, #12]
 800376c:	e019      	b.n	80037a2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6919      	ldr	r1, [r3, #16]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	4613      	mov	r3, r2
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	4413      	add	r3, r2
 800377e:	2207      	movs	r2, #7
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	43db      	mvns	r3, r3
 8003786:	4019      	ands	r1, r3
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	6898      	ldr	r0, [r3, #8]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4613      	mov	r3, r2
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	4413      	add	r3, r2
 8003796:	fa00 f203 	lsl.w	r2, r0, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b10      	cmp	r3, #16
 80037a8:	d003      	beq.n	80037b2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80037ae:	2b11      	cmp	r3, #17
 80037b0:	d132      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a1d      	ldr	r2, [pc, #116]	@ (800382c <HAL_ADC_ConfigChannel+0x1e4>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d125      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d126      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80037d8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2b10      	cmp	r3, #16
 80037e0:	d11a      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037e2:	4b13      	ldr	r3, [pc, #76]	@ (8003830 <HAL_ADC_ConfigChannel+0x1e8>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a13      	ldr	r2, [pc, #76]	@ (8003834 <HAL_ADC_ConfigChannel+0x1ec>)
 80037e8:	fba2 2303 	umull	r2, r3, r2, r3
 80037ec:	0c9a      	lsrs	r2, r3, #18
 80037ee:	4613      	mov	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	4413      	add	r3, r2
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037f8:	e002      	b.n	8003800 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	3b01      	subs	r3, #1
 80037fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f9      	bne.n	80037fa <HAL_ADC_ConfigChannel+0x1b2>
 8003806:	e007      	b.n	8003818 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380c:	f043 0220 	orr.w	r2, r3, #32
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003820:	7bfb      	ldrb	r3, [r7, #15]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr
 800382c:	40012400 	.word	0x40012400
 8003830:	20000004 	.word	0x20000004
 8003834:	431bde83 	.word	0x431bde83

08003838 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003844:	2300      	movs	r3, #0
 8003846:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b01      	cmp	r3, #1
 8003854:	d040      	beq.n	80038d8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0201 	orr.w	r2, r2, #1
 8003864:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003866:	4b1f      	ldr	r3, [pc, #124]	@ (80038e4 <ADC_Enable+0xac>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a1f      	ldr	r2, [pc, #124]	@ (80038e8 <ADC_Enable+0xb0>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	0c9b      	lsrs	r3, r3, #18
 8003872:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003874:	e002      	b.n	800387c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	3b01      	subs	r3, #1
 800387a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f9      	bne.n	8003876 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003882:	f7ff fbef 	bl	8003064 <HAL_GetTick>
 8003886:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003888:	e01f      	b.n	80038ca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800388a:	f7ff fbeb 	bl	8003064 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d918      	bls.n	80038ca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d011      	beq.n	80038ca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038aa:	f043 0210 	orr.w	r2, r3, #16
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b6:	f043 0201 	orr.w	r2, r3, #1
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e007      	b.n	80038da <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d1d8      	bne.n	800388a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000004 	.word	0x20000004
 80038e8:	431bde83 	.word	0x431bde83

080038ec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b01      	cmp	r3, #1
 8003904:	d12e      	bne.n	8003964 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0201 	bic.w	r2, r2, #1
 8003914:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003916:	f7ff fba5 	bl	8003064 <HAL_GetTick>
 800391a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800391c:	e01b      	b.n	8003956 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800391e:	f7ff fba1 	bl	8003064 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d914      	bls.n	8003956 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b01      	cmp	r3, #1
 8003938:	d10d      	bne.n	8003956 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393e:	f043 0210 	orr.w	r2, r3, #16
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394a:	f043 0201 	orr.w	r2, r3, #1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e007      	b.n	8003966 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	2b01      	cmp	r3, #1
 8003962:	d0dc      	beq.n	800391e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003980:	4b0c      	ldr	r3, [pc, #48]	@ (80039b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800398c:	4013      	ands	r3, r2
 800398e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003998:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800399c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039a2:	4a04      	ldr	r2, [pc, #16]	@ (80039b4 <__NVIC_SetPriorityGrouping+0x44>)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	60d3      	str	r3, [r2, #12]
}
 80039a8:	bf00      	nop
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039bc:	4b04      	ldr	r3, [pc, #16]	@ (80039d0 <__NVIC_GetPriorityGrouping+0x18>)
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	0a1b      	lsrs	r3, r3, #8
 80039c2:	f003 0307 	and.w	r3, r3, #7
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	e000ed00 	.word	0xe000ed00

080039d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	4603      	mov	r3, r0
 80039dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	db0b      	blt.n	80039fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039e6:	79fb      	ldrb	r3, [r7, #7]
 80039e8:	f003 021f 	and.w	r2, r3, #31
 80039ec:	4906      	ldr	r1, [pc, #24]	@ (8003a08 <__NVIC_EnableIRQ+0x34>)
 80039ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f2:	095b      	lsrs	r3, r3, #5
 80039f4:	2001      	movs	r0, #1
 80039f6:	fa00 f202 	lsl.w	r2, r0, r2
 80039fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039fe:	bf00      	nop
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	6039      	str	r1, [r7, #0]
 8003a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	db0a      	blt.n	8003a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	490c      	ldr	r1, [pc, #48]	@ (8003a58 <__NVIC_SetPriority+0x4c>)
 8003a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2a:	0112      	lsls	r2, r2, #4
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	440b      	add	r3, r1
 8003a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a34:	e00a      	b.n	8003a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	4908      	ldr	r1, [pc, #32]	@ (8003a5c <__NVIC_SetPriority+0x50>)
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	3b04      	subs	r3, #4
 8003a44:	0112      	lsls	r2, r2, #4
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	440b      	add	r3, r1
 8003a4a:	761a      	strb	r2, [r3, #24]
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	e000e100 	.word	0xe000e100
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	@ 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f1c3 0307 	rsb	r3, r3, #7
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	bf28      	it	cs
 8003a7e:	2304      	movcs	r3, #4
 8003a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3304      	adds	r3, #4
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d902      	bls.n	8003a90 <NVIC_EncodePriority+0x30>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3b03      	subs	r3, #3
 8003a8e:	e000      	b.n	8003a92 <NVIC_EncodePriority+0x32>
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	f04f 32ff 	mov.w	r2, #4294967295
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab2:	43d9      	mvns	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	4313      	orrs	r3, r2
         );
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	@ 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr

08003ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ad4:	d301      	bcc.n	8003ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e00f      	b.n	8003afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ada:	4a0a      	ldr	r2, [pc, #40]	@ (8003b04 <SysTick_Config+0x40>)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ae2:	210f      	movs	r1, #15
 8003ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae8:	f7ff ff90 	bl	8003a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003aec:	4b05      	ldr	r3, [pc, #20]	@ (8003b04 <SysTick_Config+0x40>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003af2:	4b04      	ldr	r3, [pc, #16]	@ (8003b04 <SysTick_Config+0x40>)
 8003af4:	2207      	movs	r2, #7
 8003af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	e000e010 	.word	0xe000e010

08003b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ff2d 	bl	8003970 <__NVIC_SetPriorityGrouping>
}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b086      	sub	sp, #24
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	4603      	mov	r3, r0
 8003b26:	60b9      	str	r1, [r7, #8]
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b30:	f7ff ff42 	bl	80039b8 <__NVIC_GetPriorityGrouping>
 8003b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	6978      	ldr	r0, [r7, #20]
 8003b3c:	f7ff ff90 	bl	8003a60 <NVIC_EncodePriority>
 8003b40:	4602      	mov	r2, r0
 8003b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b46:	4611      	mov	r1, r2
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff ff5f 	bl	8003a0c <__NVIC_SetPriority>
}
 8003b4e:	bf00      	nop
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff ff35 	bl	80039d4 <__NVIC_EnableIRQ>
}
 8003b6a:	bf00      	nop
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7ff ffa2 	bl	8003ac4 <SysTick_Config>
 8003b80:	4603      	mov	r3, r0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b085      	sub	sp, #20
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b92:	2300      	movs	r3, #0
 8003b94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d008      	beq.n	8003bb4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2204      	movs	r2, #4
 8003ba6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e020      	b.n	8003bf6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 020e 	bic.w	r2, r2, #14
 8003bc2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0201 	bic.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bdc:	2101      	movs	r1, #1
 8003bde:	fa01 f202 	lsl.w	r2, r1, r2
 8003be2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr

08003c00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d005      	beq.n	8003c24 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2204      	movs	r2, #4
 8003c1c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	73fb      	strb	r3, [r7, #15]
 8003c22:	e051      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 020e 	bic.w	r2, r2, #14
 8003c32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a22      	ldr	r2, [pc, #136]	@ (8003cd4 <HAL_DMA_Abort_IT+0xd4>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d029      	beq.n	8003ca2 <HAL_DMA_Abort_IT+0xa2>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a21      	ldr	r2, [pc, #132]	@ (8003cd8 <HAL_DMA_Abort_IT+0xd8>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d022      	beq.n	8003c9e <HAL_DMA_Abort_IT+0x9e>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003cdc <HAL_DMA_Abort_IT+0xdc>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d01a      	beq.n	8003c98 <HAL_DMA_Abort_IT+0x98>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a1e      	ldr	r2, [pc, #120]	@ (8003ce0 <HAL_DMA_Abort_IT+0xe0>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d012      	beq.n	8003c92 <HAL_DMA_Abort_IT+0x92>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a1c      	ldr	r2, [pc, #112]	@ (8003ce4 <HAL_DMA_Abort_IT+0xe4>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d00a      	beq.n	8003c8c <HAL_DMA_Abort_IT+0x8c>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce8 <HAL_DMA_Abort_IT+0xe8>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d102      	bne.n	8003c86 <HAL_DMA_Abort_IT+0x86>
 8003c80:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003c84:	e00e      	b.n	8003ca4 <HAL_DMA_Abort_IT+0xa4>
 8003c86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c8a:	e00b      	b.n	8003ca4 <HAL_DMA_Abort_IT+0xa4>
 8003c8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c90:	e008      	b.n	8003ca4 <HAL_DMA_Abort_IT+0xa4>
 8003c92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c96:	e005      	b.n	8003ca4 <HAL_DMA_Abort_IT+0xa4>
 8003c98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c9c:	e002      	b.n	8003ca4 <HAL_DMA_Abort_IT+0xa4>
 8003c9e:	2310      	movs	r3, #16
 8003ca0:	e000      	b.n	8003ca4 <HAL_DMA_Abort_IT+0xa4>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	4a11      	ldr	r2, [pc, #68]	@ (8003cec <HAL_DMA_Abort_IT+0xec>)
 8003ca6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d003      	beq.n	8003cc8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	4798      	blx	r3
    } 
  }
  return status;
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40020008 	.word	0x40020008
 8003cd8:	4002001c 	.word	0x4002001c
 8003cdc:	40020030 	.word	0x40020030
 8003ce0:	40020044 	.word	0x40020044
 8003ce4:	40020058 	.word	0x40020058
 8003ce8:	4002006c 	.word	0x4002006c
 8003cec:	40020000 	.word	0x40020000

08003cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b08b      	sub	sp, #44	@ 0x2c
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d02:	e169      	b.n	8003fd8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d04:	2201      	movs	r2, #1
 8003d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69fa      	ldr	r2, [r7, #28]
 8003d14:	4013      	ands	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	f040 8158 	bne.w	8003fd2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	4a9a      	ldr	r2, [pc, #616]	@ (8003f90 <HAL_GPIO_Init+0x2a0>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d05e      	beq.n	8003dea <HAL_GPIO_Init+0xfa>
 8003d2c:	4a98      	ldr	r2, [pc, #608]	@ (8003f90 <HAL_GPIO_Init+0x2a0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d875      	bhi.n	8003e1e <HAL_GPIO_Init+0x12e>
 8003d32:	4a98      	ldr	r2, [pc, #608]	@ (8003f94 <HAL_GPIO_Init+0x2a4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d058      	beq.n	8003dea <HAL_GPIO_Init+0xfa>
 8003d38:	4a96      	ldr	r2, [pc, #600]	@ (8003f94 <HAL_GPIO_Init+0x2a4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d86f      	bhi.n	8003e1e <HAL_GPIO_Init+0x12e>
 8003d3e:	4a96      	ldr	r2, [pc, #600]	@ (8003f98 <HAL_GPIO_Init+0x2a8>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d052      	beq.n	8003dea <HAL_GPIO_Init+0xfa>
 8003d44:	4a94      	ldr	r2, [pc, #592]	@ (8003f98 <HAL_GPIO_Init+0x2a8>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d869      	bhi.n	8003e1e <HAL_GPIO_Init+0x12e>
 8003d4a:	4a94      	ldr	r2, [pc, #592]	@ (8003f9c <HAL_GPIO_Init+0x2ac>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d04c      	beq.n	8003dea <HAL_GPIO_Init+0xfa>
 8003d50:	4a92      	ldr	r2, [pc, #584]	@ (8003f9c <HAL_GPIO_Init+0x2ac>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d863      	bhi.n	8003e1e <HAL_GPIO_Init+0x12e>
 8003d56:	4a92      	ldr	r2, [pc, #584]	@ (8003fa0 <HAL_GPIO_Init+0x2b0>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d046      	beq.n	8003dea <HAL_GPIO_Init+0xfa>
 8003d5c:	4a90      	ldr	r2, [pc, #576]	@ (8003fa0 <HAL_GPIO_Init+0x2b0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d85d      	bhi.n	8003e1e <HAL_GPIO_Init+0x12e>
 8003d62:	2b12      	cmp	r3, #18
 8003d64:	d82a      	bhi.n	8003dbc <HAL_GPIO_Init+0xcc>
 8003d66:	2b12      	cmp	r3, #18
 8003d68:	d859      	bhi.n	8003e1e <HAL_GPIO_Init+0x12e>
 8003d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d70 <HAL_GPIO_Init+0x80>)
 8003d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d70:	08003deb 	.word	0x08003deb
 8003d74:	08003dc5 	.word	0x08003dc5
 8003d78:	08003dd7 	.word	0x08003dd7
 8003d7c:	08003e19 	.word	0x08003e19
 8003d80:	08003e1f 	.word	0x08003e1f
 8003d84:	08003e1f 	.word	0x08003e1f
 8003d88:	08003e1f 	.word	0x08003e1f
 8003d8c:	08003e1f 	.word	0x08003e1f
 8003d90:	08003e1f 	.word	0x08003e1f
 8003d94:	08003e1f 	.word	0x08003e1f
 8003d98:	08003e1f 	.word	0x08003e1f
 8003d9c:	08003e1f 	.word	0x08003e1f
 8003da0:	08003e1f 	.word	0x08003e1f
 8003da4:	08003e1f 	.word	0x08003e1f
 8003da8:	08003e1f 	.word	0x08003e1f
 8003dac:	08003e1f 	.word	0x08003e1f
 8003db0:	08003e1f 	.word	0x08003e1f
 8003db4:	08003dcd 	.word	0x08003dcd
 8003db8:	08003de1 	.word	0x08003de1
 8003dbc:	4a79      	ldr	r2, [pc, #484]	@ (8003fa4 <HAL_GPIO_Init+0x2b4>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d013      	beq.n	8003dea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003dc2:	e02c      	b.n	8003e1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	623b      	str	r3, [r7, #32]
          break;
 8003dca:	e029      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	623b      	str	r3, [r7, #32]
          break;
 8003dd4:	e024      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	3308      	adds	r3, #8
 8003ddc:	623b      	str	r3, [r7, #32]
          break;
 8003dde:	e01f      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	330c      	adds	r3, #12
 8003de6:	623b      	str	r3, [r7, #32]
          break;
 8003de8:	e01a      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d102      	bne.n	8003df8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003df2:	2304      	movs	r3, #4
 8003df4:	623b      	str	r3, [r7, #32]
          break;
 8003df6:	e013      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d105      	bne.n	8003e0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e00:	2308      	movs	r3, #8
 8003e02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	611a      	str	r2, [r3, #16]
          break;
 8003e0a:	e009      	b.n	8003e20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e0c:	2308      	movs	r3, #8
 8003e0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	69fa      	ldr	r2, [r7, #28]
 8003e14:	615a      	str	r2, [r3, #20]
          break;
 8003e16:	e003      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	623b      	str	r3, [r7, #32]
          break;
 8003e1c:	e000      	b.n	8003e20 <HAL_GPIO_Init+0x130>
          break;
 8003e1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	2bff      	cmp	r3, #255	@ 0xff
 8003e24:	d801      	bhi.n	8003e2a <HAL_GPIO_Init+0x13a>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	e001      	b.n	8003e2e <HAL_GPIO_Init+0x13e>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	2bff      	cmp	r3, #255	@ 0xff
 8003e34:	d802      	bhi.n	8003e3c <HAL_GPIO_Init+0x14c>
 8003e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	e002      	b.n	8003e42 <HAL_GPIO_Init+0x152>
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3e:	3b08      	subs	r3, #8
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	210f      	movs	r1, #15
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e50:	43db      	mvns	r3, r3
 8003e52:	401a      	ands	r2, r3
 8003e54:	6a39      	ldr	r1, [r7, #32]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 80b1 	beq.w	8003fd2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e70:	4b4d      	ldr	r3, [pc, #308]	@ (8003fa8 <HAL_GPIO_Init+0x2b8>)
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	4a4c      	ldr	r2, [pc, #304]	@ (8003fa8 <HAL_GPIO_Init+0x2b8>)
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	6193      	str	r3, [r2, #24]
 8003e7c:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa8 <HAL_GPIO_Init+0x2b8>)
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e88:	4a48      	ldr	r2, [pc, #288]	@ (8003fac <HAL_GPIO_Init+0x2bc>)
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	089b      	lsrs	r3, r3, #2
 8003e8e:	3302      	adds	r3, #2
 8003e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	220f      	movs	r2, #15
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a40      	ldr	r2, [pc, #256]	@ (8003fb0 <HAL_GPIO_Init+0x2c0>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d013      	beq.n	8003edc <HAL_GPIO_Init+0x1ec>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a3f      	ldr	r2, [pc, #252]	@ (8003fb4 <HAL_GPIO_Init+0x2c4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d00d      	beq.n	8003ed8 <HAL_GPIO_Init+0x1e8>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8003fb8 <HAL_GPIO_Init+0x2c8>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d007      	beq.n	8003ed4 <HAL_GPIO_Init+0x1e4>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a3d      	ldr	r2, [pc, #244]	@ (8003fbc <HAL_GPIO_Init+0x2cc>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d101      	bne.n	8003ed0 <HAL_GPIO_Init+0x1e0>
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e006      	b.n	8003ede <HAL_GPIO_Init+0x1ee>
 8003ed0:	2304      	movs	r3, #4
 8003ed2:	e004      	b.n	8003ede <HAL_GPIO_Init+0x1ee>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e002      	b.n	8003ede <HAL_GPIO_Init+0x1ee>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e000      	b.n	8003ede <HAL_GPIO_Init+0x1ee>
 8003edc:	2300      	movs	r3, #0
 8003ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee0:	f002 0203 	and.w	r2, r2, #3
 8003ee4:	0092      	lsls	r2, r2, #2
 8003ee6:	4093      	lsls	r3, r2
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003eee:	492f      	ldr	r1, [pc, #188]	@ (8003fac <HAL_GPIO_Init+0x2bc>)
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	089b      	lsrs	r3, r3, #2
 8003ef4:	3302      	adds	r3, #2
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d006      	beq.n	8003f16 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f08:	4b2d      	ldr	r3, [pc, #180]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	492c      	ldr	r1, [pc, #176]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	608b      	str	r3, [r1, #8]
 8003f14:	e006      	b.n	8003f24 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f16:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	4928      	ldr	r1, [pc, #160]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d006      	beq.n	8003f3e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003f30:	4b23      	ldr	r3, [pc, #140]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	4922      	ldr	r1, [pc, #136]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60cb      	str	r3, [r1, #12]
 8003f3c:	e006      	b.n	8003f4c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003f3e:	4b20      	ldr	r3, [pc, #128]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f40:	68da      	ldr	r2, [r3, #12]
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	43db      	mvns	r3, r3
 8003f46:	491e      	ldr	r1, [pc, #120]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f48:	4013      	ands	r3, r2
 8003f4a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d006      	beq.n	8003f66 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f58:	4b19      	ldr	r3, [pc, #100]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	4918      	ldr	r1, [pc, #96]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]
 8003f64:	e006      	b.n	8003f74 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f66:	4b16      	ldr	r3, [pc, #88]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	4914      	ldr	r1, [pc, #80]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d021      	beq.n	8003fc4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f80:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	490e      	ldr	r1, [pc, #56]	@ (8003fc0 <HAL_GPIO_Init+0x2d0>)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	600b      	str	r3, [r1, #0]
 8003f8c:	e021      	b.n	8003fd2 <HAL_GPIO_Init+0x2e2>
 8003f8e:	bf00      	nop
 8003f90:	10320000 	.word	0x10320000
 8003f94:	10310000 	.word	0x10310000
 8003f98:	10220000 	.word	0x10220000
 8003f9c:	10210000 	.word	0x10210000
 8003fa0:	10120000 	.word	0x10120000
 8003fa4:	10110000 	.word	0x10110000
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40010000 	.word	0x40010000
 8003fb0:	40010800 	.word	0x40010800
 8003fb4:	40010c00 	.word	0x40010c00
 8003fb8:	40011000 	.word	0x40011000
 8003fbc:	40011400 	.word	0x40011400
 8003fc0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff4 <HAL_GPIO_Init+0x304>)
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	4909      	ldr	r1, [pc, #36]	@ (8003ff4 <HAL_GPIO_Init+0x304>)
 8003fce:	4013      	ands	r3, r2
 8003fd0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f47f ae8e 	bne.w	8003d04 <HAL_GPIO_Init+0x14>
  }
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	372c      	adds	r7, #44	@ 0x2c
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr
 8003ff4:	40010400 	.word	0x40010400

08003ff8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	460b      	mov	r3, r1
 8004002:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	887b      	ldrh	r3, [r7, #2]
 800400a:	4013      	ands	r3, r2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004010:	2301      	movs	r3, #1
 8004012:	73fb      	strb	r3, [r7, #15]
 8004014:	e001      	b.n	800401a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004016:	2300      	movs	r3, #0
 8004018:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800401a:	7bfb      	ldrb	r3, [r7, #15]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3714      	adds	r7, #20
 8004020:	46bd      	mov	sp, r7
 8004022:	bc80      	pop	{r7}
 8004024:	4770      	bx	lr

08004026 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004026:	b480      	push	{r7}
 8004028:	b083      	sub	sp, #12
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	460b      	mov	r3, r1
 8004030:	807b      	strh	r3, [r7, #2]
 8004032:	4613      	mov	r3, r2
 8004034:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004036:	787b      	ldrb	r3, [r7, #1]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800403c:	887a      	ldrh	r2, [r7, #2]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004042:	e003      	b.n	800404c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004044:	887b      	ldrh	r3, [r7, #2]
 8004046:	041a      	lsls	r2, r3, #16
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	611a      	str	r2, [r3, #16]
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	bc80      	pop	{r7}
 8004054:	4770      	bx	lr
	...

08004058 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	4603      	mov	r3, r0
 8004060:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004062:	4b08      	ldr	r3, [pc, #32]	@ (8004084 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004064:	695a      	ldr	r2, [r3, #20]
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	4013      	ands	r3, r2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d006      	beq.n	800407c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800406e:	4a05      	ldr	r2, [pc, #20]	@ (8004084 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004070:	88fb      	ldrh	r3, [r7, #6]
 8004072:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004074:	88fb      	ldrh	r3, [r7, #6]
 8004076:	4618      	mov	r0, r3
 8004078:	f7fe f878 	bl	800216c <HAL_GPIO_EXTI_Callback>
  }
}
 800407c:	bf00      	nop
 800407e:	3708      	adds	r7, #8
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40010400 	.word	0x40010400

08004088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e272      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 8087 	beq.w	80041b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040a8:	4b92      	ldr	r3, [pc, #584]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 030c 	and.w	r3, r3, #12
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d00c      	beq.n	80040ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040b4:	4b8f      	ldr	r3, [pc, #572]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f003 030c 	and.w	r3, r3, #12
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d112      	bne.n	80040e6 <HAL_RCC_OscConfig+0x5e>
 80040c0:	4b8c      	ldr	r3, [pc, #560]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040cc:	d10b      	bne.n	80040e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ce:	4b89      	ldr	r3, [pc, #548]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d06c      	beq.n	80041b4 <HAL_RCC_OscConfig+0x12c>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d168      	bne.n	80041b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e24c      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ee:	d106      	bne.n	80040fe <HAL_RCC_OscConfig+0x76>
 80040f0:	4b80      	ldr	r3, [pc, #512]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a7f      	ldr	r2, [pc, #508]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80040f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	e02e      	b.n	800415c <HAL_RCC_OscConfig+0xd4>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10c      	bne.n	8004120 <HAL_RCC_OscConfig+0x98>
 8004106:	4b7b      	ldr	r3, [pc, #492]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a7a      	ldr	r2, [pc, #488]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800410c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	4b78      	ldr	r3, [pc, #480]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a77      	ldr	r2, [pc, #476]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004118:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	e01d      	b.n	800415c <HAL_RCC_OscConfig+0xd4>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004128:	d10c      	bne.n	8004144 <HAL_RCC_OscConfig+0xbc>
 800412a:	4b72      	ldr	r3, [pc, #456]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a71      	ldr	r2, [pc, #452]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	4b6f      	ldr	r3, [pc, #444]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a6e      	ldr	r2, [pc, #440]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e00b      	b.n	800415c <HAL_RCC_OscConfig+0xd4>
 8004144:	4b6b      	ldr	r3, [pc, #428]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a6a      	ldr	r2, [pc, #424]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800414a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	4b68      	ldr	r3, [pc, #416]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a67      	ldr	r2, [pc, #412]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800415a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d013      	beq.n	800418c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004164:	f7fe ff7e 	bl	8003064 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416c:	f7fe ff7a 	bl	8003064 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	@ 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e200      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417e:	4b5d      	ldr	r3, [pc, #372]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0xe4>
 800418a:	e014      	b.n	80041b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418c:	f7fe ff6a 	bl	8003064 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004194:	f7fe ff66 	bl	8003064 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b64      	cmp	r3, #100	@ 0x64
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e1ec      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041a6:	4b53      	ldr	r3, [pc, #332]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x10c>
 80041b2:	e000      	b.n	80041b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d063      	beq.n	800428a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041c2:	4b4c      	ldr	r3, [pc, #304]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00b      	beq.n	80041e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041ce:	4b49      	ldr	r3, [pc, #292]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f003 030c 	and.w	r3, r3, #12
 80041d6:	2b08      	cmp	r3, #8
 80041d8:	d11c      	bne.n	8004214 <HAL_RCC_OscConfig+0x18c>
 80041da:	4b46      	ldr	r3, [pc, #280]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d116      	bne.n	8004214 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041e6:	4b43      	ldr	r3, [pc, #268]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d005      	beq.n	80041fe <HAL_RCC_OscConfig+0x176>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d001      	beq.n	80041fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e1c0      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041fe:	4b3d      	ldr	r3, [pc, #244]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	4939      	ldr	r1, [pc, #228]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800420e:	4313      	orrs	r3, r2
 8004210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004212:	e03a      	b.n	800428a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d020      	beq.n	800425e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800421c:	4b36      	ldr	r3, [pc, #216]	@ (80042f8 <HAL_RCC_OscConfig+0x270>)
 800421e:	2201      	movs	r2, #1
 8004220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004222:	f7fe ff1f 	bl	8003064 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800422a:	f7fe ff1b 	bl	8003064 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e1a1      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800423c:	4b2d      	ldr	r3, [pc, #180]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0f0      	beq.n	800422a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004248:	4b2a      	ldr	r3, [pc, #168]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	4927      	ldr	r1, [pc, #156]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004258:	4313      	orrs	r3, r2
 800425a:	600b      	str	r3, [r1, #0]
 800425c:	e015      	b.n	800428a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800425e:	4b26      	ldr	r3, [pc, #152]	@ (80042f8 <HAL_RCC_OscConfig+0x270>)
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7fe fefe 	bl	8003064 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800426c:	f7fe fefa 	bl	8003064 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e180      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800427e:	4b1d      	ldr	r3, [pc, #116]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0308 	and.w	r3, r3, #8
 8004292:	2b00      	cmp	r3, #0
 8004294:	d03a      	beq.n	800430c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d019      	beq.n	80042d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800429e:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <HAL_RCC_OscConfig+0x274>)
 80042a0:	2201      	movs	r2, #1
 80042a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a4:	f7fe fede 	bl	8003064 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ac:	f7fe feda 	bl	8003064 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e160      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042be:	4b0d      	ldr	r3, [pc, #52]	@ (80042f4 <HAL_RCC_OscConfig+0x26c>)
 80042c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0f0      	beq.n	80042ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042ca:	2001      	movs	r0, #1
 80042cc:	f000 face 	bl	800486c <RCC_Delay>
 80042d0:	e01c      	b.n	800430c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042d2:	4b0a      	ldr	r3, [pc, #40]	@ (80042fc <HAL_RCC_OscConfig+0x274>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d8:	f7fe fec4 	bl	8003064 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042de:	e00f      	b.n	8004300 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e0:	f7fe fec0 	bl	8003064 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d908      	bls.n	8004300 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e146      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
 80042f2:	bf00      	nop
 80042f4:	40021000 	.word	0x40021000
 80042f8:	42420000 	.word	0x42420000
 80042fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004300:	4b92      	ldr	r3, [pc, #584]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1e9      	bne.n	80042e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 80a6 	beq.w	8004466 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800431e:	4b8b      	ldr	r3, [pc, #556]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10d      	bne.n	8004346 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800432a:	4b88      	ldr	r3, [pc, #544]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	4a87      	ldr	r2, [pc, #540]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004334:	61d3      	str	r3, [r2, #28]
 8004336:	4b85      	ldr	r3, [pc, #532]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800433e:	60bb      	str	r3, [r7, #8]
 8004340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004342:	2301      	movs	r3, #1
 8004344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004346:	4b82      	ldr	r3, [pc, #520]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d118      	bne.n	8004384 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004352:	4b7f      	ldr	r3, [pc, #508]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a7e      	ldr	r2, [pc, #504]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 8004358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800435e:	f7fe fe81 	bl	8003064 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004366:	f7fe fe7d 	bl	8003064 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b64      	cmp	r3, #100	@ 0x64
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e103      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004378:	4b75      	ldr	r3, [pc, #468]	@ (8004550 <HAL_RCC_OscConfig+0x4c8>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d106      	bne.n	800439a <HAL_RCC_OscConfig+0x312>
 800438c:	4b6f      	ldr	r3, [pc, #444]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	4a6e      	ldr	r2, [pc, #440]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004392:	f043 0301 	orr.w	r3, r3, #1
 8004396:	6213      	str	r3, [r2, #32]
 8004398:	e02d      	b.n	80043f6 <HAL_RCC_OscConfig+0x36e>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10c      	bne.n	80043bc <HAL_RCC_OscConfig+0x334>
 80043a2:	4b6a      	ldr	r3, [pc, #424]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	4a69      	ldr	r2, [pc, #420]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043a8:	f023 0301 	bic.w	r3, r3, #1
 80043ac:	6213      	str	r3, [r2, #32]
 80043ae:	4b67      	ldr	r3, [pc, #412]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	4a66      	ldr	r2, [pc, #408]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043b4:	f023 0304 	bic.w	r3, r3, #4
 80043b8:	6213      	str	r3, [r2, #32]
 80043ba:	e01c      	b.n	80043f6 <HAL_RCC_OscConfig+0x36e>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	2b05      	cmp	r3, #5
 80043c2:	d10c      	bne.n	80043de <HAL_RCC_OscConfig+0x356>
 80043c4:	4b61      	ldr	r3, [pc, #388]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	4a60      	ldr	r2, [pc, #384]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043ca:	f043 0304 	orr.w	r3, r3, #4
 80043ce:	6213      	str	r3, [r2, #32]
 80043d0:	4b5e      	ldr	r3, [pc, #376]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	4a5d      	ldr	r2, [pc, #372]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	6213      	str	r3, [r2, #32]
 80043dc:	e00b      	b.n	80043f6 <HAL_RCC_OscConfig+0x36e>
 80043de:	4b5b      	ldr	r3, [pc, #364]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	4a5a      	ldr	r2, [pc, #360]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043e4:	f023 0301 	bic.w	r3, r3, #1
 80043e8:	6213      	str	r3, [r2, #32]
 80043ea:	4b58      	ldr	r3, [pc, #352]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	4a57      	ldr	r2, [pc, #348]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80043f0:	f023 0304 	bic.w	r3, r3, #4
 80043f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d015      	beq.n	800442a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043fe:	f7fe fe31 	bl	8003064 <HAL_GetTick>
 8004402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004404:	e00a      	b.n	800441c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004406:	f7fe fe2d 	bl	8003064 <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004414:	4293      	cmp	r3, r2
 8004416:	d901      	bls.n	800441c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e0b1      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800441c:	4b4b      	ldr	r3, [pc, #300]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0ee      	beq.n	8004406 <HAL_RCC_OscConfig+0x37e>
 8004428:	e014      	b.n	8004454 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800442a:	f7fe fe1b 	bl	8003064 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004430:	e00a      	b.n	8004448 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fe fe17 	bl	8003064 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004440:	4293      	cmp	r3, r2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e09b      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004448:	4b40      	ldr	r3, [pc, #256]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1ee      	bne.n	8004432 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004454:	7dfb      	ldrb	r3, [r7, #23]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d105      	bne.n	8004466 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800445a:	4b3c      	ldr	r3, [pc, #240]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	4a3b      	ldr	r2, [pc, #236]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004460:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004464:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	2b00      	cmp	r3, #0
 800446c:	f000 8087 	beq.w	800457e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004470:	4b36      	ldr	r3, [pc, #216]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 030c 	and.w	r3, r3, #12
 8004478:	2b08      	cmp	r3, #8
 800447a:	d061      	beq.n	8004540 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	2b02      	cmp	r3, #2
 8004482:	d146      	bne.n	8004512 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004484:	4b33      	ldr	r3, [pc, #204]	@ (8004554 <HAL_RCC_OscConfig+0x4cc>)
 8004486:	2200      	movs	r2, #0
 8004488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448a:	f7fe fdeb 	bl	8003064 <HAL_GetTick>
 800448e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004490:	e008      	b.n	80044a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004492:	f7fe fde7 	bl	8003064 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e06d      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a4:	4b29      	ldr	r3, [pc, #164]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1f0      	bne.n	8004492 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b8:	d108      	bne.n	80044cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80044ba:	4b24      	ldr	r3, [pc, #144]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	4921      	ldr	r1, [pc, #132]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044cc:	4b1f      	ldr	r3, [pc, #124]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a19      	ldr	r1, [r3, #32]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044dc:	430b      	orrs	r3, r1
 80044de:	491b      	ldr	r1, [pc, #108]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_RCC_OscConfig+0x4cc>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ea:	f7fe fdbb 	bl	8003064 <HAL_GetTick>
 80044ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044f0:	e008      	b.n	8004504 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f2:	f7fe fdb7 	bl	8003064 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d901      	bls.n	8004504 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e03d      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004504:	4b11      	ldr	r3, [pc, #68]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0f0      	beq.n	80044f2 <HAL_RCC_OscConfig+0x46a>
 8004510:	e035      	b.n	800457e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004512:	4b10      	ldr	r3, [pc, #64]	@ (8004554 <HAL_RCC_OscConfig+0x4cc>)
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004518:	f7fe fda4 	bl	8003064 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004520:	f7fe fda0 	bl	8003064 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e026      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004532:	4b06      	ldr	r3, [pc, #24]	@ (800454c <HAL_RCC_OscConfig+0x4c4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f0      	bne.n	8004520 <HAL_RCC_OscConfig+0x498>
 800453e:	e01e      	b.n	800457e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d107      	bne.n	8004558 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e019      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
 800454c:	40021000 	.word	0x40021000
 8004550:	40007000 	.word	0x40007000
 8004554:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004558:	4b0b      	ldr	r3, [pc, #44]	@ (8004588 <HAL_RCC_OscConfig+0x500>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	429a      	cmp	r2, r3
 800456a:	d106      	bne.n	800457a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004576:	429a      	cmp	r2, r3
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3718      	adds	r7, #24
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	40021000 	.word	0x40021000

0800458c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e0d0      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a0:	4b6a      	ldr	r3, [pc, #424]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d910      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ae:	4b67      	ldr	r3, [pc, #412]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 0207 	bic.w	r2, r3, #7
 80045b6:	4965      	ldr	r1, [pc, #404]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b63      	ldr	r3, [pc, #396]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0307 	and.w	r3, r3, #7
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b8      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d020      	beq.n	800461e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e8:	4b59      	ldr	r3, [pc, #356]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	4a58      	ldr	r2, [pc, #352]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80045ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004600:	4b53      	ldr	r3, [pc, #332]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	4a52      	ldr	r2, [pc, #328]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004606:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800460a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800460c:	4b50      	ldr	r3, [pc, #320]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	494d      	ldr	r1, [pc, #308]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800461a:	4313      	orrs	r3, r2
 800461c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d040      	beq.n	80046ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d107      	bne.n	8004642 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b47      	ldr	r3, [pc, #284]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d115      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d107      	bne.n	800465a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800464a:	4b41      	ldr	r3, [pc, #260]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e073      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465a:	4b3d      	ldr	r3, [pc, #244]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e06b      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800466a:	4b39      	ldr	r3, [pc, #228]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f023 0203 	bic.w	r2, r3, #3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4936      	ldr	r1, [pc, #216]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004678:	4313      	orrs	r3, r2
 800467a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800467c:	f7fe fcf2 	bl	8003064 <HAL_GetTick>
 8004680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004682:	e00a      	b.n	800469a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004684:	f7fe fcee 	bl	8003064 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004692:	4293      	cmp	r3, r2
 8004694:	d901      	bls.n	800469a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e053      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	4b2d      	ldr	r3, [pc, #180]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f003 020c 	and.w	r2, r3, #12
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d1eb      	bne.n	8004684 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046ac:	4b27      	ldr	r3, [pc, #156]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d210      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ba:	4b24      	ldr	r3, [pc, #144]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 0207 	bic.w	r2, r3, #7
 80046c2:	4922      	ldr	r1, [pc, #136]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e032      	b.n	8004742 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b19      	ldr	r3, [pc, #100]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4916      	ldr	r1, [pc, #88]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004706:	4b12      	ldr	r3, [pc, #72]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	490e      	ldr	r1, [pc, #56]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004716:	4313      	orrs	r3, r2
 8004718:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800471a:	f000 f821 	bl	8004760 <HAL_RCC_GetSysClockFreq>
 800471e:	4602      	mov	r2, r0
 8004720:	4b0b      	ldr	r3, [pc, #44]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	490a      	ldr	r1, [pc, #40]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 800472c:	5ccb      	ldrb	r3, [r1, r3]
 800472e:	fa22 f303 	lsr.w	r3, r2, r3
 8004732:	4a09      	ldr	r2, [pc, #36]	@ (8004758 <HAL_RCC_ClockConfig+0x1cc>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004736:	4b09      	ldr	r3, [pc, #36]	@ (800475c <HAL_RCC_ClockConfig+0x1d0>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fe fc50 	bl	8002fe0 <HAL_InitTick>

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40022000 	.word	0x40022000
 8004750:	40021000 	.word	0x40021000
 8004754:	080079a4 	.word	0x080079a4
 8004758:	20000004 	.word	0x20000004
 800475c:	20000008 	.word	0x20000008

08004760 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	2300      	movs	r3, #0
 800476c:	60bb      	str	r3, [r7, #8]
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	2300      	movs	r3, #0
 8004774:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800477a:	4b1e      	ldr	r3, [pc, #120]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 030c 	and.w	r3, r3, #12
 8004786:	2b04      	cmp	r3, #4
 8004788:	d002      	beq.n	8004790 <HAL_RCC_GetSysClockFreq+0x30>
 800478a:	2b08      	cmp	r3, #8
 800478c:	d003      	beq.n	8004796 <HAL_RCC_GetSysClockFreq+0x36>
 800478e:	e027      	b.n	80047e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004790:	4b19      	ldr	r3, [pc, #100]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004792:	613b      	str	r3, [r7, #16]
      break;
 8004794:	e027      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	0c9b      	lsrs	r3, r3, #18
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	4a17      	ldr	r2, [pc, #92]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80047a0:	5cd3      	ldrb	r3, [r2, r3]
 80047a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d010      	beq.n	80047d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047ae:	4b11      	ldr	r3, [pc, #68]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	0c5b      	lsrs	r3, r3, #17
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	4a11      	ldr	r2, [pc, #68]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xa0>)
 80047ba:	5cd3      	ldrb	r3, [r2, r3]
 80047bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a0d      	ldr	r2, [pc, #52]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80047c2:	fb03 f202 	mul.w	r2, r3, r2
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047cc:	617b      	str	r3, [r7, #20]
 80047ce:	e004      	b.n	80047da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004804 <HAL_RCC_GetSysClockFreq+0xa4>)
 80047d4:	fb02 f303 	mul.w	r3, r2, r3
 80047d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	613b      	str	r3, [r7, #16]
      break;
 80047de:	e002      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80047e0:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80047e2:	613b      	str	r3, [r7, #16]
      break;
 80047e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047e6:	693b      	ldr	r3, [r7, #16]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	371c      	adds	r7, #28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40021000 	.word	0x40021000
 80047f8:	007a1200 	.word	0x007a1200
 80047fc:	080079bc 	.word	0x080079bc
 8004800:	080079cc 	.word	0x080079cc
 8004804:	003d0900 	.word	0x003d0900

08004808 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800480c:	4b02      	ldr	r3, [pc, #8]	@ (8004818 <HAL_RCC_GetHCLKFreq+0x10>)
 800480e:	681b      	ldr	r3, [r3, #0]
}
 8004810:	4618      	mov	r0, r3
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	20000004 	.word	0x20000004

0800481c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004820:	f7ff fff2 	bl	8004808 <HAL_RCC_GetHCLKFreq>
 8004824:	4602      	mov	r2, r0
 8004826:	4b05      	ldr	r3, [pc, #20]	@ (800483c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	0a1b      	lsrs	r3, r3, #8
 800482c:	f003 0307 	and.w	r3, r3, #7
 8004830:	4903      	ldr	r1, [pc, #12]	@ (8004840 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004832:	5ccb      	ldrb	r3, [r1, r3]
 8004834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004838:	4618      	mov	r0, r3
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40021000 	.word	0x40021000
 8004840:	080079b4 	.word	0x080079b4

08004844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004848:	f7ff ffde 	bl	8004808 <HAL_RCC_GetHCLKFreq>
 800484c:	4602      	mov	r2, r0
 800484e:	4b05      	ldr	r3, [pc, #20]	@ (8004864 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	0adb      	lsrs	r3, r3, #11
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	4903      	ldr	r1, [pc, #12]	@ (8004868 <HAL_RCC_GetPCLK2Freq+0x24>)
 800485a:	5ccb      	ldrb	r3, [r1, r3]
 800485c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004860:	4618      	mov	r0, r3
 8004862:	bd80      	pop	{r7, pc}
 8004864:	40021000 	.word	0x40021000
 8004868:	080079b4 	.word	0x080079b4

0800486c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004874:	4b0a      	ldr	r3, [pc, #40]	@ (80048a0 <RCC_Delay+0x34>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a0a      	ldr	r2, [pc, #40]	@ (80048a4 <RCC_Delay+0x38>)
 800487a:	fba2 2303 	umull	r2, r3, r2, r3
 800487e:	0a5b      	lsrs	r3, r3, #9
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	fb02 f303 	mul.w	r3, r2, r3
 8004886:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004888:	bf00      	nop
  }
  while (Delay --);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	1e5a      	subs	r2, r3, #1
 800488e:	60fa      	str	r2, [r7, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1f9      	bne.n	8004888 <RCC_Delay+0x1c>
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr
 80048a0:	20000004 	.word	0x20000004
 80048a4:	10624dd3 	.word	0x10624dd3

080048a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80048b0:	2300      	movs	r3, #0
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	2300      	movs	r3, #0
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d07d      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80048c4:	2300      	movs	r3, #0
 80048c6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c8:	4b4f      	ldr	r3, [pc, #316]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ca:	69db      	ldr	r3, [r3, #28]
 80048cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10d      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048d4:	4b4c      	ldr	r3, [pc, #304]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048d6:	69db      	ldr	r3, [r3, #28]
 80048d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048de:	61d3      	str	r3, [r2, #28]
 80048e0:	4b49      	ldr	r3, [pc, #292]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048e2:	69db      	ldr	r3, [r3, #28]
 80048e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ec:	2301      	movs	r3, #1
 80048ee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048f0:	4b46      	ldr	r3, [pc, #280]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d118      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048fc:	4b43      	ldr	r3, [pc, #268]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a42      	ldr	r2, [pc, #264]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004906:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004908:	f7fe fbac 	bl	8003064 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490e:	e008      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004910:	f7fe fba8 	bl	8003064 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	@ 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e06d      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004922:	4b3a      	ldr	r3, [pc, #232]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0f0      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800492e:	4b36      	ldr	r3, [pc, #216]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004936:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d02e      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	429a      	cmp	r2, r3
 800494a:	d027      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800494c:	4b2e      	ldr	r3, [pc, #184]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004954:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004956:	4b2e      	ldr	r3, [pc, #184]	@ (8004a10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004958:	2201      	movs	r2, #1
 800495a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800495c:	4b2c      	ldr	r3, [pc, #176]	@ (8004a10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800495e:	2200      	movs	r2, #0
 8004960:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004962:	4a29      	ldr	r2, [pc, #164]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d014      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004972:	f7fe fb77 	bl	8003064 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004978:	e00a      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800497a:	f7fe fb73 	bl	8003064 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004988:	4293      	cmp	r3, r2
 800498a:	d901      	bls.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e036      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004990:	4b1d      	ldr	r3, [pc, #116]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d0ee      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800499c:	4b1a      	ldr	r3, [pc, #104]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	4917      	ldr	r1, [pc, #92]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049ae:	7dfb      	ldrb	r3, [r7, #23]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d105      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b4:	4b14      	ldr	r3, [pc, #80]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	4a13      	ldr	r2, [pc, #76]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d008      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	490b      	ldr	r1, [pc, #44]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0310 	and.w	r3, r3, #16
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d008      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049ea:	4b07      	ldr	r3, [pc, #28]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	4904      	ldr	r1, [pc, #16]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3718      	adds	r7, #24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	40007000 	.word	0x40007000
 8004a10:	42420440 	.word	0x42420440

08004a14 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b088      	sub	sp, #32
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	617b      	str	r3, [r7, #20]
 8004a20:	2300      	movs	r3, #0
 8004a22:	61fb      	str	r3, [r7, #28]
 8004a24:	2300      	movs	r3, #0
 8004a26:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	60fb      	str	r3, [r7, #12]
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b10      	cmp	r3, #16
 8004a34:	d00a      	beq.n	8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	f200 808a 	bhi.w	8004b52 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d045      	beq.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d075      	beq.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004a4a:	e082      	b.n	8004b52 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004a4c:	4b46      	ldr	r3, [pc, #280]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004a52:	4b45      	ldr	r3, [pc, #276]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d07b      	beq.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	0c9b      	lsrs	r3, r3, #18
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	4a41      	ldr	r2, [pc, #260]	@ (8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004a68:	5cd3      	ldrb	r3, [r2, r3]
 8004a6a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d015      	beq.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a76:	4b3c      	ldr	r3, [pc, #240]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	0c5b      	lsrs	r3, r3, #17
 8004a7c:	f003 0301 	and.w	r3, r3, #1
 8004a80:	4a3b      	ldr	r2, [pc, #236]	@ (8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004a82:	5cd3      	ldrb	r3, [r2, r3]
 8004a84:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00d      	beq.n	8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004a90:	4a38      	ldr	r2, [pc, #224]	@ (8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	fb02 f303 	mul.w	r3, r2, r3
 8004a9e:	61fb      	str	r3, [r7, #28]
 8004aa0:	e004      	b.n	8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4a34      	ldr	r2, [pc, #208]	@ (8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004aa6:	fb02 f303 	mul.w	r3, r2, r3
 8004aaa:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004aac:	4b2e      	ldr	r3, [pc, #184]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ab4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ab8:	d102      	bne.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	61bb      	str	r3, [r7, #24]
      break;
 8004abe:	e04a      	b.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	4a2d      	ldr	r2, [pc, #180]	@ (8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	085b      	lsrs	r3, r3, #1
 8004acc:	61bb      	str	r3, [r7, #24]
      break;
 8004ace:	e042      	b.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004ad0:	4b25      	ldr	r3, [pc, #148]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004adc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ae0:	d108      	bne.n	8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d003      	beq.n	8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004aec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004af0:	61bb      	str	r3, [r7, #24]
 8004af2:	e01f      	b.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004afa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004afe:	d109      	bne.n	8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004b00:	4b19      	ldr	r3, [pc, #100]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004b0c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004b10:	61bb      	str	r3, [r7, #24]
 8004b12:	e00f      	b.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b1e:	d11c      	bne.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004b20:	4b11      	ldr	r3, [pc, #68]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d016      	beq.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004b2c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004b30:	61bb      	str	r3, [r7, #24]
      break;
 8004b32:	e012      	b.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004b34:	e011      	b.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004b36:	f7ff fe85 	bl	8004844 <HAL_RCC_GetPCLK2Freq>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	0b9b      	lsrs	r3, r3, #14
 8004b42:	f003 0303 	and.w	r3, r3, #3
 8004b46:	3301      	adds	r3, #1
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4e:	61bb      	str	r3, [r7, #24]
      break;
 8004b50:	e004      	b.n	8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004b52:	bf00      	nop
 8004b54:	e002      	b.n	8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004b56:	bf00      	nop
 8004b58:	e000      	b.n	8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004b5a:	bf00      	nop
    }
  }
  return (frequency);
 8004b5c:	69bb      	ldr	r3, [r7, #24]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3720      	adds	r7, #32
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	080079d0 	.word	0x080079d0
 8004b70:	080079e0 	.word	0x080079e0
 8004b74:	007a1200 	.word	0x007a1200
 8004b78:	003d0900 	.word	0x003d0900
 8004b7c:	aaaaaaab 	.word	0xaaaaaaab

08004b80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d101      	bne.n	8004b92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e076      	b.n	8004c80 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d108      	bne.n	8004bac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ba2:	d009      	beq.n	8004bb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	61da      	str	r2, [r3, #28]
 8004baa:	e005      	b.n	8004bb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d106      	bne.n	8004bd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f7fd ffe2 	bl	8002b9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c00:	431a      	orrs	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	431a      	orrs	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3c:	ea42 0103 	orr.w	r1, r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c44:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	0c1a      	lsrs	r2, r3, #16
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f002 0204 	and.w	r2, r2, #4
 8004c5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	69da      	ldr	r2, [r3, #28]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3708      	adds	r7, #8
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b088      	sub	sp, #32
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	603b      	str	r3, [r7, #0]
 8004c94:	4613      	mov	r3, r2
 8004c96:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c98:	f7fe f9e4 	bl	8003064 <HAL_GetTick>
 8004c9c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004c9e:	88fb      	ldrh	r3, [r7, #6]
 8004ca0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d001      	beq.n	8004cb2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004cae:	2302      	movs	r3, #2
 8004cb0:	e12a      	b.n	8004f08 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d002      	beq.n	8004cbe <HAL_SPI_Transmit+0x36>
 8004cb8:	88fb      	ldrh	r3, [r7, #6]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e122      	b.n	8004f08 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_SPI_Transmit+0x48>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e11b      	b.n	8004f08 <HAL_SPI_Transmit+0x280>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2203      	movs	r2, #3
 8004cdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	88fa      	ldrh	r2, [r7, #6]
 8004cf0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	88fa      	ldrh	r2, [r7, #6]
 8004cf6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1e:	d10f      	bne.n	8004d40 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d4a:	2b40      	cmp	r3, #64	@ 0x40
 8004d4c:	d007      	beq.n	8004d5e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d66:	d152      	bne.n	8004e0e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <HAL_SPI_Transmit+0xee>
 8004d70:	8b7b      	ldrh	r3, [r7, #26]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d145      	bne.n	8004e02 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7a:	881a      	ldrh	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d86:	1c9a      	adds	r2, r3, #2
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d9a:	e032      	b.n	8004e02 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d112      	bne.n	8004dd0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dae:	881a      	ldrh	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dba:	1c9a      	adds	r2, r3, #2
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004dce:	e018      	b.n	8004e02 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd0:	f7fe f948 	bl	8003064 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d803      	bhi.n	8004de8 <HAL_SPI_Transmit+0x160>
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de6:	d102      	bne.n	8004dee <HAL_SPI_Transmit+0x166>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d109      	bne.n	8004e02 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e082      	b.n	8004f08 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1c7      	bne.n	8004d9c <HAL_SPI_Transmit+0x114>
 8004e0c:	e053      	b.n	8004eb6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d002      	beq.n	8004e1c <HAL_SPI_Transmit+0x194>
 8004e16:	8b7b      	ldrh	r3, [r7, #26]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d147      	bne.n	8004eac <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	330c      	adds	r3, #12
 8004e26:	7812      	ldrb	r2, [r2, #0]
 8004e28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e42:	e033      	b.n	8004eac <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d113      	bne.n	8004e7a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	330c      	adds	r3, #12
 8004e5c:	7812      	ldrb	r2, [r2, #0]
 8004e5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e78:	e018      	b.n	8004eac <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e7a:	f7fe f8f3 	bl	8003064 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d803      	bhi.n	8004e92 <HAL_SPI_Transmit+0x20a>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e90:	d102      	bne.n	8004e98 <HAL_SPI_Transmit+0x210>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d109      	bne.n	8004eac <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e02d      	b.n	8004f08 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1c6      	bne.n	8004e44 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004eb6:	69fa      	ldr	r2, [r7, #28]
 8004eb8:	6839      	ldr	r1, [r7, #0]
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f000 f8b0 	bl	8005020 <SPI_EndRxTxTransaction>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2220      	movs	r2, #32
 8004eca:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10a      	bne.n	8004eea <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	617b      	str	r3, [r7, #20]
 8004ee8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e000      	b.n	8004f08 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004f06:	2300      	movs	r3, #0
  }
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3720      	adds	r7, #32
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	603b      	str	r3, [r7, #0]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f20:	f7fe f8a0 	bl	8003064 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f28:	1a9b      	subs	r3, r3, r2
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f30:	f7fe f898 	bl	8003064 <HAL_GetTick>
 8004f34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f36:	4b39      	ldr	r3, [pc, #228]	@ (800501c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	015b      	lsls	r3, r3, #5
 8004f3c:	0d1b      	lsrs	r3, r3, #20
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	fb02 f303 	mul.w	r3, r2, r3
 8004f44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f46:	e054      	b.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4e:	d050      	beq.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f50:	f7fe f888 	bl	8003064 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	69fa      	ldr	r2, [r7, #28]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d902      	bls.n	8004f66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d13d      	bne.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f7e:	d111      	bne.n	8004fa4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f88:	d004      	beq.n	8004f94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f92:	d107      	bne.n	8004fa4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fac:	d10f      	bne.n	8004fce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fbc:	601a      	str	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e017      	b.n	8005012 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	68ba      	ldr	r2, [r7, #8]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	bf0c      	ite	eq
 8005002:	2301      	moveq	r3, #1
 8005004:	2300      	movne	r3, #0
 8005006:	b2db      	uxtb	r3, r3
 8005008:	461a      	mov	r2, r3
 800500a:	79fb      	ldrb	r3, [r7, #7]
 800500c:	429a      	cmp	r2, r3
 800500e:	d19b      	bne.n	8004f48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3720      	adds	r7, #32
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20000004 	.word	0x20000004

08005020 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af02      	add	r7, sp, #8
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2201      	movs	r2, #1
 8005034:	2102      	movs	r1, #2
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff ff6a 	bl	8004f10 <SPI_WaitFlagStateUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d007      	beq.n	8005052 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e013      	b.n	800507a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2200      	movs	r2, #0
 800505a:	2180      	movs	r1, #128	@ 0x80
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f7ff ff57 	bl	8004f10 <SPI_WaitFlagStateUntilTimeout>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d007      	beq.n	8005078 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506c:	f043 0220 	orr.w	r2, r3, #32
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e000      	b.n	800507a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d101      	bne.n	8005094 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e041      	b.n	8005118 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	d106      	bne.n	80050ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f7fd fdb5 	bl	8002c18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2202      	movs	r2, #2
 80050b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	3304      	adds	r3, #4
 80050be:	4619      	mov	r1, r3
 80050c0:	4610      	mov	r0, r2
 80050c2:	f000 fafb 	bl	80056bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2201      	movs	r2, #1
 80050ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b01      	cmp	r3, #1
 8005132:	d001      	beq.n	8005138 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e032      	b.n	800519e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2202      	movs	r2, #2
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a18      	ldr	r2, [pc, #96]	@ (80051a8 <HAL_TIM_Base_Start+0x88>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d00e      	beq.n	8005168 <HAL_TIM_Base_Start+0x48>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005152:	d009      	beq.n	8005168 <HAL_TIM_Base_Start+0x48>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a14      	ldr	r2, [pc, #80]	@ (80051ac <HAL_TIM_Base_Start+0x8c>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d004      	beq.n	8005168 <HAL_TIM_Base_Start+0x48>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a13      	ldr	r2, [pc, #76]	@ (80051b0 <HAL_TIM_Base_Start+0x90>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d111      	bne.n	800518c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f003 0307 	and.w	r3, r3, #7
 8005172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2b06      	cmp	r3, #6
 8005178:	d010      	beq.n	800519c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f042 0201 	orr.w	r2, r2, #1
 8005188:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518a:	e007      	b.n	800519c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f042 0201 	orr.w	r2, r2, #1
 800519a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bc80      	pop	{r7}
 80051a6:	4770      	bx	lr
 80051a8:	40012c00 	.word	0x40012c00
 80051ac:	40000400 	.word	0x40000400
 80051b0:	40000800 	.word	0x40000800

080051b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e041      	b.n	800524a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d106      	bne.n	80051e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f839 	bl	8005252 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	3304      	adds	r3, #4
 80051f0:	4619      	mov	r1, r3
 80051f2:	4610      	mov	r0, r2
 80051f4:	f000 fa62 	bl	80056bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr

08005264 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d109      	bne.n	8005288 <HAL_TIM_PWM_Start+0x24>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b01      	cmp	r3, #1
 800527e:	bf14      	ite	ne
 8005280:	2301      	movne	r3, #1
 8005282:	2300      	moveq	r3, #0
 8005284:	b2db      	uxtb	r3, r3
 8005286:	e022      	b.n	80052ce <HAL_TIM_PWM_Start+0x6a>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	2b04      	cmp	r3, #4
 800528c:	d109      	bne.n	80052a2 <HAL_TIM_PWM_Start+0x3e>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b01      	cmp	r3, #1
 8005298:	bf14      	ite	ne
 800529a:	2301      	movne	r3, #1
 800529c:	2300      	moveq	r3, #0
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	e015      	b.n	80052ce <HAL_TIM_PWM_Start+0x6a>
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d109      	bne.n	80052bc <HAL_TIM_PWM_Start+0x58>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	bf14      	ite	ne
 80052b4:	2301      	movne	r3, #1
 80052b6:	2300      	moveq	r3, #0
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	e008      	b.n	80052ce <HAL_TIM_PWM_Start+0x6a>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	bf14      	ite	ne
 80052c8:	2301      	movne	r3, #1
 80052ca:	2300      	moveq	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e05e      	b.n	8005394 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d104      	bne.n	80052e6 <HAL_TIM_PWM_Start+0x82>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052e4:	e013      	b.n	800530e <HAL_TIM_PWM_Start+0xaa>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d104      	bne.n	80052f6 <HAL_TIM_PWM_Start+0x92>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052f4:	e00b      	b.n	800530e <HAL_TIM_PWM_Start+0xaa>
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d104      	bne.n	8005306 <HAL_TIM_PWM_Start+0xa2>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2202      	movs	r2, #2
 8005300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005304:	e003      	b.n	800530e <HAL_TIM_PWM_Start+0xaa>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2202      	movs	r2, #2
 800530a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2201      	movs	r2, #1
 8005314:	6839      	ldr	r1, [r7, #0]
 8005316:	4618      	mov	r0, r3
 8005318:	f000 fc5c 	bl	8005bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a1e      	ldr	r2, [pc, #120]	@ (800539c <HAL_TIM_PWM_Start+0x138>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d107      	bne.n	8005336 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a18      	ldr	r2, [pc, #96]	@ (800539c <HAL_TIM_PWM_Start+0x138>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00e      	beq.n	800535e <HAL_TIM_PWM_Start+0xfa>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005348:	d009      	beq.n	800535e <HAL_TIM_PWM_Start+0xfa>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a14      	ldr	r2, [pc, #80]	@ (80053a0 <HAL_TIM_PWM_Start+0x13c>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d004      	beq.n	800535e <HAL_TIM_PWM_Start+0xfa>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a12      	ldr	r2, [pc, #72]	@ (80053a4 <HAL_TIM_PWM_Start+0x140>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d111      	bne.n	8005382 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2b06      	cmp	r3, #6
 800536e:	d010      	beq.n	8005392 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 0201 	orr.w	r2, r2, #1
 800537e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005380:	e007      	b.n	8005392 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f042 0201 	orr.w	r2, r2, #1
 8005390:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40012c00 	.word	0x40012c00
 80053a0:	40000400 	.word	0x40000400
 80053a4:	40000800 	.word	0x40000800

080053a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e0ae      	b.n	8005524 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b0c      	cmp	r3, #12
 80053d2:	f200 809f 	bhi.w	8005514 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80053d6:	a201      	add	r2, pc, #4	@ (adr r2, 80053dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053dc:	08005411 	.word	0x08005411
 80053e0:	08005515 	.word	0x08005515
 80053e4:	08005515 	.word	0x08005515
 80053e8:	08005515 	.word	0x08005515
 80053ec:	08005451 	.word	0x08005451
 80053f0:	08005515 	.word	0x08005515
 80053f4:	08005515 	.word	0x08005515
 80053f8:	08005515 	.word	0x08005515
 80053fc:	08005493 	.word	0x08005493
 8005400:	08005515 	.word	0x08005515
 8005404:	08005515 	.word	0x08005515
 8005408:	08005515 	.word	0x08005515
 800540c:	080054d3 	.word	0x080054d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68b9      	ldr	r1, [r7, #8]
 8005416:	4618      	mov	r0, r3
 8005418:	f000 f9be 	bl	8005798 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699a      	ldr	r2, [r3, #24]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0208 	orr.w	r2, r2, #8
 800542a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699a      	ldr	r2, [r3, #24]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0204 	bic.w	r2, r2, #4
 800543a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6999      	ldr	r1, [r3, #24]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	430a      	orrs	r2, r1
 800544c:	619a      	str	r2, [r3, #24]
      break;
 800544e:	e064      	b.n	800551a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fa04 	bl	8005864 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	699a      	ldr	r2, [r3, #24]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800546a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800547a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6999      	ldr	r1, [r3, #24]
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	021a      	lsls	r2, r3, #8
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	619a      	str	r2, [r3, #24]
      break;
 8005490:	e043      	b.n	800551a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68b9      	ldr	r1, [r7, #8]
 8005498:	4618      	mov	r0, r3
 800549a:	f000 fa4d 	bl	8005938 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	69da      	ldr	r2, [r3, #28]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0208 	orr.w	r2, r2, #8
 80054ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	69da      	ldr	r2, [r3, #28]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0204 	bic.w	r2, r2, #4
 80054bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	69d9      	ldr	r1, [r3, #28]
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	691a      	ldr	r2, [r3, #16]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	61da      	str	r2, [r3, #28]
      break;
 80054d0:	e023      	b.n	800551a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68b9      	ldr	r1, [r7, #8]
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 fa97 	bl	8005a0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	69da      	ldr	r2, [r3, #28]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	69da      	ldr	r2, [r3, #28]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69d9      	ldr	r1, [r3, #28]
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	021a      	lsls	r2, r3, #8
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	61da      	str	r2, [r3, #28]
      break;
 8005512:	e002      	b.n	800551a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	75fb      	strb	r3, [r7, #23]
      break;
 8005518:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005522:	7dfb      	ldrb	r3, [r7, #23]
}
 8005524:	4618      	mov	r0, r3
 8005526:	3718      	adds	r7, #24
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <HAL_TIM_ConfigClockSource+0x1c>
 8005544:	2302      	movs	r3, #2
 8005546:	e0b4      	b.n	80056b2 <HAL_TIM_ConfigClockSource+0x186>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800556e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005580:	d03e      	beq.n	8005600 <HAL_TIM_ConfigClockSource+0xd4>
 8005582:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005586:	f200 8087 	bhi.w	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 800558a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558e:	f000 8086 	beq.w	800569e <HAL_TIM_ConfigClockSource+0x172>
 8005592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005596:	d87f      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 8005598:	2b70      	cmp	r3, #112	@ 0x70
 800559a:	d01a      	beq.n	80055d2 <HAL_TIM_ConfigClockSource+0xa6>
 800559c:	2b70      	cmp	r3, #112	@ 0x70
 800559e:	d87b      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055a0:	2b60      	cmp	r3, #96	@ 0x60
 80055a2:	d050      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x11a>
 80055a4:	2b60      	cmp	r3, #96	@ 0x60
 80055a6:	d877      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055a8:	2b50      	cmp	r3, #80	@ 0x50
 80055aa:	d03c      	beq.n	8005626 <HAL_TIM_ConfigClockSource+0xfa>
 80055ac:	2b50      	cmp	r3, #80	@ 0x50
 80055ae:	d873      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055b0:	2b40      	cmp	r3, #64	@ 0x40
 80055b2:	d058      	beq.n	8005666 <HAL_TIM_ConfigClockSource+0x13a>
 80055b4:	2b40      	cmp	r3, #64	@ 0x40
 80055b6:	d86f      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055b8:	2b30      	cmp	r3, #48	@ 0x30
 80055ba:	d064      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055bc:	2b30      	cmp	r3, #48	@ 0x30
 80055be:	d86b      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	d060      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055c4:	2b20      	cmp	r3, #32
 80055c6:	d867      	bhi.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d05c      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055cc:	2b10      	cmp	r3, #16
 80055ce:	d05a      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x15a>
 80055d0:	e062      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055e2:	f000 fad8 	bl	8005b96 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68ba      	ldr	r2, [r7, #8]
 80055fc:	609a      	str	r2, [r3, #8]
      break;
 80055fe:	e04f      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005610:	f000 fac1 	bl	8005b96 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689a      	ldr	r2, [r3, #8]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005622:	609a      	str	r2, [r3, #8]
      break;
 8005624:	e03c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005632:	461a      	mov	r2, r3
 8005634:	f000 fa38 	bl	8005aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2150      	movs	r1, #80	@ 0x50
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fa8f 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 8005644:	e02c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005652:	461a      	mov	r2, r3
 8005654:	f000 fa56 	bl	8005b04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2160      	movs	r1, #96	@ 0x60
 800565e:	4618      	mov	r0, r3
 8005660:	f000 fa7f 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 8005664:	e01c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005672:	461a      	mov	r2, r3
 8005674:	f000 fa18 	bl	8005aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2140      	movs	r1, #64	@ 0x40
 800567e:	4618      	mov	r0, r3
 8005680:	f000 fa6f 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 8005684:	e00c      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4619      	mov	r1, r3
 8005690:	4610      	mov	r0, r2
 8005692:	f000 fa66 	bl	8005b62 <TIM_ITRx_SetConfig>
      break;
 8005696:	e003      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	73fb      	strb	r3, [r7, #15]
      break;
 800569c:	e000      	b.n	80056a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800569e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
	...

080056bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a2f      	ldr	r2, [pc, #188]	@ (800578c <TIM_Base_SetConfig+0xd0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d00b      	beq.n	80056ec <TIM_Base_SetConfig+0x30>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056da:	d007      	beq.n	80056ec <TIM_Base_SetConfig+0x30>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a2c      	ldr	r2, [pc, #176]	@ (8005790 <TIM_Base_SetConfig+0xd4>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d003      	beq.n	80056ec <TIM_Base_SetConfig+0x30>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005794 <TIM_Base_SetConfig+0xd8>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d108      	bne.n	80056fe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a22      	ldr	r2, [pc, #136]	@ (800578c <TIM_Base_SetConfig+0xd0>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00b      	beq.n	800571e <TIM_Base_SetConfig+0x62>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570c:	d007      	beq.n	800571e <TIM_Base_SetConfig+0x62>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a1f      	ldr	r2, [pc, #124]	@ (8005790 <TIM_Base_SetConfig+0xd4>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d003      	beq.n	800571e <TIM_Base_SetConfig+0x62>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a1e      	ldr	r2, [pc, #120]	@ (8005794 <TIM_Base_SetConfig+0xd8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d108      	bne.n	8005730 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005724:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4313      	orrs	r3, r2
 800572e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	4313      	orrs	r3, r2
 800573c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a0d      	ldr	r2, [pc, #52]	@ (800578c <TIM_Base_SetConfig+0xd0>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d103      	bne.n	8005764 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	f023 0201 	bic.w	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	611a      	str	r2, [r3, #16]
  }
}
 8005782:	bf00      	nop
 8005784:	3714      	adds	r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	bc80      	pop	{r7}
 800578a:	4770      	bx	lr
 800578c:	40012c00 	.word	0x40012c00
 8005790:	40000400 	.word	0x40000400
 8005794:	40000800 	.word	0x40000800

08005798 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f023 0201 	bic.w	r2, r3, #1
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f023 0303 	bic.w	r3, r3, #3
 80057ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f023 0302 	bic.w	r3, r3, #2
 80057e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005860 <TIM_OC1_SetConfig+0xc8>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d10c      	bne.n	800580e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	f023 0308 	bic.w	r3, r3, #8
 80057fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	4313      	orrs	r3, r2
 8005804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f023 0304 	bic.w	r3, r3, #4
 800580c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a13      	ldr	r2, [pc, #76]	@ (8005860 <TIM_OC1_SetConfig+0xc8>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d111      	bne.n	800583a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800581c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005824:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	4313      	orrs	r3, r2
 800582e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	621a      	str	r2, [r3, #32]
}
 8005854:	bf00      	nop
 8005856:	371c      	adds	r7, #28
 8005858:	46bd      	mov	sp, r7
 800585a:	bc80      	pop	{r7}
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	40012c00 	.word	0x40012c00

08005864 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005864:	b480      	push	{r7}
 8005866:	b087      	sub	sp, #28
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f023 0210 	bic.w	r2, r3, #16
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800589a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	021b      	lsls	r3, r3, #8
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f023 0320 	bic.w	r3, r3, #32
 80058ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	011b      	lsls	r3, r3, #4
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a1d      	ldr	r2, [pc, #116]	@ (8005934 <TIM_OC2_SetConfig+0xd0>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d10d      	bne.n	80058e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	011b      	lsls	r3, r3, #4
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a14      	ldr	r2, [pc, #80]	@ (8005934 <TIM_OC2_SetConfig+0xd0>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d113      	bne.n	8005910 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	4313      	orrs	r3, r2
 8005902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	4313      	orrs	r3, r2
 800590e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	697a      	ldr	r2, [r7, #20]
 8005928:	621a      	str	r2, [r3, #32]
}
 800592a:	bf00      	nop
 800592c:	371c      	adds	r7, #28
 800592e:	46bd      	mov	sp, r7
 8005930:	bc80      	pop	{r7}
 8005932:	4770      	bx	lr
 8005934:	40012c00 	.word	0x40012c00

08005938 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a1b      	ldr	r3, [r3, #32]
 800594c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	69db      	ldr	r3, [r3, #28]
 800595e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0303 	bic.w	r3, r3, #3
 800596e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	4313      	orrs	r3, r2
 8005978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	021b      	lsls	r3, r3, #8
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	4313      	orrs	r3, r2
 800598c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a1d      	ldr	r2, [pc, #116]	@ (8005a08 <TIM_OC3_SetConfig+0xd0>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d10d      	bne.n	80059b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800599c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	021b      	lsls	r3, r3, #8
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a14      	ldr	r2, [pc, #80]	@ (8005a08 <TIM_OC3_SetConfig+0xd0>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d113      	bne.n	80059e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	011b      	lsls	r3, r3, #4
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	011b      	lsls	r3, r3, #4
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	621a      	str	r2, [r3, #32]
}
 80059fc:	bf00      	nop
 80059fe:	371c      	adds	r7, #28
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bc80      	pop	{r7}
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	40012c00 	.word	0x40012c00

08005a0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
 8005a20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	021b      	lsls	r3, r3, #8
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	031b      	lsls	r3, r3, #12
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a0f      	ldr	r2, [pc, #60]	@ (8005aa4 <TIM_OC4_SetConfig+0x98>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d109      	bne.n	8005a80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	019b      	lsls	r3, r3, #6
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	621a      	str	r2, [r3, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	40012c00 	.word	0x40012c00

08005aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	f023 0201 	bic.w	r2, r3, #1
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f023 030a 	bic.w	r3, r3, #10
 8005ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	621a      	str	r2, [r3, #32]
}
 8005afa:	bf00      	nop
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bc80      	pop	{r7}
 8005b02:	4770      	bx	lr

08005b04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	f023 0210 	bic.w	r2, r3, #16
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	031b      	lsls	r3, r3, #12
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	011b      	lsls	r3, r3, #4
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	621a      	str	r2, [r3, #32]
}
 8005b58:	bf00      	nop
 8005b5a:	371c      	adds	r7, #28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr

08005b62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b62:	b480      	push	{r7}
 8005b64:	b085      	sub	sp, #20
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
 8005b6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f043 0307 	orr.w	r3, r3, #7
 8005b84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	609a      	str	r2, [r3, #8]
}
 8005b8c:	bf00      	nop
 8005b8e:	3714      	adds	r7, #20
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bc80      	pop	{r7}
 8005b94:	4770      	bx	lr

08005b96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b087      	sub	sp, #28
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	60f8      	str	r0, [r7, #12]
 8005b9e:	60b9      	str	r1, [r7, #8]
 8005ba0:	607a      	str	r2, [r7, #4]
 8005ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	021a      	lsls	r2, r3, #8
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	609a      	str	r2, [r3, #8]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr

08005bd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f003 031f 	and.w	r3, r3, #31
 8005be6:	2201      	movs	r2, #1
 8005be8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6a1a      	ldr	r2, [r3, #32]
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	401a      	ands	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6a1a      	ldr	r2, [r3, #32]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f003 031f 	and.w	r3, r3, #31
 8005c06:	6879      	ldr	r1, [r7, #4]
 8005c08:	fa01 f303 	lsl.w	r3, r1, r3
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	621a      	str	r2, [r3, #32]
}
 8005c12:	bf00      	nop
 8005c14:	371c      	adds	r7, #28
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr

08005c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d101      	bne.n	8005c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c30:	2302      	movs	r3, #2
 8005c32:	e046      	b.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a16      	ldr	r2, [pc, #88]	@ (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d00e      	beq.n	8005c96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c80:	d009      	beq.n	8005c96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a12      	ldr	r2, [pc, #72]	@ (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d004      	beq.n	8005c96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a10      	ldr	r2, [pc, #64]	@ (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d10c      	bne.n	8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68ba      	ldr	r2, [r7, #8]
 8005cae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40000400 	.word	0x40000400
 8005cd4:	40000800 	.word	0x40000800

08005cd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e042      	b.n	8005d70 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d106      	bne.n	8005d04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7fd f800 	bl	8002d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2224      	movs	r2, #36	@ 0x24
 8005d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fdb7 	bl	8006890 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	691a      	ldr	r2, [r3, #16]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	695a      	ldr	r2, [r3, #20]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68da      	ldr	r2, [r3, #12]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2220      	movs	r2, #32
 8005d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b08a      	sub	sp, #40	@ 0x28
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	4613      	mov	r3, r2
 8005d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	d175      	bne.n	8005e84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d002      	beq.n	8005da4 <HAL_UART_Transmit+0x2c>
 8005d9e:	88fb      	ldrh	r3, [r7, #6]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d101      	bne.n	8005da8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e06e      	b.n	8005e86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2221      	movs	r2, #33	@ 0x21
 8005db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005db6:	f7fd f955 	bl	8003064 <HAL_GetTick>
 8005dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	88fa      	ldrh	r2, [r7, #6]
 8005dc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	88fa      	ldrh	r2, [r7, #6]
 8005dc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dd0:	d108      	bne.n	8005de4 <HAL_UART_Transmit+0x6c>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d104      	bne.n	8005de4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	61bb      	str	r3, [r7, #24]
 8005de2:	e003      	b.n	8005dec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005de8:	2300      	movs	r3, #0
 8005dea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005dec:	e02e      	b.n	8005e4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2200      	movs	r2, #0
 8005df6:	2180      	movs	r1, #128	@ 0x80
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 fb1c 	bl	8006436 <UART_WaitOnFlagUntilTimeout>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e03a      	b.n	8005e86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10b      	bne.n	8005e2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	881b      	ldrh	r3, [r3, #0]
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	3302      	adds	r3, #2
 8005e2a:	61bb      	str	r3, [r7, #24]
 8005e2c:	e007      	b.n	8005e3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	781a      	ldrb	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	3b01      	subs	r3, #1
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1cb      	bne.n	8005dee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	2140      	movs	r1, #64	@ 0x40
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 fae8 	bl	8006436 <UART_WaitOnFlagUntilTimeout>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d005      	beq.n	8005e78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2220      	movs	r2, #32
 8005e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e006      	b.n	8005e86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2220      	movs	r2, #32
 8005e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e80:	2300      	movs	r3, #0
 8005e82:	e000      	b.n	8005e86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e84:	2302      	movs	r3, #2
  }
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3720      	adds	r7, #32
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b084      	sub	sp, #16
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	60f8      	str	r0, [r7, #12]
 8005e96:	60b9      	str	r1, [r7, #8]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b20      	cmp	r3, #32
 8005ea6:	d112      	bne.n	8005ece <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <HAL_UART_Receive_IT+0x26>
 8005eae:	88fb      	ldrh	r3, [r7, #6]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d101      	bne.n	8005eb8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e00b      	b.n	8005ed0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ebe:	88fb      	ldrh	r3, [r7, #6]
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	68b9      	ldr	r1, [r7, #8]
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 fb0f 	bl	80064e8 <UART_Start_Receive_IT>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	e000      	b.n	8005ed0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005ece:	2302      	movs	r3, #2
  }
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3710      	adds	r7, #16
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b0ba      	sub	sp, #232	@ 0xe8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f0e:	f003 030f 	and.w	r3, r3, #15
 8005f12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10f      	bne.n	8005f3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f22:	f003 0320 	and.w	r3, r3, #32
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <HAL_UART_IRQHandler+0x66>
 8005f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f2e:	f003 0320 	and.w	r3, r3, #32
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d003      	beq.n	8005f3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fbec 	bl	8006714 <UART_Receive_IT>
      return;
 8005f3c:	e25b      	b.n	80063f6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	f000 80de 	beq.w	8006104 <HAL_UART_IRQHandler+0x22c>
 8005f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d106      	bne.n	8005f62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f58:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 80d1 	beq.w	8006104 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00b      	beq.n	8005f86 <HAL_UART_IRQHandler+0xae>
 8005f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7e:	f043 0201 	orr.w	r2, r3, #1
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f8a:	f003 0304 	and.w	r3, r3, #4
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00b      	beq.n	8005faa <HAL_UART_IRQHandler+0xd2>
 8005f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d005      	beq.n	8005faa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa2:	f043 0202 	orr.w	r2, r3, #2
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00b      	beq.n	8005fce <HAL_UART_IRQHandler+0xf6>
 8005fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d005      	beq.n	8005fce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc6:	f043 0204 	orr.w	r2, r3, #4
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d011      	beq.n	8005ffe <HAL_UART_IRQHandler+0x126>
 8005fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fde:	f003 0320 	and.w	r3, r3, #32
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d105      	bne.n	8005ff2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005fe6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d005      	beq.n	8005ffe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff6:	f043 0208 	orr.w	r2, r3, #8
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006002:	2b00      	cmp	r3, #0
 8006004:	f000 81f2 	beq.w	80063ec <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800600c:	f003 0320 	and.w	r3, r3, #32
 8006010:	2b00      	cmp	r3, #0
 8006012:	d008      	beq.n	8006026 <HAL_UART_IRQHandler+0x14e>
 8006014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006018:	f003 0320 	and.w	r3, r3, #32
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fb77 	bl	8006714 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006030:	2b00      	cmp	r3, #0
 8006032:	bf14      	ite	ne
 8006034:	2301      	movne	r3, #1
 8006036:	2300      	moveq	r3, #0
 8006038:	b2db      	uxtb	r3, r3
 800603a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006042:	f003 0308 	and.w	r3, r3, #8
 8006046:	2b00      	cmp	r3, #0
 8006048:	d103      	bne.n	8006052 <HAL_UART_IRQHandler+0x17a>
 800604a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800604e:	2b00      	cmp	r3, #0
 8006050:	d04f      	beq.n	80060f2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 fa81 	bl	800655a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006062:	2b00      	cmp	r3, #0
 8006064:	d041      	beq.n	80060ea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	3314      	adds	r3, #20
 800606c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006070:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006074:	e853 3f00 	ldrex	r3, [r3]
 8006078:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800607c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006084:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3314      	adds	r3, #20
 800608e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006092:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006096:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800609e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80060a2:	e841 2300 	strex	r3, r2, [r1]
 80060a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80060aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1d9      	bne.n	8006066 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d013      	beq.n	80060e2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060be:	4a7e      	ldr	r2, [pc, #504]	@ (80062b8 <HAL_UART_IRQHandler+0x3e0>)
 80060c0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c6:	4618      	mov	r0, r3
 80060c8:	f7fd fd9a 	bl	8003c00 <HAL_DMA_Abort_IT>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d016      	beq.n	8006100 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060dc:	4610      	mov	r0, r2
 80060de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e0:	e00e      	b.n	8006100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f993 	bl	800640e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e8:	e00a      	b.n	8006100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f98f 	bl	800640e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f0:	e006      	b.n	8006100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f98b 	bl	800640e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80060fe:	e175      	b.n	80063ec <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006100:	bf00      	nop
    return;
 8006102:	e173      	b.n	80063ec <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006108:	2b01      	cmp	r3, #1
 800610a:	f040 814f 	bne.w	80063ac <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800610e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006112:	f003 0310 	and.w	r3, r3, #16
 8006116:	2b00      	cmp	r3, #0
 8006118:	f000 8148 	beq.w	80063ac <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800611c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006120:	f003 0310 	and.w	r3, r3, #16
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8141 	beq.w	80063ac <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800612a:	2300      	movs	r3, #0
 800612c:	60bb      	str	r3, [r7, #8]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60bb      	str	r3, [r7, #8]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	60bb      	str	r3, [r7, #8]
 800613e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 80b6 	beq.w	80062bc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800615c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 8145 	beq.w	80063f0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800616a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800616e:	429a      	cmp	r2, r3
 8006170:	f080 813e 	bcs.w	80063f0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800617a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	2b20      	cmp	r3, #32
 8006184:	f000 8088 	beq.w	8006298 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	330c      	adds	r3, #12
 800618e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800619e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	330c      	adds	r3, #12
 80061b0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80061b4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061bc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80061c0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80061c4:	e841 2300 	strex	r3, r2, [r1]
 80061c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80061cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1d9      	bne.n	8006188 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3314      	adds	r3, #20
 80061da:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061de:	e853 3f00 	ldrex	r3, [r3]
 80061e2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80061e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061e6:	f023 0301 	bic.w	r3, r3, #1
 80061ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3314      	adds	r3, #20
 80061f4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80061f8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80061fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fe:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006200:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006204:	e841 2300 	strex	r3, r2, [r1]
 8006208:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800620a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1e1      	bne.n	80061d4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3314      	adds	r3, #20
 8006216:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006220:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006222:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	3314      	adds	r3, #20
 8006230:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006234:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006236:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800623a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006242:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e3      	bne.n	8006210 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2220      	movs	r2, #32
 800624c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	330c      	adds	r3, #12
 800625c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006260:	e853 3f00 	ldrex	r3, [r3]
 8006264:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006268:	f023 0310 	bic.w	r3, r3, #16
 800626c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	330c      	adds	r3, #12
 8006276:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800627a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800627c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006280:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006282:	e841 2300 	strex	r3, r2, [r1]
 8006286:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006288:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1e3      	bne.n	8006256 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006292:	4618      	mov	r0, r3
 8006294:	f7fd fc79 	bl	8003b8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2202      	movs	r2, #2
 800629c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f8b6 	bl	8006420 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062b4:	e09c      	b.n	80063f0 <HAL_UART_IRQHandler+0x518>
 80062b6:	bf00      	nop
 80062b8:	0800661f 	.word	0x0800661f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 808e 	beq.w	80063f4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80062d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 8089 	beq.w	80063f4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	330c      	adds	r3, #12
 80062e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	330c      	adds	r3, #12
 8006302:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006306:	647a      	str	r2, [r7, #68]	@ 0x44
 8006308:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800630c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800630e:	e841 2300 	strex	r3, r2, [r1]
 8006312:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1e3      	bne.n	80062e2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	3314      	adds	r3, #20
 8006320:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006324:	e853 3f00 	ldrex	r3, [r3]
 8006328:	623b      	str	r3, [r7, #32]
   return(result);
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	f023 0301 	bic.w	r3, r3, #1
 8006330:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	3314      	adds	r3, #20
 800633a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800633e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006340:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006342:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006344:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006346:	e841 2300 	strex	r3, r2, [r1]
 800634a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800634c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1e3      	bne.n	800631a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2220      	movs	r2, #32
 8006356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	330c      	adds	r3, #12
 8006366:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	e853 3f00 	ldrex	r3, [r3]
 800636e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0310 	bic.w	r3, r3, #16
 8006376:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	330c      	adds	r3, #12
 8006380:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006384:	61fa      	str	r2, [r7, #28]
 8006386:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	69b9      	ldr	r1, [r7, #24]
 800638a:	69fa      	ldr	r2, [r7, #28]
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	617b      	str	r3, [r7, #20]
   return(result);
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e3      	bne.n	8006360 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800639e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80063a2:	4619      	mov	r1, r3
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f000 f83b 	bl	8006420 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063aa:	e023      	b.n	80063f4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d009      	beq.n	80063cc <HAL_UART_IRQHandler+0x4f4>
 80063b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f93e 	bl	8006646 <UART_Transmit_IT>
    return;
 80063ca:	e014      	b.n	80063f6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00e      	beq.n	80063f6 <HAL_UART_IRQHandler+0x51e>
 80063d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d008      	beq.n	80063f6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f97d 	bl	80066e4 <UART_EndTransmit_IT>
    return;
 80063ea:	e004      	b.n	80063f6 <HAL_UART_IRQHandler+0x51e>
    return;
 80063ec:	bf00      	nop
 80063ee:	e002      	b.n	80063f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80063f0:	bf00      	nop
 80063f2:	e000      	b.n	80063f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80063f4:	bf00      	nop
  }
}
 80063f6:	37e8      	adds	r7, #232	@ 0xe8
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	bc80      	pop	{r7}
 800640c:	4770      	bx	lr

0800640e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	bc80      	pop	{r7}
 800641e:	4770      	bx	lr

08006420 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	460b      	mov	r3, r1
 800642a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800642c:	bf00      	nop
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	bc80      	pop	{r7}
 8006434:	4770      	bx	lr

08006436 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b086      	sub	sp, #24
 800643a:	af00      	add	r7, sp, #0
 800643c:	60f8      	str	r0, [r7, #12]
 800643e:	60b9      	str	r1, [r7, #8]
 8006440:	603b      	str	r3, [r7, #0]
 8006442:	4613      	mov	r3, r2
 8006444:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006446:	e03b      	b.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644e:	d037      	beq.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006450:	f7fc fe08 	bl	8003064 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	6a3a      	ldr	r2, [r7, #32]
 800645c:	429a      	cmp	r2, r3
 800645e:	d302      	bcc.n	8006466 <UART_WaitOnFlagUntilTimeout+0x30>
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e03a      	b.n	80064e0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	2b00      	cmp	r3, #0
 8006476:	d023      	beq.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2b80      	cmp	r3, #128	@ 0x80
 800647c:	d020      	beq.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	2b40      	cmp	r3, #64	@ 0x40
 8006482:	d01d      	beq.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0308 	and.w	r3, r3, #8
 800648e:	2b08      	cmp	r3, #8
 8006490:	d116      	bne.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006492:	2300      	movs	r3, #0
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	617b      	str	r3, [r7, #20]
 80064a6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f000 f856 	bl	800655a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2208      	movs	r2, #8
 80064b2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e00f      	b.n	80064e0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	4013      	ands	r3, r2
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	bf0c      	ite	eq
 80064d0:	2301      	moveq	r3, #1
 80064d2:	2300      	movne	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	461a      	mov	r2, r3
 80064d8:	79fb      	ldrb	r3, [r7, #7]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d0b4      	beq.n	8006448 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3718      	adds	r7, #24
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	4613      	mov	r3, r2
 80064f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	88fa      	ldrh	r2, [r7, #6]
 8006500:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	88fa      	ldrh	r2, [r7, #6]
 8006506:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2222      	movs	r2, #34	@ 0x22
 8006512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d007      	beq.n	800652e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68da      	ldr	r2, [r3, #12]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800652c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	695a      	ldr	r2, [r3, #20]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f042 0201 	orr.w	r2, r2, #1
 800653c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0220 	orr.w	r2, r2, #32
 800654c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3714      	adds	r7, #20
 8006554:	46bd      	mov	sp, r7
 8006556:	bc80      	pop	{r7}
 8006558:	4770      	bx	lr

0800655a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800655a:	b480      	push	{r7}
 800655c:	b095      	sub	sp, #84	@ 0x54
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	330c      	adds	r3, #12
 8006568:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800656c:	e853 3f00 	ldrex	r3, [r3]
 8006570:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006574:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006578:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	330c      	adds	r3, #12
 8006580:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006582:	643a      	str	r2, [r7, #64]	@ 0x40
 8006584:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006586:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006588:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800658a:	e841 2300 	strex	r3, r2, [r1]
 800658e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1e5      	bne.n	8006562 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	3314      	adds	r3, #20
 800659c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659e:	6a3b      	ldr	r3, [r7, #32]
 80065a0:	e853 3f00 	ldrex	r3, [r3]
 80065a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	f023 0301 	bic.w	r3, r3, #1
 80065ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3314      	adds	r3, #20
 80065b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065be:	e841 2300 	strex	r3, r2, [r1]
 80065c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1e5      	bne.n	8006596 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d119      	bne.n	8006606 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	330c      	adds	r3, #12
 80065d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	f023 0310 	bic.w	r3, r3, #16
 80065e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	330c      	adds	r3, #12
 80065f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065f2:	61ba      	str	r2, [r7, #24]
 80065f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	6979      	ldr	r1, [r7, #20]
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1e5      	bne.n	80065d2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2220      	movs	r2, #32
 800660a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006614:	bf00      	nop
 8006616:	3754      	adds	r7, #84	@ 0x54
 8006618:	46bd      	mov	sp, r7
 800661a:	bc80      	pop	{r7}
 800661c:	4770      	bx	lr

0800661e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b084      	sub	sp, #16
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f7ff fee8 	bl	800640e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800663e:	bf00      	nop
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006646:	b480      	push	{r7}
 8006648:	b085      	sub	sp, #20
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b21      	cmp	r3, #33	@ 0x21
 8006658:	d13e      	bne.n	80066d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006662:	d114      	bne.n	800668e <UART_Transmit_IT+0x48>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d110      	bne.n	800668e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006680:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	1c9a      	adds	r2, r3, #2
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	621a      	str	r2, [r3, #32]
 800668c:	e008      	b.n	80066a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a1b      	ldr	r3, [r3, #32]
 8006692:	1c59      	adds	r1, r3, #1
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	6211      	str	r1, [r2, #32]
 8006698:	781a      	ldrb	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	4619      	mov	r1, r3
 80066ae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10f      	bne.n	80066d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68da      	ldr	r2, [r3, #12]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80066d4:	2300      	movs	r3, #0
 80066d6:	e000      	b.n	80066da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80066d8:	2302      	movs	r3, #2
  }
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3714      	adds	r7, #20
 80066de:	46bd      	mov	sp, r7
 80066e0:	bc80      	pop	{r7}
 80066e2:	4770      	bx	lr

080066e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	68da      	ldr	r2, [r3, #12]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2220      	movs	r2, #32
 8006700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f7ff fe79 	bl	80063fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b08c      	sub	sp, #48	@ 0x30
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b22      	cmp	r3, #34	@ 0x22
 8006726:	f040 80ae 	bne.w	8006886 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006732:	d117      	bne.n	8006764 <UART_Receive_IT+0x50>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d113      	bne.n	8006764 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800673c:	2300      	movs	r3, #0
 800673e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006744:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	b29b      	uxth	r3, r3
 800674e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006752:	b29a      	uxth	r2, r3
 8006754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006756:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675c:	1c9a      	adds	r2, r3, #2
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	629a      	str	r2, [r3, #40]	@ 0x28
 8006762:	e026      	b.n	80067b2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006768:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800676a:	2300      	movs	r3, #0
 800676c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006776:	d007      	beq.n	8006788 <UART_Receive_IT+0x74>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10a      	bne.n	8006796 <UART_Receive_IT+0x82>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d106      	bne.n	8006796 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	b2da      	uxtb	r2, r3
 8006790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006792:	701a      	strb	r2, [r3, #0]
 8006794:	e008      	b.n	80067a8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	b2db      	uxtb	r3, r3
 800679e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ac:	1c5a      	adds	r2, r3, #1
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	4619      	mov	r1, r3
 80067c0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d15d      	bne.n	8006882 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f022 0220 	bic.w	r2, r2, #32
 80067d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68da      	ldr	r2, [r3, #12]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80067e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	695a      	ldr	r2, [r3, #20]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f022 0201 	bic.w	r2, r2, #1
 80067f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006808:	2b01      	cmp	r3, #1
 800680a:	d135      	bne.n	8006878 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	330c      	adds	r3, #12
 8006818:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	e853 3f00 	ldrex	r3, [r3]
 8006820:	613b      	str	r3, [r7, #16]
   return(result);
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	f023 0310 	bic.w	r3, r3, #16
 8006828:	627b      	str	r3, [r7, #36]	@ 0x24
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	330c      	adds	r3, #12
 8006830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006832:	623a      	str	r2, [r7, #32]
 8006834:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006836:	69f9      	ldr	r1, [r7, #28]
 8006838:	6a3a      	ldr	r2, [r7, #32]
 800683a:	e841 2300 	strex	r3, r2, [r1]
 800683e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1e5      	bne.n	8006812 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0310 	and.w	r3, r3, #16
 8006850:	2b10      	cmp	r3, #16
 8006852:	d10a      	bne.n	800686a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006854:	2300      	movs	r3, #0
 8006856:	60fb      	str	r3, [r7, #12]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	60fb      	str	r3, [r7, #12]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800686e:	4619      	mov	r1, r3
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f7ff fdd5 	bl	8006420 <HAL_UARTEx_RxEventCallback>
 8006876:	e002      	b.n	800687e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f7fb f811 	bl	80018a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800687e:	2300      	movs	r3, #0
 8006880:	e002      	b.n	8006888 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	e000      	b.n	8006888 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006886:	2302      	movs	r3, #2
  }
}
 8006888:	4618      	mov	r0, r3
 800688a:	3730      	adds	r7, #48	@ 0x30
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	689a      	ldr	r2, [r3, #8]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	431a      	orrs	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	4313      	orrs	r3, r2
 80068be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80068ca:	f023 030c 	bic.w	r3, r3, #12
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	6812      	ldr	r2, [r2, #0]
 80068d2:	68b9      	ldr	r1, [r7, #8]
 80068d4:	430b      	orrs	r3, r1
 80068d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	699a      	ldr	r2, [r3, #24]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	430a      	orrs	r2, r1
 80068ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a2c      	ldr	r2, [pc, #176]	@ (80069a4 <UART_SetConfig+0x114>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d103      	bne.n	8006900 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80068f8:	f7fd ffa4 	bl	8004844 <HAL_RCC_GetPCLK2Freq>
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	e002      	b.n	8006906 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006900:	f7fd ff8c 	bl	800481c <HAL_RCC_GetPCLK1Freq>
 8006904:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	4613      	mov	r3, r2
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4413      	add	r3, r2
 800690e:	009a      	lsls	r2, r3, #2
 8006910:	441a      	add	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	fbb2 f3f3 	udiv	r3, r2, r3
 800691c:	4a22      	ldr	r2, [pc, #136]	@ (80069a8 <UART_SetConfig+0x118>)
 800691e:	fba2 2303 	umull	r2, r3, r2, r3
 8006922:	095b      	lsrs	r3, r3, #5
 8006924:	0119      	lsls	r1, r3, #4
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	4613      	mov	r3, r2
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4413      	add	r3, r2
 800692e:	009a      	lsls	r2, r3, #2
 8006930:	441a      	add	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	fbb2 f2f3 	udiv	r2, r2, r3
 800693c:	4b1a      	ldr	r3, [pc, #104]	@ (80069a8 <UART_SetConfig+0x118>)
 800693e:	fba3 0302 	umull	r0, r3, r3, r2
 8006942:	095b      	lsrs	r3, r3, #5
 8006944:	2064      	movs	r0, #100	@ 0x64
 8006946:	fb00 f303 	mul.w	r3, r0, r3
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	011b      	lsls	r3, r3, #4
 800694e:	3332      	adds	r3, #50	@ 0x32
 8006950:	4a15      	ldr	r2, [pc, #84]	@ (80069a8 <UART_SetConfig+0x118>)
 8006952:	fba2 2303 	umull	r2, r3, r2, r3
 8006956:	095b      	lsrs	r3, r3, #5
 8006958:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800695c:	4419      	add	r1, r3
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	4613      	mov	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	4413      	add	r3, r2
 8006966:	009a      	lsls	r2, r3, #2
 8006968:	441a      	add	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	fbb2 f2f3 	udiv	r2, r2, r3
 8006974:	4b0c      	ldr	r3, [pc, #48]	@ (80069a8 <UART_SetConfig+0x118>)
 8006976:	fba3 0302 	umull	r0, r3, r3, r2
 800697a:	095b      	lsrs	r3, r3, #5
 800697c:	2064      	movs	r0, #100	@ 0x64
 800697e:	fb00 f303 	mul.w	r3, r0, r3
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	3332      	adds	r3, #50	@ 0x32
 8006988:	4a07      	ldr	r2, [pc, #28]	@ (80069a8 <UART_SetConfig+0x118>)
 800698a:	fba2 2303 	umull	r2, r3, r2, r3
 800698e:	095b      	lsrs	r3, r3, #5
 8006990:	f003 020f 	and.w	r2, r3, #15
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	440a      	add	r2, r1
 800699a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800699c:	bf00      	nop
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40013800 	.word	0x40013800
 80069a8:	51eb851f 	.word	0x51eb851f

080069ac <std>:
 80069ac:	2300      	movs	r3, #0
 80069ae:	b510      	push	{r4, lr}
 80069b0:	4604      	mov	r4, r0
 80069b2:	e9c0 3300 	strd	r3, r3, [r0]
 80069b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069ba:	6083      	str	r3, [r0, #8]
 80069bc:	8181      	strh	r1, [r0, #12]
 80069be:	6643      	str	r3, [r0, #100]	@ 0x64
 80069c0:	81c2      	strh	r2, [r0, #14]
 80069c2:	6183      	str	r3, [r0, #24]
 80069c4:	4619      	mov	r1, r3
 80069c6:	2208      	movs	r2, #8
 80069c8:	305c      	adds	r0, #92	@ 0x5c
 80069ca:	f000 f9f9 	bl	8006dc0 <memset>
 80069ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006a04 <std+0x58>)
 80069d0:	6224      	str	r4, [r4, #32]
 80069d2:	6263      	str	r3, [r4, #36]	@ 0x24
 80069d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a08 <std+0x5c>)
 80069d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80069d8:	4b0c      	ldr	r3, [pc, #48]	@ (8006a0c <std+0x60>)
 80069da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80069dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006a10 <std+0x64>)
 80069de:	6323      	str	r3, [r4, #48]	@ 0x30
 80069e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a14 <std+0x68>)
 80069e2:	429c      	cmp	r4, r3
 80069e4:	d006      	beq.n	80069f4 <std+0x48>
 80069e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80069ea:	4294      	cmp	r4, r2
 80069ec:	d002      	beq.n	80069f4 <std+0x48>
 80069ee:	33d0      	adds	r3, #208	@ 0xd0
 80069f0:	429c      	cmp	r4, r3
 80069f2:	d105      	bne.n	8006a00 <std+0x54>
 80069f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80069f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069fc:	f000 ba58 	b.w	8006eb0 <__retarget_lock_init_recursive>
 8006a00:	bd10      	pop	{r4, pc}
 8006a02:	bf00      	nop
 8006a04:	08006c11 	.word	0x08006c11
 8006a08:	08006c33 	.word	0x08006c33
 8006a0c:	08006c6b 	.word	0x08006c6b
 8006a10:	08006c8f 	.word	0x08006c8f
 8006a14:	20000270 	.word	0x20000270

08006a18 <stdio_exit_handler>:
 8006a18:	4a02      	ldr	r2, [pc, #8]	@ (8006a24 <stdio_exit_handler+0xc>)
 8006a1a:	4903      	ldr	r1, [pc, #12]	@ (8006a28 <stdio_exit_handler+0x10>)
 8006a1c:	4803      	ldr	r0, [pc, #12]	@ (8006a2c <stdio_exit_handler+0x14>)
 8006a1e:	f000 b869 	b.w	8006af4 <_fwalk_sglue>
 8006a22:	bf00      	nop
 8006a24:	20000010 	.word	0x20000010
 8006a28:	08007745 	.word	0x08007745
 8006a2c:	20000020 	.word	0x20000020

08006a30 <cleanup_stdio>:
 8006a30:	6841      	ldr	r1, [r0, #4]
 8006a32:	4b0c      	ldr	r3, [pc, #48]	@ (8006a64 <cleanup_stdio+0x34>)
 8006a34:	b510      	push	{r4, lr}
 8006a36:	4299      	cmp	r1, r3
 8006a38:	4604      	mov	r4, r0
 8006a3a:	d001      	beq.n	8006a40 <cleanup_stdio+0x10>
 8006a3c:	f000 fe82 	bl	8007744 <_fflush_r>
 8006a40:	68a1      	ldr	r1, [r4, #8]
 8006a42:	4b09      	ldr	r3, [pc, #36]	@ (8006a68 <cleanup_stdio+0x38>)
 8006a44:	4299      	cmp	r1, r3
 8006a46:	d002      	beq.n	8006a4e <cleanup_stdio+0x1e>
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f000 fe7b 	bl	8007744 <_fflush_r>
 8006a4e:	68e1      	ldr	r1, [r4, #12]
 8006a50:	4b06      	ldr	r3, [pc, #24]	@ (8006a6c <cleanup_stdio+0x3c>)
 8006a52:	4299      	cmp	r1, r3
 8006a54:	d004      	beq.n	8006a60 <cleanup_stdio+0x30>
 8006a56:	4620      	mov	r0, r4
 8006a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a5c:	f000 be72 	b.w	8007744 <_fflush_r>
 8006a60:	bd10      	pop	{r4, pc}
 8006a62:	bf00      	nop
 8006a64:	20000270 	.word	0x20000270
 8006a68:	200002d8 	.word	0x200002d8
 8006a6c:	20000340 	.word	0x20000340

08006a70 <global_stdio_init.part.0>:
 8006a70:	b510      	push	{r4, lr}
 8006a72:	4b0b      	ldr	r3, [pc, #44]	@ (8006aa0 <global_stdio_init.part.0+0x30>)
 8006a74:	4c0b      	ldr	r4, [pc, #44]	@ (8006aa4 <global_stdio_init.part.0+0x34>)
 8006a76:	4a0c      	ldr	r2, [pc, #48]	@ (8006aa8 <global_stdio_init.part.0+0x38>)
 8006a78:	4620      	mov	r0, r4
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	2104      	movs	r1, #4
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f7ff ff94 	bl	80069ac <std>
 8006a84:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a88:	2201      	movs	r2, #1
 8006a8a:	2109      	movs	r1, #9
 8006a8c:	f7ff ff8e 	bl	80069ac <std>
 8006a90:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a94:	2202      	movs	r2, #2
 8006a96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a9a:	2112      	movs	r1, #18
 8006a9c:	f7ff bf86 	b.w	80069ac <std>
 8006aa0:	200003a8 	.word	0x200003a8
 8006aa4:	20000270 	.word	0x20000270
 8006aa8:	08006a19 	.word	0x08006a19

08006aac <__sfp_lock_acquire>:
 8006aac:	4801      	ldr	r0, [pc, #4]	@ (8006ab4 <__sfp_lock_acquire+0x8>)
 8006aae:	f000 ba00 	b.w	8006eb2 <__retarget_lock_acquire_recursive>
 8006ab2:	bf00      	nop
 8006ab4:	200003b1 	.word	0x200003b1

08006ab8 <__sfp_lock_release>:
 8006ab8:	4801      	ldr	r0, [pc, #4]	@ (8006ac0 <__sfp_lock_release+0x8>)
 8006aba:	f000 b9fb 	b.w	8006eb4 <__retarget_lock_release_recursive>
 8006abe:	bf00      	nop
 8006ac0:	200003b1 	.word	0x200003b1

08006ac4 <__sinit>:
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	f7ff fff0 	bl	8006aac <__sfp_lock_acquire>
 8006acc:	6a23      	ldr	r3, [r4, #32]
 8006ace:	b11b      	cbz	r3, 8006ad8 <__sinit+0x14>
 8006ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ad4:	f7ff bff0 	b.w	8006ab8 <__sfp_lock_release>
 8006ad8:	4b04      	ldr	r3, [pc, #16]	@ (8006aec <__sinit+0x28>)
 8006ada:	6223      	str	r3, [r4, #32]
 8006adc:	4b04      	ldr	r3, [pc, #16]	@ (8006af0 <__sinit+0x2c>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1f5      	bne.n	8006ad0 <__sinit+0xc>
 8006ae4:	f7ff ffc4 	bl	8006a70 <global_stdio_init.part.0>
 8006ae8:	e7f2      	b.n	8006ad0 <__sinit+0xc>
 8006aea:	bf00      	nop
 8006aec:	08006a31 	.word	0x08006a31
 8006af0:	200003a8 	.word	0x200003a8

08006af4 <_fwalk_sglue>:
 8006af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006af8:	4607      	mov	r7, r0
 8006afa:	4688      	mov	r8, r1
 8006afc:	4614      	mov	r4, r2
 8006afe:	2600      	movs	r6, #0
 8006b00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b04:	f1b9 0901 	subs.w	r9, r9, #1
 8006b08:	d505      	bpl.n	8006b16 <_fwalk_sglue+0x22>
 8006b0a:	6824      	ldr	r4, [r4, #0]
 8006b0c:	2c00      	cmp	r4, #0
 8006b0e:	d1f7      	bne.n	8006b00 <_fwalk_sglue+0xc>
 8006b10:	4630      	mov	r0, r6
 8006b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b16:	89ab      	ldrh	r3, [r5, #12]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d907      	bls.n	8006b2c <_fwalk_sglue+0x38>
 8006b1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b20:	3301      	adds	r3, #1
 8006b22:	d003      	beq.n	8006b2c <_fwalk_sglue+0x38>
 8006b24:	4629      	mov	r1, r5
 8006b26:	4638      	mov	r0, r7
 8006b28:	47c0      	blx	r8
 8006b2a:	4306      	orrs	r6, r0
 8006b2c:	3568      	adds	r5, #104	@ 0x68
 8006b2e:	e7e9      	b.n	8006b04 <_fwalk_sglue+0x10>

08006b30 <iprintf>:
 8006b30:	b40f      	push	{r0, r1, r2, r3}
 8006b32:	b507      	push	{r0, r1, r2, lr}
 8006b34:	4906      	ldr	r1, [pc, #24]	@ (8006b50 <iprintf+0x20>)
 8006b36:	ab04      	add	r3, sp, #16
 8006b38:	6808      	ldr	r0, [r1, #0]
 8006b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b3e:	6881      	ldr	r1, [r0, #8]
 8006b40:	9301      	str	r3, [sp, #4]
 8006b42:	f000 fad7 	bl	80070f4 <_vfiprintf_r>
 8006b46:	b003      	add	sp, #12
 8006b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b4c:	b004      	add	sp, #16
 8006b4e:	4770      	bx	lr
 8006b50:	2000001c 	.word	0x2000001c

08006b54 <_puts_r>:
 8006b54:	6a03      	ldr	r3, [r0, #32]
 8006b56:	b570      	push	{r4, r5, r6, lr}
 8006b58:	4605      	mov	r5, r0
 8006b5a:	460e      	mov	r6, r1
 8006b5c:	6884      	ldr	r4, [r0, #8]
 8006b5e:	b90b      	cbnz	r3, 8006b64 <_puts_r+0x10>
 8006b60:	f7ff ffb0 	bl	8006ac4 <__sinit>
 8006b64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b66:	07db      	lsls	r3, r3, #31
 8006b68:	d405      	bmi.n	8006b76 <_puts_r+0x22>
 8006b6a:	89a3      	ldrh	r3, [r4, #12]
 8006b6c:	0598      	lsls	r0, r3, #22
 8006b6e:	d402      	bmi.n	8006b76 <_puts_r+0x22>
 8006b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b72:	f000 f99e 	bl	8006eb2 <__retarget_lock_acquire_recursive>
 8006b76:	89a3      	ldrh	r3, [r4, #12]
 8006b78:	0719      	lsls	r1, r3, #28
 8006b7a:	d502      	bpl.n	8006b82 <_puts_r+0x2e>
 8006b7c:	6923      	ldr	r3, [r4, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d135      	bne.n	8006bee <_puts_r+0x9a>
 8006b82:	4621      	mov	r1, r4
 8006b84:	4628      	mov	r0, r5
 8006b86:	f000 f8c5 	bl	8006d14 <__swsetup_r>
 8006b8a:	b380      	cbz	r0, 8006bee <_puts_r+0x9a>
 8006b8c:	f04f 35ff 	mov.w	r5, #4294967295
 8006b90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b92:	07da      	lsls	r2, r3, #31
 8006b94:	d405      	bmi.n	8006ba2 <_puts_r+0x4e>
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	059b      	lsls	r3, r3, #22
 8006b9a:	d402      	bmi.n	8006ba2 <_puts_r+0x4e>
 8006b9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b9e:	f000 f989 	bl	8006eb4 <__retarget_lock_release_recursive>
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	bd70      	pop	{r4, r5, r6, pc}
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	da04      	bge.n	8006bb4 <_puts_r+0x60>
 8006baa:	69a2      	ldr	r2, [r4, #24]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	dc17      	bgt.n	8006be0 <_puts_r+0x8c>
 8006bb0:	290a      	cmp	r1, #10
 8006bb2:	d015      	beq.n	8006be0 <_puts_r+0x8c>
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	6022      	str	r2, [r4, #0]
 8006bba:	7019      	strb	r1, [r3, #0]
 8006bbc:	68a3      	ldr	r3, [r4, #8]
 8006bbe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	60a3      	str	r3, [r4, #8]
 8006bc6:	2900      	cmp	r1, #0
 8006bc8:	d1ed      	bne.n	8006ba6 <_puts_r+0x52>
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	da11      	bge.n	8006bf2 <_puts_r+0x9e>
 8006bce:	4622      	mov	r2, r4
 8006bd0:	210a      	movs	r1, #10
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f000 f85f 	bl	8006c96 <__swbuf_r>
 8006bd8:	3001      	adds	r0, #1
 8006bda:	d0d7      	beq.n	8006b8c <_puts_r+0x38>
 8006bdc:	250a      	movs	r5, #10
 8006bde:	e7d7      	b.n	8006b90 <_puts_r+0x3c>
 8006be0:	4622      	mov	r2, r4
 8006be2:	4628      	mov	r0, r5
 8006be4:	f000 f857 	bl	8006c96 <__swbuf_r>
 8006be8:	3001      	adds	r0, #1
 8006bea:	d1e7      	bne.n	8006bbc <_puts_r+0x68>
 8006bec:	e7ce      	b.n	8006b8c <_puts_r+0x38>
 8006bee:	3e01      	subs	r6, #1
 8006bf0:	e7e4      	b.n	8006bbc <_puts_r+0x68>
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	6022      	str	r2, [r4, #0]
 8006bf8:	220a      	movs	r2, #10
 8006bfa:	701a      	strb	r2, [r3, #0]
 8006bfc:	e7ee      	b.n	8006bdc <_puts_r+0x88>
	...

08006c00 <puts>:
 8006c00:	4b02      	ldr	r3, [pc, #8]	@ (8006c0c <puts+0xc>)
 8006c02:	4601      	mov	r1, r0
 8006c04:	6818      	ldr	r0, [r3, #0]
 8006c06:	f7ff bfa5 	b.w	8006b54 <_puts_r>
 8006c0a:	bf00      	nop
 8006c0c:	2000001c 	.word	0x2000001c

08006c10 <__sread>:
 8006c10:	b510      	push	{r4, lr}
 8006c12:	460c      	mov	r4, r1
 8006c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c18:	f000 f8fc 	bl	8006e14 <_read_r>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	bfab      	itete	ge
 8006c20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c22:	89a3      	ldrhlt	r3, [r4, #12]
 8006c24:	181b      	addge	r3, r3, r0
 8006c26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c2a:	bfac      	ite	ge
 8006c2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c2e:	81a3      	strhlt	r3, [r4, #12]
 8006c30:	bd10      	pop	{r4, pc}

08006c32 <__swrite>:
 8006c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c36:	461f      	mov	r7, r3
 8006c38:	898b      	ldrh	r3, [r1, #12]
 8006c3a:	4605      	mov	r5, r0
 8006c3c:	05db      	lsls	r3, r3, #23
 8006c3e:	460c      	mov	r4, r1
 8006c40:	4616      	mov	r6, r2
 8006c42:	d505      	bpl.n	8006c50 <__swrite+0x1e>
 8006c44:	2302      	movs	r3, #2
 8006c46:	2200      	movs	r2, #0
 8006c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c4c:	f000 f8d0 	bl	8006df0 <_lseek_r>
 8006c50:	89a3      	ldrh	r3, [r4, #12]
 8006c52:	4632      	mov	r2, r6
 8006c54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c58:	81a3      	strh	r3, [r4, #12]
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	463b      	mov	r3, r7
 8006c5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c66:	f000 b8e7 	b.w	8006e38 <_write_r>

08006c6a <__sseek>:
 8006c6a:	b510      	push	{r4, lr}
 8006c6c:	460c      	mov	r4, r1
 8006c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c72:	f000 f8bd 	bl	8006df0 <_lseek_r>
 8006c76:	1c43      	adds	r3, r0, #1
 8006c78:	89a3      	ldrh	r3, [r4, #12]
 8006c7a:	bf15      	itete	ne
 8006c7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c86:	81a3      	strheq	r3, [r4, #12]
 8006c88:	bf18      	it	ne
 8006c8a:	81a3      	strhne	r3, [r4, #12]
 8006c8c:	bd10      	pop	{r4, pc}

08006c8e <__sclose>:
 8006c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c92:	f000 b89d 	b.w	8006dd0 <_close_r>

08006c96 <__swbuf_r>:
 8006c96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c98:	460e      	mov	r6, r1
 8006c9a:	4614      	mov	r4, r2
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	b118      	cbz	r0, 8006ca8 <__swbuf_r+0x12>
 8006ca0:	6a03      	ldr	r3, [r0, #32]
 8006ca2:	b90b      	cbnz	r3, 8006ca8 <__swbuf_r+0x12>
 8006ca4:	f7ff ff0e 	bl	8006ac4 <__sinit>
 8006ca8:	69a3      	ldr	r3, [r4, #24]
 8006caa:	60a3      	str	r3, [r4, #8]
 8006cac:	89a3      	ldrh	r3, [r4, #12]
 8006cae:	071a      	lsls	r2, r3, #28
 8006cb0:	d501      	bpl.n	8006cb6 <__swbuf_r+0x20>
 8006cb2:	6923      	ldr	r3, [r4, #16]
 8006cb4:	b943      	cbnz	r3, 8006cc8 <__swbuf_r+0x32>
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	4628      	mov	r0, r5
 8006cba:	f000 f82b 	bl	8006d14 <__swsetup_r>
 8006cbe:	b118      	cbz	r0, 8006cc8 <__swbuf_r+0x32>
 8006cc0:	f04f 37ff 	mov.w	r7, #4294967295
 8006cc4:	4638      	mov	r0, r7
 8006cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	6922      	ldr	r2, [r4, #16]
 8006ccc:	b2f6      	uxtb	r6, r6
 8006cce:	1a98      	subs	r0, r3, r2
 8006cd0:	6963      	ldr	r3, [r4, #20]
 8006cd2:	4637      	mov	r7, r6
 8006cd4:	4283      	cmp	r3, r0
 8006cd6:	dc05      	bgt.n	8006ce4 <__swbuf_r+0x4e>
 8006cd8:	4621      	mov	r1, r4
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f000 fd32 	bl	8007744 <_fflush_r>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	d1ed      	bne.n	8006cc0 <__swbuf_r+0x2a>
 8006ce4:	68a3      	ldr	r3, [r4, #8]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	60a3      	str	r3, [r4, #8]
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	1c5a      	adds	r2, r3, #1
 8006cee:	6022      	str	r2, [r4, #0]
 8006cf0:	701e      	strb	r6, [r3, #0]
 8006cf2:	6962      	ldr	r2, [r4, #20]
 8006cf4:	1c43      	adds	r3, r0, #1
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d004      	beq.n	8006d04 <__swbuf_r+0x6e>
 8006cfa:	89a3      	ldrh	r3, [r4, #12]
 8006cfc:	07db      	lsls	r3, r3, #31
 8006cfe:	d5e1      	bpl.n	8006cc4 <__swbuf_r+0x2e>
 8006d00:	2e0a      	cmp	r6, #10
 8006d02:	d1df      	bne.n	8006cc4 <__swbuf_r+0x2e>
 8006d04:	4621      	mov	r1, r4
 8006d06:	4628      	mov	r0, r5
 8006d08:	f000 fd1c 	bl	8007744 <_fflush_r>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	d0d9      	beq.n	8006cc4 <__swbuf_r+0x2e>
 8006d10:	e7d6      	b.n	8006cc0 <__swbuf_r+0x2a>
	...

08006d14 <__swsetup_r>:
 8006d14:	b538      	push	{r3, r4, r5, lr}
 8006d16:	4b29      	ldr	r3, [pc, #164]	@ (8006dbc <__swsetup_r+0xa8>)
 8006d18:	4605      	mov	r5, r0
 8006d1a:	6818      	ldr	r0, [r3, #0]
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	b118      	cbz	r0, 8006d28 <__swsetup_r+0x14>
 8006d20:	6a03      	ldr	r3, [r0, #32]
 8006d22:	b90b      	cbnz	r3, 8006d28 <__swsetup_r+0x14>
 8006d24:	f7ff fece 	bl	8006ac4 <__sinit>
 8006d28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d2c:	0719      	lsls	r1, r3, #28
 8006d2e:	d422      	bmi.n	8006d76 <__swsetup_r+0x62>
 8006d30:	06da      	lsls	r2, r3, #27
 8006d32:	d407      	bmi.n	8006d44 <__swsetup_r+0x30>
 8006d34:	2209      	movs	r2, #9
 8006d36:	602a      	str	r2, [r5, #0]
 8006d38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d40:	81a3      	strh	r3, [r4, #12]
 8006d42:	e033      	b.n	8006dac <__swsetup_r+0x98>
 8006d44:	0758      	lsls	r0, r3, #29
 8006d46:	d512      	bpl.n	8006d6e <__swsetup_r+0x5a>
 8006d48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d4a:	b141      	cbz	r1, 8006d5e <__swsetup_r+0x4a>
 8006d4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d50:	4299      	cmp	r1, r3
 8006d52:	d002      	beq.n	8006d5a <__swsetup_r+0x46>
 8006d54:	4628      	mov	r0, r5
 8006d56:	f000 f8af 	bl	8006eb8 <_free_r>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d5e:	89a3      	ldrh	r3, [r4, #12]
 8006d60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d64:	81a3      	strh	r3, [r4, #12]
 8006d66:	2300      	movs	r3, #0
 8006d68:	6063      	str	r3, [r4, #4]
 8006d6a:	6923      	ldr	r3, [r4, #16]
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	89a3      	ldrh	r3, [r4, #12]
 8006d70:	f043 0308 	orr.w	r3, r3, #8
 8006d74:	81a3      	strh	r3, [r4, #12]
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	b94b      	cbnz	r3, 8006d8e <__swsetup_r+0x7a>
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d84:	d003      	beq.n	8006d8e <__swsetup_r+0x7a>
 8006d86:	4621      	mov	r1, r4
 8006d88:	4628      	mov	r0, r5
 8006d8a:	f000 fd28 	bl	80077de <__smakebuf_r>
 8006d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d92:	f013 0201 	ands.w	r2, r3, #1
 8006d96:	d00a      	beq.n	8006dae <__swsetup_r+0x9a>
 8006d98:	2200      	movs	r2, #0
 8006d9a:	60a2      	str	r2, [r4, #8]
 8006d9c:	6962      	ldr	r2, [r4, #20]
 8006d9e:	4252      	negs	r2, r2
 8006da0:	61a2      	str	r2, [r4, #24]
 8006da2:	6922      	ldr	r2, [r4, #16]
 8006da4:	b942      	cbnz	r2, 8006db8 <__swsetup_r+0xa4>
 8006da6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006daa:	d1c5      	bne.n	8006d38 <__swsetup_r+0x24>
 8006dac:	bd38      	pop	{r3, r4, r5, pc}
 8006dae:	0799      	lsls	r1, r3, #30
 8006db0:	bf58      	it	pl
 8006db2:	6962      	ldrpl	r2, [r4, #20]
 8006db4:	60a2      	str	r2, [r4, #8]
 8006db6:	e7f4      	b.n	8006da2 <__swsetup_r+0x8e>
 8006db8:	2000      	movs	r0, #0
 8006dba:	e7f7      	b.n	8006dac <__swsetup_r+0x98>
 8006dbc:	2000001c 	.word	0x2000001c

08006dc0 <memset>:
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	4402      	add	r2, r0
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d100      	bne.n	8006dca <memset+0xa>
 8006dc8:	4770      	bx	lr
 8006dca:	f803 1b01 	strb.w	r1, [r3], #1
 8006dce:	e7f9      	b.n	8006dc4 <memset+0x4>

08006dd0 <_close_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	4d05      	ldr	r5, [pc, #20]	@ (8006dec <_close_r+0x1c>)
 8006dd6:	4604      	mov	r4, r0
 8006dd8:	4608      	mov	r0, r1
 8006dda:	602b      	str	r3, [r5, #0]
 8006ddc:	f7fc f857 	bl	8002e8e <_close>
 8006de0:	1c43      	adds	r3, r0, #1
 8006de2:	d102      	bne.n	8006dea <_close_r+0x1a>
 8006de4:	682b      	ldr	r3, [r5, #0]
 8006de6:	b103      	cbz	r3, 8006dea <_close_r+0x1a>
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	bd38      	pop	{r3, r4, r5, pc}
 8006dec:	200003ac 	.word	0x200003ac

08006df0 <_lseek_r>:
 8006df0:	b538      	push	{r3, r4, r5, lr}
 8006df2:	4604      	mov	r4, r0
 8006df4:	4608      	mov	r0, r1
 8006df6:	4611      	mov	r1, r2
 8006df8:	2200      	movs	r2, #0
 8006dfa:	4d05      	ldr	r5, [pc, #20]	@ (8006e10 <_lseek_r+0x20>)
 8006dfc:	602a      	str	r2, [r5, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f7fc f869 	bl	8002ed6 <_lseek>
 8006e04:	1c43      	adds	r3, r0, #1
 8006e06:	d102      	bne.n	8006e0e <_lseek_r+0x1e>
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	b103      	cbz	r3, 8006e0e <_lseek_r+0x1e>
 8006e0c:	6023      	str	r3, [r4, #0]
 8006e0e:	bd38      	pop	{r3, r4, r5, pc}
 8006e10:	200003ac 	.word	0x200003ac

08006e14 <_read_r>:
 8006e14:	b538      	push	{r3, r4, r5, lr}
 8006e16:	4604      	mov	r4, r0
 8006e18:	4608      	mov	r0, r1
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	4d05      	ldr	r5, [pc, #20]	@ (8006e34 <_read_r+0x20>)
 8006e20:	602a      	str	r2, [r5, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	f7fb fffa 	bl	8002e1c <_read>
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	d102      	bne.n	8006e32 <_read_r+0x1e>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	b103      	cbz	r3, 8006e32 <_read_r+0x1e>
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	bd38      	pop	{r3, r4, r5, pc}
 8006e34:	200003ac 	.word	0x200003ac

08006e38 <_write_r>:
 8006e38:	b538      	push	{r3, r4, r5, lr}
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	4608      	mov	r0, r1
 8006e3e:	4611      	mov	r1, r2
 8006e40:	2200      	movs	r2, #0
 8006e42:	4d05      	ldr	r5, [pc, #20]	@ (8006e58 <_write_r+0x20>)
 8006e44:	602a      	str	r2, [r5, #0]
 8006e46:	461a      	mov	r2, r3
 8006e48:	f7fc f805 	bl	8002e56 <_write>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d102      	bne.n	8006e56 <_write_r+0x1e>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	b103      	cbz	r3, 8006e56 <_write_r+0x1e>
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	200003ac 	.word	0x200003ac

08006e5c <__errno>:
 8006e5c:	4b01      	ldr	r3, [pc, #4]	@ (8006e64 <__errno+0x8>)
 8006e5e:	6818      	ldr	r0, [r3, #0]
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	2000001c 	.word	0x2000001c

08006e68 <__libc_init_array>:
 8006e68:	b570      	push	{r4, r5, r6, lr}
 8006e6a:	2600      	movs	r6, #0
 8006e6c:	4d0c      	ldr	r5, [pc, #48]	@ (8006ea0 <__libc_init_array+0x38>)
 8006e6e:	4c0d      	ldr	r4, [pc, #52]	@ (8006ea4 <__libc_init_array+0x3c>)
 8006e70:	1b64      	subs	r4, r4, r5
 8006e72:	10a4      	asrs	r4, r4, #2
 8006e74:	42a6      	cmp	r6, r4
 8006e76:	d109      	bne.n	8006e8c <__libc_init_array+0x24>
 8006e78:	f000 fd2e 	bl	80078d8 <_init>
 8006e7c:	2600      	movs	r6, #0
 8006e7e:	4d0a      	ldr	r5, [pc, #40]	@ (8006ea8 <__libc_init_array+0x40>)
 8006e80:	4c0a      	ldr	r4, [pc, #40]	@ (8006eac <__libc_init_array+0x44>)
 8006e82:	1b64      	subs	r4, r4, r5
 8006e84:	10a4      	asrs	r4, r4, #2
 8006e86:	42a6      	cmp	r6, r4
 8006e88:	d105      	bne.n	8006e96 <__libc_init_array+0x2e>
 8006e8a:	bd70      	pop	{r4, r5, r6, pc}
 8006e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e90:	4798      	blx	r3
 8006e92:	3601      	adds	r6, #1
 8006e94:	e7ee      	b.n	8006e74 <__libc_init_array+0xc>
 8006e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e9a:	4798      	blx	r3
 8006e9c:	3601      	adds	r6, #1
 8006e9e:	e7f2      	b.n	8006e86 <__libc_init_array+0x1e>
 8006ea0:	08007a18 	.word	0x08007a18
 8006ea4:	08007a18 	.word	0x08007a18
 8006ea8:	08007a18 	.word	0x08007a18
 8006eac:	08007a1c 	.word	0x08007a1c

08006eb0 <__retarget_lock_init_recursive>:
 8006eb0:	4770      	bx	lr

08006eb2 <__retarget_lock_acquire_recursive>:
 8006eb2:	4770      	bx	lr

08006eb4 <__retarget_lock_release_recursive>:
 8006eb4:	4770      	bx	lr
	...

08006eb8 <_free_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	4605      	mov	r5, r0
 8006ebc:	2900      	cmp	r1, #0
 8006ebe:	d040      	beq.n	8006f42 <_free_r+0x8a>
 8006ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ec4:	1f0c      	subs	r4, r1, #4
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	bfb8      	it	lt
 8006eca:	18e4      	addlt	r4, r4, r3
 8006ecc:	f000 f8de 	bl	800708c <__malloc_lock>
 8006ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8006f44 <_free_r+0x8c>)
 8006ed2:	6813      	ldr	r3, [r2, #0]
 8006ed4:	b933      	cbnz	r3, 8006ee4 <_free_r+0x2c>
 8006ed6:	6063      	str	r3, [r4, #4]
 8006ed8:	6014      	str	r4, [r2, #0]
 8006eda:	4628      	mov	r0, r5
 8006edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ee0:	f000 b8da 	b.w	8007098 <__malloc_unlock>
 8006ee4:	42a3      	cmp	r3, r4
 8006ee6:	d908      	bls.n	8006efa <_free_r+0x42>
 8006ee8:	6820      	ldr	r0, [r4, #0]
 8006eea:	1821      	adds	r1, r4, r0
 8006eec:	428b      	cmp	r3, r1
 8006eee:	bf01      	itttt	eq
 8006ef0:	6819      	ldreq	r1, [r3, #0]
 8006ef2:	685b      	ldreq	r3, [r3, #4]
 8006ef4:	1809      	addeq	r1, r1, r0
 8006ef6:	6021      	streq	r1, [r4, #0]
 8006ef8:	e7ed      	b.n	8006ed6 <_free_r+0x1e>
 8006efa:	461a      	mov	r2, r3
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	b10b      	cbz	r3, 8006f04 <_free_r+0x4c>
 8006f00:	42a3      	cmp	r3, r4
 8006f02:	d9fa      	bls.n	8006efa <_free_r+0x42>
 8006f04:	6811      	ldr	r1, [r2, #0]
 8006f06:	1850      	adds	r0, r2, r1
 8006f08:	42a0      	cmp	r0, r4
 8006f0a:	d10b      	bne.n	8006f24 <_free_r+0x6c>
 8006f0c:	6820      	ldr	r0, [r4, #0]
 8006f0e:	4401      	add	r1, r0
 8006f10:	1850      	adds	r0, r2, r1
 8006f12:	4283      	cmp	r3, r0
 8006f14:	6011      	str	r1, [r2, #0]
 8006f16:	d1e0      	bne.n	8006eda <_free_r+0x22>
 8006f18:	6818      	ldr	r0, [r3, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	4408      	add	r0, r1
 8006f1e:	6010      	str	r0, [r2, #0]
 8006f20:	6053      	str	r3, [r2, #4]
 8006f22:	e7da      	b.n	8006eda <_free_r+0x22>
 8006f24:	d902      	bls.n	8006f2c <_free_r+0x74>
 8006f26:	230c      	movs	r3, #12
 8006f28:	602b      	str	r3, [r5, #0]
 8006f2a:	e7d6      	b.n	8006eda <_free_r+0x22>
 8006f2c:	6820      	ldr	r0, [r4, #0]
 8006f2e:	1821      	adds	r1, r4, r0
 8006f30:	428b      	cmp	r3, r1
 8006f32:	bf01      	itttt	eq
 8006f34:	6819      	ldreq	r1, [r3, #0]
 8006f36:	685b      	ldreq	r3, [r3, #4]
 8006f38:	1809      	addeq	r1, r1, r0
 8006f3a:	6021      	streq	r1, [r4, #0]
 8006f3c:	6063      	str	r3, [r4, #4]
 8006f3e:	6054      	str	r4, [r2, #4]
 8006f40:	e7cb      	b.n	8006eda <_free_r+0x22>
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	200003b8 	.word	0x200003b8

08006f48 <sbrk_aligned>:
 8006f48:	b570      	push	{r4, r5, r6, lr}
 8006f4a:	4e0f      	ldr	r6, [pc, #60]	@ (8006f88 <sbrk_aligned+0x40>)
 8006f4c:	460c      	mov	r4, r1
 8006f4e:	6831      	ldr	r1, [r6, #0]
 8006f50:	4605      	mov	r5, r0
 8006f52:	b911      	cbnz	r1, 8006f5a <sbrk_aligned+0x12>
 8006f54:	f000 fca2 	bl	800789c <_sbrk_r>
 8006f58:	6030      	str	r0, [r6, #0]
 8006f5a:	4621      	mov	r1, r4
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	f000 fc9d 	bl	800789c <_sbrk_r>
 8006f62:	1c43      	adds	r3, r0, #1
 8006f64:	d103      	bne.n	8006f6e <sbrk_aligned+0x26>
 8006f66:	f04f 34ff 	mov.w	r4, #4294967295
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	bd70      	pop	{r4, r5, r6, pc}
 8006f6e:	1cc4      	adds	r4, r0, #3
 8006f70:	f024 0403 	bic.w	r4, r4, #3
 8006f74:	42a0      	cmp	r0, r4
 8006f76:	d0f8      	beq.n	8006f6a <sbrk_aligned+0x22>
 8006f78:	1a21      	subs	r1, r4, r0
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f000 fc8e 	bl	800789c <_sbrk_r>
 8006f80:	3001      	adds	r0, #1
 8006f82:	d1f2      	bne.n	8006f6a <sbrk_aligned+0x22>
 8006f84:	e7ef      	b.n	8006f66 <sbrk_aligned+0x1e>
 8006f86:	bf00      	nop
 8006f88:	200003b4 	.word	0x200003b4

08006f8c <_malloc_r>:
 8006f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f90:	1ccd      	adds	r5, r1, #3
 8006f92:	f025 0503 	bic.w	r5, r5, #3
 8006f96:	3508      	adds	r5, #8
 8006f98:	2d0c      	cmp	r5, #12
 8006f9a:	bf38      	it	cc
 8006f9c:	250c      	movcc	r5, #12
 8006f9e:	2d00      	cmp	r5, #0
 8006fa0:	4606      	mov	r6, r0
 8006fa2:	db01      	blt.n	8006fa8 <_malloc_r+0x1c>
 8006fa4:	42a9      	cmp	r1, r5
 8006fa6:	d904      	bls.n	8006fb2 <_malloc_r+0x26>
 8006fa8:	230c      	movs	r3, #12
 8006faa:	6033      	str	r3, [r6, #0]
 8006fac:	2000      	movs	r0, #0
 8006fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007088 <_malloc_r+0xfc>
 8006fb6:	f000 f869 	bl	800708c <__malloc_lock>
 8006fba:	f8d8 3000 	ldr.w	r3, [r8]
 8006fbe:	461c      	mov	r4, r3
 8006fc0:	bb44      	cbnz	r4, 8007014 <_malloc_r+0x88>
 8006fc2:	4629      	mov	r1, r5
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	f7ff ffbf 	bl	8006f48 <sbrk_aligned>
 8006fca:	1c43      	adds	r3, r0, #1
 8006fcc:	4604      	mov	r4, r0
 8006fce:	d158      	bne.n	8007082 <_malloc_r+0xf6>
 8006fd0:	f8d8 4000 	ldr.w	r4, [r8]
 8006fd4:	4627      	mov	r7, r4
 8006fd6:	2f00      	cmp	r7, #0
 8006fd8:	d143      	bne.n	8007062 <_malloc_r+0xd6>
 8006fda:	2c00      	cmp	r4, #0
 8006fdc:	d04b      	beq.n	8007076 <_malloc_r+0xea>
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	4639      	mov	r1, r7
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	eb04 0903 	add.w	r9, r4, r3
 8006fe8:	f000 fc58 	bl	800789c <_sbrk_r>
 8006fec:	4581      	cmp	r9, r0
 8006fee:	d142      	bne.n	8007076 <_malloc_r+0xea>
 8006ff0:	6821      	ldr	r1, [r4, #0]
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	1a6d      	subs	r5, r5, r1
 8006ff6:	4629      	mov	r1, r5
 8006ff8:	f7ff ffa6 	bl	8006f48 <sbrk_aligned>
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	d03a      	beq.n	8007076 <_malloc_r+0xea>
 8007000:	6823      	ldr	r3, [r4, #0]
 8007002:	442b      	add	r3, r5
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	f8d8 3000 	ldr.w	r3, [r8]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	bb62      	cbnz	r2, 8007068 <_malloc_r+0xdc>
 800700e:	f8c8 7000 	str.w	r7, [r8]
 8007012:	e00f      	b.n	8007034 <_malloc_r+0xa8>
 8007014:	6822      	ldr	r2, [r4, #0]
 8007016:	1b52      	subs	r2, r2, r5
 8007018:	d420      	bmi.n	800705c <_malloc_r+0xd0>
 800701a:	2a0b      	cmp	r2, #11
 800701c:	d917      	bls.n	800704e <_malloc_r+0xc2>
 800701e:	1961      	adds	r1, r4, r5
 8007020:	42a3      	cmp	r3, r4
 8007022:	6025      	str	r5, [r4, #0]
 8007024:	bf18      	it	ne
 8007026:	6059      	strne	r1, [r3, #4]
 8007028:	6863      	ldr	r3, [r4, #4]
 800702a:	bf08      	it	eq
 800702c:	f8c8 1000 	streq.w	r1, [r8]
 8007030:	5162      	str	r2, [r4, r5]
 8007032:	604b      	str	r3, [r1, #4]
 8007034:	4630      	mov	r0, r6
 8007036:	f000 f82f 	bl	8007098 <__malloc_unlock>
 800703a:	f104 000b 	add.w	r0, r4, #11
 800703e:	1d23      	adds	r3, r4, #4
 8007040:	f020 0007 	bic.w	r0, r0, #7
 8007044:	1ac2      	subs	r2, r0, r3
 8007046:	bf1c      	itt	ne
 8007048:	1a1b      	subne	r3, r3, r0
 800704a:	50a3      	strne	r3, [r4, r2]
 800704c:	e7af      	b.n	8006fae <_malloc_r+0x22>
 800704e:	6862      	ldr	r2, [r4, #4]
 8007050:	42a3      	cmp	r3, r4
 8007052:	bf0c      	ite	eq
 8007054:	f8c8 2000 	streq.w	r2, [r8]
 8007058:	605a      	strne	r2, [r3, #4]
 800705a:	e7eb      	b.n	8007034 <_malloc_r+0xa8>
 800705c:	4623      	mov	r3, r4
 800705e:	6864      	ldr	r4, [r4, #4]
 8007060:	e7ae      	b.n	8006fc0 <_malloc_r+0x34>
 8007062:	463c      	mov	r4, r7
 8007064:	687f      	ldr	r7, [r7, #4]
 8007066:	e7b6      	b.n	8006fd6 <_malloc_r+0x4a>
 8007068:	461a      	mov	r2, r3
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	42a3      	cmp	r3, r4
 800706e:	d1fb      	bne.n	8007068 <_malloc_r+0xdc>
 8007070:	2300      	movs	r3, #0
 8007072:	6053      	str	r3, [r2, #4]
 8007074:	e7de      	b.n	8007034 <_malloc_r+0xa8>
 8007076:	230c      	movs	r3, #12
 8007078:	4630      	mov	r0, r6
 800707a:	6033      	str	r3, [r6, #0]
 800707c:	f000 f80c 	bl	8007098 <__malloc_unlock>
 8007080:	e794      	b.n	8006fac <_malloc_r+0x20>
 8007082:	6005      	str	r5, [r0, #0]
 8007084:	e7d6      	b.n	8007034 <_malloc_r+0xa8>
 8007086:	bf00      	nop
 8007088:	200003b8 	.word	0x200003b8

0800708c <__malloc_lock>:
 800708c:	4801      	ldr	r0, [pc, #4]	@ (8007094 <__malloc_lock+0x8>)
 800708e:	f7ff bf10 	b.w	8006eb2 <__retarget_lock_acquire_recursive>
 8007092:	bf00      	nop
 8007094:	200003b0 	.word	0x200003b0

08007098 <__malloc_unlock>:
 8007098:	4801      	ldr	r0, [pc, #4]	@ (80070a0 <__malloc_unlock+0x8>)
 800709a:	f7ff bf0b 	b.w	8006eb4 <__retarget_lock_release_recursive>
 800709e:	bf00      	nop
 80070a0:	200003b0 	.word	0x200003b0

080070a4 <__sfputc_r>:
 80070a4:	6893      	ldr	r3, [r2, #8]
 80070a6:	b410      	push	{r4}
 80070a8:	3b01      	subs	r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	6093      	str	r3, [r2, #8]
 80070ae:	da07      	bge.n	80070c0 <__sfputc_r+0x1c>
 80070b0:	6994      	ldr	r4, [r2, #24]
 80070b2:	42a3      	cmp	r3, r4
 80070b4:	db01      	blt.n	80070ba <__sfputc_r+0x16>
 80070b6:	290a      	cmp	r1, #10
 80070b8:	d102      	bne.n	80070c0 <__sfputc_r+0x1c>
 80070ba:	bc10      	pop	{r4}
 80070bc:	f7ff bdeb 	b.w	8006c96 <__swbuf_r>
 80070c0:	6813      	ldr	r3, [r2, #0]
 80070c2:	1c58      	adds	r0, r3, #1
 80070c4:	6010      	str	r0, [r2, #0]
 80070c6:	7019      	strb	r1, [r3, #0]
 80070c8:	4608      	mov	r0, r1
 80070ca:	bc10      	pop	{r4}
 80070cc:	4770      	bx	lr

080070ce <__sfputs_r>:
 80070ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d0:	4606      	mov	r6, r0
 80070d2:	460f      	mov	r7, r1
 80070d4:	4614      	mov	r4, r2
 80070d6:	18d5      	adds	r5, r2, r3
 80070d8:	42ac      	cmp	r4, r5
 80070da:	d101      	bne.n	80070e0 <__sfputs_r+0x12>
 80070dc:	2000      	movs	r0, #0
 80070de:	e007      	b.n	80070f0 <__sfputs_r+0x22>
 80070e0:	463a      	mov	r2, r7
 80070e2:	4630      	mov	r0, r6
 80070e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e8:	f7ff ffdc 	bl	80070a4 <__sfputc_r>
 80070ec:	1c43      	adds	r3, r0, #1
 80070ee:	d1f3      	bne.n	80070d8 <__sfputs_r+0xa>
 80070f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080070f4 <_vfiprintf_r>:
 80070f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f8:	460d      	mov	r5, r1
 80070fa:	4614      	mov	r4, r2
 80070fc:	4698      	mov	r8, r3
 80070fe:	4606      	mov	r6, r0
 8007100:	b09d      	sub	sp, #116	@ 0x74
 8007102:	b118      	cbz	r0, 800710c <_vfiprintf_r+0x18>
 8007104:	6a03      	ldr	r3, [r0, #32]
 8007106:	b90b      	cbnz	r3, 800710c <_vfiprintf_r+0x18>
 8007108:	f7ff fcdc 	bl	8006ac4 <__sinit>
 800710c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800710e:	07d9      	lsls	r1, r3, #31
 8007110:	d405      	bmi.n	800711e <_vfiprintf_r+0x2a>
 8007112:	89ab      	ldrh	r3, [r5, #12]
 8007114:	059a      	lsls	r2, r3, #22
 8007116:	d402      	bmi.n	800711e <_vfiprintf_r+0x2a>
 8007118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800711a:	f7ff feca 	bl	8006eb2 <__retarget_lock_acquire_recursive>
 800711e:	89ab      	ldrh	r3, [r5, #12]
 8007120:	071b      	lsls	r3, r3, #28
 8007122:	d501      	bpl.n	8007128 <_vfiprintf_r+0x34>
 8007124:	692b      	ldr	r3, [r5, #16]
 8007126:	b99b      	cbnz	r3, 8007150 <_vfiprintf_r+0x5c>
 8007128:	4629      	mov	r1, r5
 800712a:	4630      	mov	r0, r6
 800712c:	f7ff fdf2 	bl	8006d14 <__swsetup_r>
 8007130:	b170      	cbz	r0, 8007150 <_vfiprintf_r+0x5c>
 8007132:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007134:	07dc      	lsls	r4, r3, #31
 8007136:	d504      	bpl.n	8007142 <_vfiprintf_r+0x4e>
 8007138:	f04f 30ff 	mov.w	r0, #4294967295
 800713c:	b01d      	add	sp, #116	@ 0x74
 800713e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007142:	89ab      	ldrh	r3, [r5, #12]
 8007144:	0598      	lsls	r0, r3, #22
 8007146:	d4f7      	bmi.n	8007138 <_vfiprintf_r+0x44>
 8007148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800714a:	f7ff feb3 	bl	8006eb4 <__retarget_lock_release_recursive>
 800714e:	e7f3      	b.n	8007138 <_vfiprintf_r+0x44>
 8007150:	2300      	movs	r3, #0
 8007152:	9309      	str	r3, [sp, #36]	@ 0x24
 8007154:	2320      	movs	r3, #32
 8007156:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800715a:	2330      	movs	r3, #48	@ 0x30
 800715c:	f04f 0901 	mov.w	r9, #1
 8007160:	f8cd 800c 	str.w	r8, [sp, #12]
 8007164:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007310 <_vfiprintf_r+0x21c>
 8007168:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800716c:	4623      	mov	r3, r4
 800716e:	469a      	mov	sl, r3
 8007170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007174:	b10a      	cbz	r2, 800717a <_vfiprintf_r+0x86>
 8007176:	2a25      	cmp	r2, #37	@ 0x25
 8007178:	d1f9      	bne.n	800716e <_vfiprintf_r+0x7a>
 800717a:	ebba 0b04 	subs.w	fp, sl, r4
 800717e:	d00b      	beq.n	8007198 <_vfiprintf_r+0xa4>
 8007180:	465b      	mov	r3, fp
 8007182:	4622      	mov	r2, r4
 8007184:	4629      	mov	r1, r5
 8007186:	4630      	mov	r0, r6
 8007188:	f7ff ffa1 	bl	80070ce <__sfputs_r>
 800718c:	3001      	adds	r0, #1
 800718e:	f000 80a7 	beq.w	80072e0 <_vfiprintf_r+0x1ec>
 8007192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007194:	445a      	add	r2, fp
 8007196:	9209      	str	r2, [sp, #36]	@ 0x24
 8007198:	f89a 3000 	ldrb.w	r3, [sl]
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 809f 	beq.w	80072e0 <_vfiprintf_r+0x1ec>
 80071a2:	2300      	movs	r3, #0
 80071a4:	f04f 32ff 	mov.w	r2, #4294967295
 80071a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071ac:	f10a 0a01 	add.w	sl, sl, #1
 80071b0:	9304      	str	r3, [sp, #16]
 80071b2:	9307      	str	r3, [sp, #28]
 80071b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80071ba:	4654      	mov	r4, sl
 80071bc:	2205      	movs	r2, #5
 80071be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071c2:	4853      	ldr	r0, [pc, #332]	@ (8007310 <_vfiprintf_r+0x21c>)
 80071c4:	f000 fb7a 	bl	80078bc <memchr>
 80071c8:	9a04      	ldr	r2, [sp, #16]
 80071ca:	b9d8      	cbnz	r0, 8007204 <_vfiprintf_r+0x110>
 80071cc:	06d1      	lsls	r1, r2, #27
 80071ce:	bf44      	itt	mi
 80071d0:	2320      	movmi	r3, #32
 80071d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071d6:	0713      	lsls	r3, r2, #28
 80071d8:	bf44      	itt	mi
 80071da:	232b      	movmi	r3, #43	@ 0x2b
 80071dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071e0:	f89a 3000 	ldrb.w	r3, [sl]
 80071e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071e6:	d015      	beq.n	8007214 <_vfiprintf_r+0x120>
 80071e8:	4654      	mov	r4, sl
 80071ea:	2000      	movs	r0, #0
 80071ec:	f04f 0c0a 	mov.w	ip, #10
 80071f0:	9a07      	ldr	r2, [sp, #28]
 80071f2:	4621      	mov	r1, r4
 80071f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071f8:	3b30      	subs	r3, #48	@ 0x30
 80071fa:	2b09      	cmp	r3, #9
 80071fc:	d94b      	bls.n	8007296 <_vfiprintf_r+0x1a2>
 80071fe:	b1b0      	cbz	r0, 800722e <_vfiprintf_r+0x13a>
 8007200:	9207      	str	r2, [sp, #28]
 8007202:	e014      	b.n	800722e <_vfiprintf_r+0x13a>
 8007204:	eba0 0308 	sub.w	r3, r0, r8
 8007208:	fa09 f303 	lsl.w	r3, r9, r3
 800720c:	4313      	orrs	r3, r2
 800720e:	46a2      	mov	sl, r4
 8007210:	9304      	str	r3, [sp, #16]
 8007212:	e7d2      	b.n	80071ba <_vfiprintf_r+0xc6>
 8007214:	9b03      	ldr	r3, [sp, #12]
 8007216:	1d19      	adds	r1, r3, #4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	9103      	str	r1, [sp, #12]
 800721c:	2b00      	cmp	r3, #0
 800721e:	bfbb      	ittet	lt
 8007220:	425b      	neglt	r3, r3
 8007222:	f042 0202 	orrlt.w	r2, r2, #2
 8007226:	9307      	strge	r3, [sp, #28]
 8007228:	9307      	strlt	r3, [sp, #28]
 800722a:	bfb8      	it	lt
 800722c:	9204      	strlt	r2, [sp, #16]
 800722e:	7823      	ldrb	r3, [r4, #0]
 8007230:	2b2e      	cmp	r3, #46	@ 0x2e
 8007232:	d10a      	bne.n	800724a <_vfiprintf_r+0x156>
 8007234:	7863      	ldrb	r3, [r4, #1]
 8007236:	2b2a      	cmp	r3, #42	@ 0x2a
 8007238:	d132      	bne.n	80072a0 <_vfiprintf_r+0x1ac>
 800723a:	9b03      	ldr	r3, [sp, #12]
 800723c:	3402      	adds	r4, #2
 800723e:	1d1a      	adds	r2, r3, #4
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	9203      	str	r2, [sp, #12]
 8007244:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007248:	9305      	str	r3, [sp, #20]
 800724a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007314 <_vfiprintf_r+0x220>
 800724e:	2203      	movs	r2, #3
 8007250:	4650      	mov	r0, sl
 8007252:	7821      	ldrb	r1, [r4, #0]
 8007254:	f000 fb32 	bl	80078bc <memchr>
 8007258:	b138      	cbz	r0, 800726a <_vfiprintf_r+0x176>
 800725a:	2240      	movs	r2, #64	@ 0x40
 800725c:	9b04      	ldr	r3, [sp, #16]
 800725e:	eba0 000a 	sub.w	r0, r0, sl
 8007262:	4082      	lsls	r2, r0
 8007264:	4313      	orrs	r3, r2
 8007266:	3401      	adds	r4, #1
 8007268:	9304      	str	r3, [sp, #16]
 800726a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800726e:	2206      	movs	r2, #6
 8007270:	4829      	ldr	r0, [pc, #164]	@ (8007318 <_vfiprintf_r+0x224>)
 8007272:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007276:	f000 fb21 	bl	80078bc <memchr>
 800727a:	2800      	cmp	r0, #0
 800727c:	d03f      	beq.n	80072fe <_vfiprintf_r+0x20a>
 800727e:	4b27      	ldr	r3, [pc, #156]	@ (800731c <_vfiprintf_r+0x228>)
 8007280:	bb1b      	cbnz	r3, 80072ca <_vfiprintf_r+0x1d6>
 8007282:	9b03      	ldr	r3, [sp, #12]
 8007284:	3307      	adds	r3, #7
 8007286:	f023 0307 	bic.w	r3, r3, #7
 800728a:	3308      	adds	r3, #8
 800728c:	9303      	str	r3, [sp, #12]
 800728e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007290:	443b      	add	r3, r7
 8007292:	9309      	str	r3, [sp, #36]	@ 0x24
 8007294:	e76a      	b.n	800716c <_vfiprintf_r+0x78>
 8007296:	460c      	mov	r4, r1
 8007298:	2001      	movs	r0, #1
 800729a:	fb0c 3202 	mla	r2, ip, r2, r3
 800729e:	e7a8      	b.n	80071f2 <_vfiprintf_r+0xfe>
 80072a0:	2300      	movs	r3, #0
 80072a2:	f04f 0c0a 	mov.w	ip, #10
 80072a6:	4619      	mov	r1, r3
 80072a8:	3401      	adds	r4, #1
 80072aa:	9305      	str	r3, [sp, #20]
 80072ac:	4620      	mov	r0, r4
 80072ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072b2:	3a30      	subs	r2, #48	@ 0x30
 80072b4:	2a09      	cmp	r2, #9
 80072b6:	d903      	bls.n	80072c0 <_vfiprintf_r+0x1cc>
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d0c6      	beq.n	800724a <_vfiprintf_r+0x156>
 80072bc:	9105      	str	r1, [sp, #20]
 80072be:	e7c4      	b.n	800724a <_vfiprintf_r+0x156>
 80072c0:	4604      	mov	r4, r0
 80072c2:	2301      	movs	r3, #1
 80072c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80072c8:	e7f0      	b.n	80072ac <_vfiprintf_r+0x1b8>
 80072ca:	ab03      	add	r3, sp, #12
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	462a      	mov	r2, r5
 80072d0:	4630      	mov	r0, r6
 80072d2:	4b13      	ldr	r3, [pc, #76]	@ (8007320 <_vfiprintf_r+0x22c>)
 80072d4:	a904      	add	r1, sp, #16
 80072d6:	f3af 8000 	nop.w
 80072da:	4607      	mov	r7, r0
 80072dc:	1c78      	adds	r0, r7, #1
 80072de:	d1d6      	bne.n	800728e <_vfiprintf_r+0x19a>
 80072e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072e2:	07d9      	lsls	r1, r3, #31
 80072e4:	d405      	bmi.n	80072f2 <_vfiprintf_r+0x1fe>
 80072e6:	89ab      	ldrh	r3, [r5, #12]
 80072e8:	059a      	lsls	r2, r3, #22
 80072ea:	d402      	bmi.n	80072f2 <_vfiprintf_r+0x1fe>
 80072ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072ee:	f7ff fde1 	bl	8006eb4 <__retarget_lock_release_recursive>
 80072f2:	89ab      	ldrh	r3, [r5, #12]
 80072f4:	065b      	lsls	r3, r3, #25
 80072f6:	f53f af1f 	bmi.w	8007138 <_vfiprintf_r+0x44>
 80072fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072fc:	e71e      	b.n	800713c <_vfiprintf_r+0x48>
 80072fe:	ab03      	add	r3, sp, #12
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	462a      	mov	r2, r5
 8007304:	4630      	mov	r0, r6
 8007306:	4b06      	ldr	r3, [pc, #24]	@ (8007320 <_vfiprintf_r+0x22c>)
 8007308:	a904      	add	r1, sp, #16
 800730a:	f000 f87d 	bl	8007408 <_printf_i>
 800730e:	e7e4      	b.n	80072da <_vfiprintf_r+0x1e6>
 8007310:	080079e2 	.word	0x080079e2
 8007314:	080079e8 	.word	0x080079e8
 8007318:	080079ec 	.word	0x080079ec
 800731c:	00000000 	.word	0x00000000
 8007320:	080070cf 	.word	0x080070cf

08007324 <_printf_common>:
 8007324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007328:	4616      	mov	r6, r2
 800732a:	4698      	mov	r8, r3
 800732c:	688a      	ldr	r2, [r1, #8]
 800732e:	690b      	ldr	r3, [r1, #16]
 8007330:	4607      	mov	r7, r0
 8007332:	4293      	cmp	r3, r2
 8007334:	bfb8      	it	lt
 8007336:	4613      	movlt	r3, r2
 8007338:	6033      	str	r3, [r6, #0]
 800733a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800733e:	460c      	mov	r4, r1
 8007340:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007344:	b10a      	cbz	r2, 800734a <_printf_common+0x26>
 8007346:	3301      	adds	r3, #1
 8007348:	6033      	str	r3, [r6, #0]
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	0699      	lsls	r1, r3, #26
 800734e:	bf42      	ittt	mi
 8007350:	6833      	ldrmi	r3, [r6, #0]
 8007352:	3302      	addmi	r3, #2
 8007354:	6033      	strmi	r3, [r6, #0]
 8007356:	6825      	ldr	r5, [r4, #0]
 8007358:	f015 0506 	ands.w	r5, r5, #6
 800735c:	d106      	bne.n	800736c <_printf_common+0x48>
 800735e:	f104 0a19 	add.w	sl, r4, #25
 8007362:	68e3      	ldr	r3, [r4, #12]
 8007364:	6832      	ldr	r2, [r6, #0]
 8007366:	1a9b      	subs	r3, r3, r2
 8007368:	42ab      	cmp	r3, r5
 800736a:	dc2b      	bgt.n	80073c4 <_printf_common+0xa0>
 800736c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007370:	6822      	ldr	r2, [r4, #0]
 8007372:	3b00      	subs	r3, #0
 8007374:	bf18      	it	ne
 8007376:	2301      	movne	r3, #1
 8007378:	0692      	lsls	r2, r2, #26
 800737a:	d430      	bmi.n	80073de <_printf_common+0xba>
 800737c:	4641      	mov	r1, r8
 800737e:	4638      	mov	r0, r7
 8007380:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007384:	47c8      	blx	r9
 8007386:	3001      	adds	r0, #1
 8007388:	d023      	beq.n	80073d2 <_printf_common+0xae>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	6922      	ldr	r2, [r4, #16]
 800738e:	f003 0306 	and.w	r3, r3, #6
 8007392:	2b04      	cmp	r3, #4
 8007394:	bf14      	ite	ne
 8007396:	2500      	movne	r5, #0
 8007398:	6833      	ldreq	r3, [r6, #0]
 800739a:	f04f 0600 	mov.w	r6, #0
 800739e:	bf08      	it	eq
 80073a0:	68e5      	ldreq	r5, [r4, #12]
 80073a2:	f104 041a 	add.w	r4, r4, #26
 80073a6:	bf08      	it	eq
 80073a8:	1aed      	subeq	r5, r5, r3
 80073aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80073ae:	bf08      	it	eq
 80073b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073b4:	4293      	cmp	r3, r2
 80073b6:	bfc4      	itt	gt
 80073b8:	1a9b      	subgt	r3, r3, r2
 80073ba:	18ed      	addgt	r5, r5, r3
 80073bc:	42b5      	cmp	r5, r6
 80073be:	d11a      	bne.n	80073f6 <_printf_common+0xd2>
 80073c0:	2000      	movs	r0, #0
 80073c2:	e008      	b.n	80073d6 <_printf_common+0xb2>
 80073c4:	2301      	movs	r3, #1
 80073c6:	4652      	mov	r2, sl
 80073c8:	4641      	mov	r1, r8
 80073ca:	4638      	mov	r0, r7
 80073cc:	47c8      	blx	r9
 80073ce:	3001      	adds	r0, #1
 80073d0:	d103      	bne.n	80073da <_printf_common+0xb6>
 80073d2:	f04f 30ff 	mov.w	r0, #4294967295
 80073d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073da:	3501      	adds	r5, #1
 80073dc:	e7c1      	b.n	8007362 <_printf_common+0x3e>
 80073de:	2030      	movs	r0, #48	@ 0x30
 80073e0:	18e1      	adds	r1, r4, r3
 80073e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073ec:	4422      	add	r2, r4
 80073ee:	3302      	adds	r3, #2
 80073f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073f4:	e7c2      	b.n	800737c <_printf_common+0x58>
 80073f6:	2301      	movs	r3, #1
 80073f8:	4622      	mov	r2, r4
 80073fa:	4641      	mov	r1, r8
 80073fc:	4638      	mov	r0, r7
 80073fe:	47c8      	blx	r9
 8007400:	3001      	adds	r0, #1
 8007402:	d0e6      	beq.n	80073d2 <_printf_common+0xae>
 8007404:	3601      	adds	r6, #1
 8007406:	e7d9      	b.n	80073bc <_printf_common+0x98>

08007408 <_printf_i>:
 8007408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800740c:	7e0f      	ldrb	r7, [r1, #24]
 800740e:	4691      	mov	r9, r2
 8007410:	2f78      	cmp	r7, #120	@ 0x78
 8007412:	4680      	mov	r8, r0
 8007414:	460c      	mov	r4, r1
 8007416:	469a      	mov	sl, r3
 8007418:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800741a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800741e:	d807      	bhi.n	8007430 <_printf_i+0x28>
 8007420:	2f62      	cmp	r7, #98	@ 0x62
 8007422:	d80a      	bhi.n	800743a <_printf_i+0x32>
 8007424:	2f00      	cmp	r7, #0
 8007426:	f000 80d1 	beq.w	80075cc <_printf_i+0x1c4>
 800742a:	2f58      	cmp	r7, #88	@ 0x58
 800742c:	f000 80b8 	beq.w	80075a0 <_printf_i+0x198>
 8007430:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007434:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007438:	e03a      	b.n	80074b0 <_printf_i+0xa8>
 800743a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800743e:	2b15      	cmp	r3, #21
 8007440:	d8f6      	bhi.n	8007430 <_printf_i+0x28>
 8007442:	a101      	add	r1, pc, #4	@ (adr r1, 8007448 <_printf_i+0x40>)
 8007444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007448:	080074a1 	.word	0x080074a1
 800744c:	080074b5 	.word	0x080074b5
 8007450:	08007431 	.word	0x08007431
 8007454:	08007431 	.word	0x08007431
 8007458:	08007431 	.word	0x08007431
 800745c:	08007431 	.word	0x08007431
 8007460:	080074b5 	.word	0x080074b5
 8007464:	08007431 	.word	0x08007431
 8007468:	08007431 	.word	0x08007431
 800746c:	08007431 	.word	0x08007431
 8007470:	08007431 	.word	0x08007431
 8007474:	080075b3 	.word	0x080075b3
 8007478:	080074df 	.word	0x080074df
 800747c:	0800756d 	.word	0x0800756d
 8007480:	08007431 	.word	0x08007431
 8007484:	08007431 	.word	0x08007431
 8007488:	080075d5 	.word	0x080075d5
 800748c:	08007431 	.word	0x08007431
 8007490:	080074df 	.word	0x080074df
 8007494:	08007431 	.word	0x08007431
 8007498:	08007431 	.word	0x08007431
 800749c:	08007575 	.word	0x08007575
 80074a0:	6833      	ldr	r3, [r6, #0]
 80074a2:	1d1a      	adds	r2, r3, #4
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	6032      	str	r2, [r6, #0]
 80074a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074b0:	2301      	movs	r3, #1
 80074b2:	e09c      	b.n	80075ee <_printf_i+0x1e6>
 80074b4:	6833      	ldr	r3, [r6, #0]
 80074b6:	6820      	ldr	r0, [r4, #0]
 80074b8:	1d19      	adds	r1, r3, #4
 80074ba:	6031      	str	r1, [r6, #0]
 80074bc:	0606      	lsls	r6, r0, #24
 80074be:	d501      	bpl.n	80074c4 <_printf_i+0xbc>
 80074c0:	681d      	ldr	r5, [r3, #0]
 80074c2:	e003      	b.n	80074cc <_printf_i+0xc4>
 80074c4:	0645      	lsls	r5, r0, #25
 80074c6:	d5fb      	bpl.n	80074c0 <_printf_i+0xb8>
 80074c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074cc:	2d00      	cmp	r5, #0
 80074ce:	da03      	bge.n	80074d8 <_printf_i+0xd0>
 80074d0:	232d      	movs	r3, #45	@ 0x2d
 80074d2:	426d      	negs	r5, r5
 80074d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074d8:	230a      	movs	r3, #10
 80074da:	4858      	ldr	r0, [pc, #352]	@ (800763c <_printf_i+0x234>)
 80074dc:	e011      	b.n	8007502 <_printf_i+0xfa>
 80074de:	6821      	ldr	r1, [r4, #0]
 80074e0:	6833      	ldr	r3, [r6, #0]
 80074e2:	0608      	lsls	r0, r1, #24
 80074e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80074e8:	d402      	bmi.n	80074f0 <_printf_i+0xe8>
 80074ea:	0649      	lsls	r1, r1, #25
 80074ec:	bf48      	it	mi
 80074ee:	b2ad      	uxthmi	r5, r5
 80074f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80074f2:	6033      	str	r3, [r6, #0]
 80074f4:	bf14      	ite	ne
 80074f6:	230a      	movne	r3, #10
 80074f8:	2308      	moveq	r3, #8
 80074fa:	4850      	ldr	r0, [pc, #320]	@ (800763c <_printf_i+0x234>)
 80074fc:	2100      	movs	r1, #0
 80074fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007502:	6866      	ldr	r6, [r4, #4]
 8007504:	2e00      	cmp	r6, #0
 8007506:	60a6      	str	r6, [r4, #8]
 8007508:	db05      	blt.n	8007516 <_printf_i+0x10e>
 800750a:	6821      	ldr	r1, [r4, #0]
 800750c:	432e      	orrs	r6, r5
 800750e:	f021 0104 	bic.w	r1, r1, #4
 8007512:	6021      	str	r1, [r4, #0]
 8007514:	d04b      	beq.n	80075ae <_printf_i+0x1a6>
 8007516:	4616      	mov	r6, r2
 8007518:	fbb5 f1f3 	udiv	r1, r5, r3
 800751c:	fb03 5711 	mls	r7, r3, r1, r5
 8007520:	5dc7      	ldrb	r7, [r0, r7]
 8007522:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007526:	462f      	mov	r7, r5
 8007528:	42bb      	cmp	r3, r7
 800752a:	460d      	mov	r5, r1
 800752c:	d9f4      	bls.n	8007518 <_printf_i+0x110>
 800752e:	2b08      	cmp	r3, #8
 8007530:	d10b      	bne.n	800754a <_printf_i+0x142>
 8007532:	6823      	ldr	r3, [r4, #0]
 8007534:	07df      	lsls	r7, r3, #31
 8007536:	d508      	bpl.n	800754a <_printf_i+0x142>
 8007538:	6923      	ldr	r3, [r4, #16]
 800753a:	6861      	ldr	r1, [r4, #4]
 800753c:	4299      	cmp	r1, r3
 800753e:	bfde      	ittt	le
 8007540:	2330      	movle	r3, #48	@ 0x30
 8007542:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007546:	f106 36ff 	addle.w	r6, r6, #4294967295
 800754a:	1b92      	subs	r2, r2, r6
 800754c:	6122      	str	r2, [r4, #16]
 800754e:	464b      	mov	r3, r9
 8007550:	4621      	mov	r1, r4
 8007552:	4640      	mov	r0, r8
 8007554:	f8cd a000 	str.w	sl, [sp]
 8007558:	aa03      	add	r2, sp, #12
 800755a:	f7ff fee3 	bl	8007324 <_printf_common>
 800755e:	3001      	adds	r0, #1
 8007560:	d14a      	bne.n	80075f8 <_printf_i+0x1f0>
 8007562:	f04f 30ff 	mov.w	r0, #4294967295
 8007566:	b004      	add	sp, #16
 8007568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	f043 0320 	orr.w	r3, r3, #32
 8007572:	6023      	str	r3, [r4, #0]
 8007574:	2778      	movs	r7, #120	@ 0x78
 8007576:	4832      	ldr	r0, [pc, #200]	@ (8007640 <_printf_i+0x238>)
 8007578:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	6831      	ldr	r1, [r6, #0]
 8007580:	061f      	lsls	r7, r3, #24
 8007582:	f851 5b04 	ldr.w	r5, [r1], #4
 8007586:	d402      	bmi.n	800758e <_printf_i+0x186>
 8007588:	065f      	lsls	r7, r3, #25
 800758a:	bf48      	it	mi
 800758c:	b2ad      	uxthmi	r5, r5
 800758e:	6031      	str	r1, [r6, #0]
 8007590:	07d9      	lsls	r1, r3, #31
 8007592:	bf44      	itt	mi
 8007594:	f043 0320 	orrmi.w	r3, r3, #32
 8007598:	6023      	strmi	r3, [r4, #0]
 800759a:	b11d      	cbz	r5, 80075a4 <_printf_i+0x19c>
 800759c:	2310      	movs	r3, #16
 800759e:	e7ad      	b.n	80074fc <_printf_i+0xf4>
 80075a0:	4826      	ldr	r0, [pc, #152]	@ (800763c <_printf_i+0x234>)
 80075a2:	e7e9      	b.n	8007578 <_printf_i+0x170>
 80075a4:	6823      	ldr	r3, [r4, #0]
 80075a6:	f023 0320 	bic.w	r3, r3, #32
 80075aa:	6023      	str	r3, [r4, #0]
 80075ac:	e7f6      	b.n	800759c <_printf_i+0x194>
 80075ae:	4616      	mov	r6, r2
 80075b0:	e7bd      	b.n	800752e <_printf_i+0x126>
 80075b2:	6833      	ldr	r3, [r6, #0]
 80075b4:	6825      	ldr	r5, [r4, #0]
 80075b6:	1d18      	adds	r0, r3, #4
 80075b8:	6961      	ldr	r1, [r4, #20]
 80075ba:	6030      	str	r0, [r6, #0]
 80075bc:	062e      	lsls	r6, r5, #24
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	d501      	bpl.n	80075c6 <_printf_i+0x1be>
 80075c2:	6019      	str	r1, [r3, #0]
 80075c4:	e002      	b.n	80075cc <_printf_i+0x1c4>
 80075c6:	0668      	lsls	r0, r5, #25
 80075c8:	d5fb      	bpl.n	80075c2 <_printf_i+0x1ba>
 80075ca:	8019      	strh	r1, [r3, #0]
 80075cc:	2300      	movs	r3, #0
 80075ce:	4616      	mov	r6, r2
 80075d0:	6123      	str	r3, [r4, #16]
 80075d2:	e7bc      	b.n	800754e <_printf_i+0x146>
 80075d4:	6833      	ldr	r3, [r6, #0]
 80075d6:	2100      	movs	r1, #0
 80075d8:	1d1a      	adds	r2, r3, #4
 80075da:	6032      	str	r2, [r6, #0]
 80075dc:	681e      	ldr	r6, [r3, #0]
 80075de:	6862      	ldr	r2, [r4, #4]
 80075e0:	4630      	mov	r0, r6
 80075e2:	f000 f96b 	bl	80078bc <memchr>
 80075e6:	b108      	cbz	r0, 80075ec <_printf_i+0x1e4>
 80075e8:	1b80      	subs	r0, r0, r6
 80075ea:	6060      	str	r0, [r4, #4]
 80075ec:	6863      	ldr	r3, [r4, #4]
 80075ee:	6123      	str	r3, [r4, #16]
 80075f0:	2300      	movs	r3, #0
 80075f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075f6:	e7aa      	b.n	800754e <_printf_i+0x146>
 80075f8:	4632      	mov	r2, r6
 80075fa:	4649      	mov	r1, r9
 80075fc:	4640      	mov	r0, r8
 80075fe:	6923      	ldr	r3, [r4, #16]
 8007600:	47d0      	blx	sl
 8007602:	3001      	adds	r0, #1
 8007604:	d0ad      	beq.n	8007562 <_printf_i+0x15a>
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	079b      	lsls	r3, r3, #30
 800760a:	d413      	bmi.n	8007634 <_printf_i+0x22c>
 800760c:	68e0      	ldr	r0, [r4, #12]
 800760e:	9b03      	ldr	r3, [sp, #12]
 8007610:	4298      	cmp	r0, r3
 8007612:	bfb8      	it	lt
 8007614:	4618      	movlt	r0, r3
 8007616:	e7a6      	b.n	8007566 <_printf_i+0x15e>
 8007618:	2301      	movs	r3, #1
 800761a:	4632      	mov	r2, r6
 800761c:	4649      	mov	r1, r9
 800761e:	4640      	mov	r0, r8
 8007620:	47d0      	blx	sl
 8007622:	3001      	adds	r0, #1
 8007624:	d09d      	beq.n	8007562 <_printf_i+0x15a>
 8007626:	3501      	adds	r5, #1
 8007628:	68e3      	ldr	r3, [r4, #12]
 800762a:	9903      	ldr	r1, [sp, #12]
 800762c:	1a5b      	subs	r3, r3, r1
 800762e:	42ab      	cmp	r3, r5
 8007630:	dcf2      	bgt.n	8007618 <_printf_i+0x210>
 8007632:	e7eb      	b.n	800760c <_printf_i+0x204>
 8007634:	2500      	movs	r5, #0
 8007636:	f104 0619 	add.w	r6, r4, #25
 800763a:	e7f5      	b.n	8007628 <_printf_i+0x220>
 800763c:	080079f3 	.word	0x080079f3
 8007640:	08007a04 	.word	0x08007a04

08007644 <__sflush_r>:
 8007644:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764a:	0716      	lsls	r6, r2, #28
 800764c:	4605      	mov	r5, r0
 800764e:	460c      	mov	r4, r1
 8007650:	d454      	bmi.n	80076fc <__sflush_r+0xb8>
 8007652:	684b      	ldr	r3, [r1, #4]
 8007654:	2b00      	cmp	r3, #0
 8007656:	dc02      	bgt.n	800765e <__sflush_r+0x1a>
 8007658:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800765a:	2b00      	cmp	r3, #0
 800765c:	dd48      	ble.n	80076f0 <__sflush_r+0xac>
 800765e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007660:	2e00      	cmp	r6, #0
 8007662:	d045      	beq.n	80076f0 <__sflush_r+0xac>
 8007664:	2300      	movs	r3, #0
 8007666:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800766a:	682f      	ldr	r7, [r5, #0]
 800766c:	6a21      	ldr	r1, [r4, #32]
 800766e:	602b      	str	r3, [r5, #0]
 8007670:	d030      	beq.n	80076d4 <__sflush_r+0x90>
 8007672:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007674:	89a3      	ldrh	r3, [r4, #12]
 8007676:	0759      	lsls	r1, r3, #29
 8007678:	d505      	bpl.n	8007686 <__sflush_r+0x42>
 800767a:	6863      	ldr	r3, [r4, #4]
 800767c:	1ad2      	subs	r2, r2, r3
 800767e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007680:	b10b      	cbz	r3, 8007686 <__sflush_r+0x42>
 8007682:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007684:	1ad2      	subs	r2, r2, r3
 8007686:	2300      	movs	r3, #0
 8007688:	4628      	mov	r0, r5
 800768a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800768c:	6a21      	ldr	r1, [r4, #32]
 800768e:	47b0      	blx	r6
 8007690:	1c43      	adds	r3, r0, #1
 8007692:	89a3      	ldrh	r3, [r4, #12]
 8007694:	d106      	bne.n	80076a4 <__sflush_r+0x60>
 8007696:	6829      	ldr	r1, [r5, #0]
 8007698:	291d      	cmp	r1, #29
 800769a:	d82b      	bhi.n	80076f4 <__sflush_r+0xb0>
 800769c:	4a28      	ldr	r2, [pc, #160]	@ (8007740 <__sflush_r+0xfc>)
 800769e:	40ca      	lsrs	r2, r1
 80076a0:	07d6      	lsls	r6, r2, #31
 80076a2:	d527      	bpl.n	80076f4 <__sflush_r+0xb0>
 80076a4:	2200      	movs	r2, #0
 80076a6:	6062      	str	r2, [r4, #4]
 80076a8:	6922      	ldr	r2, [r4, #16]
 80076aa:	04d9      	lsls	r1, r3, #19
 80076ac:	6022      	str	r2, [r4, #0]
 80076ae:	d504      	bpl.n	80076ba <__sflush_r+0x76>
 80076b0:	1c42      	adds	r2, r0, #1
 80076b2:	d101      	bne.n	80076b8 <__sflush_r+0x74>
 80076b4:	682b      	ldr	r3, [r5, #0]
 80076b6:	b903      	cbnz	r3, 80076ba <__sflush_r+0x76>
 80076b8:	6560      	str	r0, [r4, #84]	@ 0x54
 80076ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076bc:	602f      	str	r7, [r5, #0]
 80076be:	b1b9      	cbz	r1, 80076f0 <__sflush_r+0xac>
 80076c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076c4:	4299      	cmp	r1, r3
 80076c6:	d002      	beq.n	80076ce <__sflush_r+0x8a>
 80076c8:	4628      	mov	r0, r5
 80076ca:	f7ff fbf5 	bl	8006eb8 <_free_r>
 80076ce:	2300      	movs	r3, #0
 80076d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80076d2:	e00d      	b.n	80076f0 <__sflush_r+0xac>
 80076d4:	2301      	movs	r3, #1
 80076d6:	4628      	mov	r0, r5
 80076d8:	47b0      	blx	r6
 80076da:	4602      	mov	r2, r0
 80076dc:	1c50      	adds	r0, r2, #1
 80076de:	d1c9      	bne.n	8007674 <__sflush_r+0x30>
 80076e0:	682b      	ldr	r3, [r5, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d0c6      	beq.n	8007674 <__sflush_r+0x30>
 80076e6:	2b1d      	cmp	r3, #29
 80076e8:	d001      	beq.n	80076ee <__sflush_r+0xaa>
 80076ea:	2b16      	cmp	r3, #22
 80076ec:	d11d      	bne.n	800772a <__sflush_r+0xe6>
 80076ee:	602f      	str	r7, [r5, #0]
 80076f0:	2000      	movs	r0, #0
 80076f2:	e021      	b.n	8007738 <__sflush_r+0xf4>
 80076f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076f8:	b21b      	sxth	r3, r3
 80076fa:	e01a      	b.n	8007732 <__sflush_r+0xee>
 80076fc:	690f      	ldr	r7, [r1, #16]
 80076fe:	2f00      	cmp	r7, #0
 8007700:	d0f6      	beq.n	80076f0 <__sflush_r+0xac>
 8007702:	0793      	lsls	r3, r2, #30
 8007704:	bf18      	it	ne
 8007706:	2300      	movne	r3, #0
 8007708:	680e      	ldr	r6, [r1, #0]
 800770a:	bf08      	it	eq
 800770c:	694b      	ldreq	r3, [r1, #20]
 800770e:	1bf6      	subs	r6, r6, r7
 8007710:	600f      	str	r7, [r1, #0]
 8007712:	608b      	str	r3, [r1, #8]
 8007714:	2e00      	cmp	r6, #0
 8007716:	ddeb      	ble.n	80076f0 <__sflush_r+0xac>
 8007718:	4633      	mov	r3, r6
 800771a:	463a      	mov	r2, r7
 800771c:	4628      	mov	r0, r5
 800771e:	6a21      	ldr	r1, [r4, #32]
 8007720:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007724:	47e0      	blx	ip
 8007726:	2800      	cmp	r0, #0
 8007728:	dc07      	bgt.n	800773a <__sflush_r+0xf6>
 800772a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800772e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007732:	f04f 30ff 	mov.w	r0, #4294967295
 8007736:	81a3      	strh	r3, [r4, #12]
 8007738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800773a:	4407      	add	r7, r0
 800773c:	1a36      	subs	r6, r6, r0
 800773e:	e7e9      	b.n	8007714 <__sflush_r+0xd0>
 8007740:	20400001 	.word	0x20400001

08007744 <_fflush_r>:
 8007744:	b538      	push	{r3, r4, r5, lr}
 8007746:	690b      	ldr	r3, [r1, #16]
 8007748:	4605      	mov	r5, r0
 800774a:	460c      	mov	r4, r1
 800774c:	b913      	cbnz	r3, 8007754 <_fflush_r+0x10>
 800774e:	2500      	movs	r5, #0
 8007750:	4628      	mov	r0, r5
 8007752:	bd38      	pop	{r3, r4, r5, pc}
 8007754:	b118      	cbz	r0, 800775e <_fflush_r+0x1a>
 8007756:	6a03      	ldr	r3, [r0, #32]
 8007758:	b90b      	cbnz	r3, 800775e <_fflush_r+0x1a>
 800775a:	f7ff f9b3 	bl	8006ac4 <__sinit>
 800775e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d0f3      	beq.n	800774e <_fflush_r+0xa>
 8007766:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007768:	07d0      	lsls	r0, r2, #31
 800776a:	d404      	bmi.n	8007776 <_fflush_r+0x32>
 800776c:	0599      	lsls	r1, r3, #22
 800776e:	d402      	bmi.n	8007776 <_fflush_r+0x32>
 8007770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007772:	f7ff fb9e 	bl	8006eb2 <__retarget_lock_acquire_recursive>
 8007776:	4628      	mov	r0, r5
 8007778:	4621      	mov	r1, r4
 800777a:	f7ff ff63 	bl	8007644 <__sflush_r>
 800777e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007780:	4605      	mov	r5, r0
 8007782:	07da      	lsls	r2, r3, #31
 8007784:	d4e4      	bmi.n	8007750 <_fflush_r+0xc>
 8007786:	89a3      	ldrh	r3, [r4, #12]
 8007788:	059b      	lsls	r3, r3, #22
 800778a:	d4e1      	bmi.n	8007750 <_fflush_r+0xc>
 800778c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800778e:	f7ff fb91 	bl	8006eb4 <__retarget_lock_release_recursive>
 8007792:	e7dd      	b.n	8007750 <_fflush_r+0xc>

08007794 <__swhatbuf_r>:
 8007794:	b570      	push	{r4, r5, r6, lr}
 8007796:	460c      	mov	r4, r1
 8007798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800779c:	4615      	mov	r5, r2
 800779e:	2900      	cmp	r1, #0
 80077a0:	461e      	mov	r6, r3
 80077a2:	b096      	sub	sp, #88	@ 0x58
 80077a4:	da0c      	bge.n	80077c0 <__swhatbuf_r+0x2c>
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	2100      	movs	r1, #0
 80077aa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80077ae:	bf14      	ite	ne
 80077b0:	2340      	movne	r3, #64	@ 0x40
 80077b2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80077b6:	2000      	movs	r0, #0
 80077b8:	6031      	str	r1, [r6, #0]
 80077ba:	602b      	str	r3, [r5, #0]
 80077bc:	b016      	add	sp, #88	@ 0x58
 80077be:	bd70      	pop	{r4, r5, r6, pc}
 80077c0:	466a      	mov	r2, sp
 80077c2:	f000 f849 	bl	8007858 <_fstat_r>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	dbed      	blt.n	80077a6 <__swhatbuf_r+0x12>
 80077ca:	9901      	ldr	r1, [sp, #4]
 80077cc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80077d0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80077d4:	4259      	negs	r1, r3
 80077d6:	4159      	adcs	r1, r3
 80077d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077dc:	e7eb      	b.n	80077b6 <__swhatbuf_r+0x22>

080077de <__smakebuf_r>:
 80077de:	898b      	ldrh	r3, [r1, #12]
 80077e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077e2:	079d      	lsls	r5, r3, #30
 80077e4:	4606      	mov	r6, r0
 80077e6:	460c      	mov	r4, r1
 80077e8:	d507      	bpl.n	80077fa <__smakebuf_r+0x1c>
 80077ea:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80077ee:	6023      	str	r3, [r4, #0]
 80077f0:	6123      	str	r3, [r4, #16]
 80077f2:	2301      	movs	r3, #1
 80077f4:	6163      	str	r3, [r4, #20]
 80077f6:	b003      	add	sp, #12
 80077f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077fa:	466a      	mov	r2, sp
 80077fc:	ab01      	add	r3, sp, #4
 80077fe:	f7ff ffc9 	bl	8007794 <__swhatbuf_r>
 8007802:	9f00      	ldr	r7, [sp, #0]
 8007804:	4605      	mov	r5, r0
 8007806:	4639      	mov	r1, r7
 8007808:	4630      	mov	r0, r6
 800780a:	f7ff fbbf 	bl	8006f8c <_malloc_r>
 800780e:	b948      	cbnz	r0, 8007824 <__smakebuf_r+0x46>
 8007810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007814:	059a      	lsls	r2, r3, #22
 8007816:	d4ee      	bmi.n	80077f6 <__smakebuf_r+0x18>
 8007818:	f023 0303 	bic.w	r3, r3, #3
 800781c:	f043 0302 	orr.w	r3, r3, #2
 8007820:	81a3      	strh	r3, [r4, #12]
 8007822:	e7e2      	b.n	80077ea <__smakebuf_r+0xc>
 8007824:	89a3      	ldrh	r3, [r4, #12]
 8007826:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800782a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800782e:	81a3      	strh	r3, [r4, #12]
 8007830:	9b01      	ldr	r3, [sp, #4]
 8007832:	6020      	str	r0, [r4, #0]
 8007834:	b15b      	cbz	r3, 800784e <__smakebuf_r+0x70>
 8007836:	4630      	mov	r0, r6
 8007838:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800783c:	f000 f81e 	bl	800787c <_isatty_r>
 8007840:	b128      	cbz	r0, 800784e <__smakebuf_r+0x70>
 8007842:	89a3      	ldrh	r3, [r4, #12]
 8007844:	f023 0303 	bic.w	r3, r3, #3
 8007848:	f043 0301 	orr.w	r3, r3, #1
 800784c:	81a3      	strh	r3, [r4, #12]
 800784e:	89a3      	ldrh	r3, [r4, #12]
 8007850:	431d      	orrs	r5, r3
 8007852:	81a5      	strh	r5, [r4, #12]
 8007854:	e7cf      	b.n	80077f6 <__smakebuf_r+0x18>
	...

08007858 <_fstat_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	2300      	movs	r3, #0
 800785c:	4d06      	ldr	r5, [pc, #24]	@ (8007878 <_fstat_r+0x20>)
 800785e:	4604      	mov	r4, r0
 8007860:	4608      	mov	r0, r1
 8007862:	4611      	mov	r1, r2
 8007864:	602b      	str	r3, [r5, #0]
 8007866:	f7fb fb1d 	bl	8002ea4 <_fstat>
 800786a:	1c43      	adds	r3, r0, #1
 800786c:	d102      	bne.n	8007874 <_fstat_r+0x1c>
 800786e:	682b      	ldr	r3, [r5, #0]
 8007870:	b103      	cbz	r3, 8007874 <_fstat_r+0x1c>
 8007872:	6023      	str	r3, [r4, #0]
 8007874:	bd38      	pop	{r3, r4, r5, pc}
 8007876:	bf00      	nop
 8007878:	200003ac 	.word	0x200003ac

0800787c <_isatty_r>:
 800787c:	b538      	push	{r3, r4, r5, lr}
 800787e:	2300      	movs	r3, #0
 8007880:	4d05      	ldr	r5, [pc, #20]	@ (8007898 <_isatty_r+0x1c>)
 8007882:	4604      	mov	r4, r0
 8007884:	4608      	mov	r0, r1
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	f7fb fb1b 	bl	8002ec2 <_isatty>
 800788c:	1c43      	adds	r3, r0, #1
 800788e:	d102      	bne.n	8007896 <_isatty_r+0x1a>
 8007890:	682b      	ldr	r3, [r5, #0]
 8007892:	b103      	cbz	r3, 8007896 <_isatty_r+0x1a>
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	bd38      	pop	{r3, r4, r5, pc}
 8007898:	200003ac 	.word	0x200003ac

0800789c <_sbrk_r>:
 800789c:	b538      	push	{r3, r4, r5, lr}
 800789e:	2300      	movs	r3, #0
 80078a0:	4d05      	ldr	r5, [pc, #20]	@ (80078b8 <_sbrk_r+0x1c>)
 80078a2:	4604      	mov	r4, r0
 80078a4:	4608      	mov	r0, r1
 80078a6:	602b      	str	r3, [r5, #0]
 80078a8:	f7fb fb22 	bl	8002ef0 <_sbrk>
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d102      	bne.n	80078b6 <_sbrk_r+0x1a>
 80078b0:	682b      	ldr	r3, [r5, #0]
 80078b2:	b103      	cbz	r3, 80078b6 <_sbrk_r+0x1a>
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	bd38      	pop	{r3, r4, r5, pc}
 80078b8:	200003ac 	.word	0x200003ac

080078bc <memchr>:
 80078bc:	4603      	mov	r3, r0
 80078be:	b510      	push	{r4, lr}
 80078c0:	b2c9      	uxtb	r1, r1
 80078c2:	4402      	add	r2, r0
 80078c4:	4293      	cmp	r3, r2
 80078c6:	4618      	mov	r0, r3
 80078c8:	d101      	bne.n	80078ce <memchr+0x12>
 80078ca:	2000      	movs	r0, #0
 80078cc:	e003      	b.n	80078d6 <memchr+0x1a>
 80078ce:	7804      	ldrb	r4, [r0, #0]
 80078d0:	3301      	adds	r3, #1
 80078d2:	428c      	cmp	r4, r1
 80078d4:	d1f6      	bne.n	80078c4 <memchr+0x8>
 80078d6:	bd10      	pop	{r4, pc}

080078d8 <_init>:
 80078d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078da:	bf00      	nop
 80078dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078de:	bc08      	pop	{r3}
 80078e0:	469e      	mov	lr, r3
 80078e2:	4770      	bx	lr

080078e4 <_fini>:
 80078e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e6:	bf00      	nop
 80078e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ea:	bc08      	pop	{r3}
 80078ec:	469e      	mov	lr, r3
 80078ee:	4770      	bx	lr
