
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dalila' on host 'k40pontenova.k40.pontenova' (Linux_x86_64 version 4.4.0-116-generic) on Mon Apr 27 13:05:00 -03 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/dalila/HLStools/vivado/ready/Paeth'
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> oe[14C[2Kvivado_hls> oep[15C[2Kvivado_hls> oepn[16C[2Kvivado_hls> oep[15C[2Kvivado_hls> oe[14C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopal_wrapper 
opalc++ 
opalcc 
open 
openssl 
openssl.exe 
openvt 
opl2ofm 
opldecode 
opt 
opt-3.8 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/dalila/HLStools/vivado/ready/Paeth/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/dalila/HLStools/vivado/ready/Paeth/proj/sol'.
/home/dalila/HLStools/vivado/ready/Paeth/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_p[17C[2Kvivado_hls> set_par[19C[2Kvivado_hls> set_part[20C[2Kvivado_hls> set_part [21C[2Kvivado_hls> set_part {[22C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i[41C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[42C
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files p[23C[2Kvivado_hls> add_files pa[24C[2Kvivado_hls> add_files paeth.[28C[2Kvivado_hls> add_files paeth.c[29C[2Kvivado_hls> add_files paeth.cpp[31C
INFO: [HLS 200-10] Adding design file 'paeth.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files paeth.cpp[31C[2Kvivado_hls> add_files paeth.cp[30C[2Kvivado_hls> add_files paeth.c[29C[2Kvivado_hls> add_files paeth.[28C[2Kvivado_hls> add_files paeth.h[29C
INFO: [HLS 200-10] Adding design file 'paeth.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files -[23C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -tb[25C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb t[27C[2Kvivado_hls> add_files -tb te[28C[2Kvivado_hls> add_files -tb tes[29C[2Kvivado_hls> add_files -tb testes.cpp[36C
INFO: [HLS 200-10] Adding test bench file 'testes.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> csynth_desig[24C[2Kvivado_hls> csynth_desi[23C[2Kvivado_hls> csynth_des[22C[2Kvivado_hls> csynth_de[21C[2Kvivado_hls> csynth_d[20C[2Kvivado_hls> csynth_[19C[2Kvivado_hls> csynth[18C[2Kvivado_hls> csynt[17C[2Kvivado_hls> csyn[16C[2Kvivado_hls> csy[15C[2Kvivado_hls> cs[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top p[21C[2Kvivado_hls> set_top pa[22C[2Kvivado_hls> set_top pae[23C[2Kvivado_hls> set_top paet[24C[2Kvivado_hls> set_top paeth[25C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'paeth.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:02:16 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41988 ; free virtual = 125966
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:02:16 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41988 ; free virtual = 125966
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41984 ; free virtual = 125962
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:02:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41984 ; free virtual = 125962
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:02:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41971 ; free virtual = 125948
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:02:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41971 ; free virtual = 125948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'paeth' ...
WARNING: [SYN 201-107] Renaming port name 'paeth/out' to 'paeth/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paeth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.79 seconds; current allocated memory: 97.514 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 97.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paeth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'paeth/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paeth/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paeth/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paeth/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paeth' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paeth'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 98.343 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:02:18 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41968 ; free virtual = 125947
INFO: [VHDL 208-304] Generating VHDL RTL for paeth.
INFO: [VLOG 209-307] Generating Verilog RTL for paeth.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling paeth.cpp_pre.cpp.tb.cpp
   Compiling apatb_paeth.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_paeth_top glbl -prj paeth.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s paeth 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/paeth.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_paeth_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/paeth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paeth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.paeth
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_paeth_top
Compiling module work.glbl
Built simulation snapshot paeth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/xsim.dir/paeth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 13:07:27 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/paeth/xsim_script.tcl
# xsim {paeth} -autoloadwcfg -tclbatch {paeth.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source paeth.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "202165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 202205 ns : File "/home/dalila/HLStools/vivado/ready/Paeth/proj/sol/sim/verilog/paeth.autotb.v" Line 410
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 13:07:35 2020...
INFO: [COSIM 212-316] Starting C post checking ...
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 159.13 seconds; peak allocated memory: 98.343 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 27 13:07:39 2020...
