## Hi there ğŸ‘‹

<!--<h1 align="center">Iâ€™m <strong>Sindhiya</strong></h1>

<p align="center">
Aspiring <strong>VLSI / RTL Design Engineer</strong><br>
Turning digital logic into working silicon ğŸ§©âš¡
</p>

---

### ğŸ”§ Technical Skills

- **HDLs:** Verilog, basics of SystemVerilog  
- **Design:** ALU, FSM, Counters, Digital Logic Design  
- **Tools:** Vivado, ModelSim, EDA Playground  
- **Concepts:** Combinational & Sequential Circuits, FIFO, HDL Coding Styles  
- **Programming:** C Language basics  
- **OS & Tools:** Linux commands, Git & GitHub  

---

### ğŸš€ Current Projects

- 32-bit ALU Design in Verilog  
- RTL design mini-blocks for learning and portfolio enhancement  

---

### ğŸ“Š GitHub Stats  
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sindhiya&show_icons=true&theme=tokyonight" height="170" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Sindhiya&layout=compact&theme=tokyonight" height="170" />
</p>

---

### ğŸ¯ Career Goal  
To contribute to **Digital Design / VLSI** domain as a Trainee RTL Engineer and grow into a skilled chip designer.

---

### ğŸ“« Contact  
ğŸ“ India  
ğŸ“§ Add your email here  

---

<p align="center">
Letâ€™s build hardware that speaks logic! ğŸ˜„  
</p>

**sindhiyasampath68-ux/sindhiyasampath68-ux** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
