Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/34-openroad-cts/viterbi_decoder.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 20
[INFO] Setting input delay to: 20
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 105 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |   0.039 |   0.000 | _1342_/D
    final |       0 |     111 |            0 |   0.101 |   0.000 | _1342_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 111 hold buffers.
Placement Analysis
---------------------------------
total displacement        716.9 u
average displacement        0.5 u
max displacement           12.0 u
original HPWL           15398.6 u
legalized HPWL          16467.3 u
delta HPWL                    7 %

[INFO DPL-0020] Mirrored 393 instances
[INFO DPL-0021] HPWL before           16467.3 u
[INFO DPL-0022] HPWL after            15881.5 u
[INFO DPL-0023] HPWL delta               -3.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               110     412.90
  Tap cell                                313     391.63
  Clock buffer                             18     259.00
  Timing Repair Buffer                    176    1465.16
  Inverter                                165     619.34
  Clock inverter                           14     138.88
  Sequential cell                         166    4162.74
  Multi-Input combinational cell          430    3589.69
  Total                                  1392   11039.34
Writing OpenROAD database to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.odb'…
Writing netlist to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.nl.v'…
Writing powered netlist to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.pnl.v'…
Writing layout to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.def'…
Writing timing constraints to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.sdc'…
