.equ RCC_BASE, 0x40021000
.equ R32_RCC_CTLR,  0x00
.equ RCC_HSION, (1 << 0)
.equ RCC_HSIRDY, (1 << 1)
.equ RCC_PLLON, (1 << 24)
.equ RCC_PLLRDY, (1 << 25)
.equ R32_RCC_CFGR0, 0x04
.equ RCC_SW_MASK, (0x3 << 0)
.equ RCC_SW_HSI, (0x0 << 0)
.equ RCC_SW_PLL, (0x2 << 0)
.equ RCC_SWS_MASK, (0x3 << 2)
.equ RCC_SWS_HSI, (0x0 << 2)
.equ RCC_SWS_PLL, (0x2 << 2)
.equ RCC_HPRE_MASK, (0xF << 4)
.equ RCC_HPRE_DIV1, (0x0 << 4)
.equ RCC_PPRE1_MASK, (0x7 << 8)
.equ RCC_PPRE1_DIV1, (0x0 << 8)
.equ RCC_PPRE2_MASK, (0x7 << 11)
.equ RCC_PPRE2_DIV1, (0x0 << 11)
.equ RCC_PLLSRC_MASK, (0x1 << 16)
.equ RCC_PLLSRC_HSI, (0x0 << 16)
.equ RCC_PLLSRC_HSE, (0x1 << 16)
.equ RCC_PLLMUL_MASK, (0xF << 18)
.equ RCC_PLLMUL_M12, (0b1010 << 18)
.equ RCC_USBPRE_MASK, (0x3 << 22)
.equ RCC_USBPRE_DIV2, (0x1 << 22)
.equ R32_RCC_INTR, 0x08
.equ R32_RCC_APB2PRSTR, 0x0C
.equ RCC_IOPA, (1 << 2)
.equ RCC_USART1, (1 << 14)
.equ R32_RCC_APB1PRSTR, 0x10
.equ R32_RCC_AHBPCENR, 0x14
.equ R32_RCC_APB2PCENR, 0x18
.equ R32_RCC_APB1PCENR, 0x1C
.equ R32_RCC_RSTSCKR, 0x24
.equ R32_RCC_CFGR2, 0x2C
.equ RCC_USBFSSRC_MASK, (0x1 << 31)
.equ RCC_USBFSSRC_PLL, (0x0 << 31)
.equ RCC_USBFSSRC_PHY, (0x1 << 31)

.equ EXTEN_BASE, 0x40023800
.equ R32_EXTEN_CTR, 0x00
.equ EXTEN_HSIPRE_MASK, (1 << 4)
.equ EXTEN_HSIPRE_DIV1, (1 << 4)
.equ EXTEN_HSIPRE_DIV2, (0 << 4)

.equ GPIOA_BASE, 0x40010800
.equ R32_GPIO_CFGLR, 0x00
.equ GPIO_MODE_MASK, 0xF
.equ GPIO_MODE_FLOATIN, 0x4
.equ GPIO_MODE_MUPPOUT_50M, 0xB
.equ R32_GPIO_CFGHR, 0x04

.equ UART1_BASE, 0x40013800
.equ R32_UART_STATR, 0x00
.equ UART_TC, (1 << 6)
.equ UART_RXNE, (1 << 5)
.equ R32_UART_DATAR, 0x04
.equ R32_UART_BRR,   0x08
.equ R32_UART_CTLR1, 0x0C
.equ UART_RE, (1 << 2)
.equ UART_TE, (1 << 3)
.equ UART_UE, (1 << 13)
.equ R32_UART_CTLR2, 0x10
.equ R32_UART_CTLR3, 0x14
.equ UART_RTSE, (1 << 8)
.equ R32_UART_GPR,   0x18
.equ R32_UART_CTLR4, 0x1C

.equ IWDG_BASE, 0x40003000
.equ R16_IWDG_CTLR, 0x00
.equ R16_IWDG_PSCR, 0x04
.equ R16_IWDG_RLDR, 0x08
.equ R16_IWDG_STATR, 0x0C

.equ PFIC_BASE, 0xE000E000
.equ R32_PFIC_IENR1, 0x100
.equ R32_PFIC_IENR2, 0x104
.equ R32_PFIC_IENR3, 0x108
.equ R32_PFIC_IRER1, 0x180
.equ R32_PFIC_IRER2, 0x184
.equ R32_PFIC_IRER3, 0x188
.equ R32_PFIC_IRER4, 0x18C

.equ SYSTICK_BASE, 0xE000F000
.equ R32_STK_CTLR, 0x00
.equ STK_STE, (1 << 0)
.equ STK_STIE, (1 << 1)
.equ STK_STCLK_DIV1, (1 << 2)
.equ STK_STCLK_DIV8, (0 << 2)
.equ STK_STCLK_MASK, (1 << 2)
.equ STK_STRE, (1 << 3)
.equ R32_STK_SR,   0x04
.equ R32_STK_CNTL, 0x08
.equ R32_STK_CNTH, 0x0C
.equ R32_STK_CMPLR, 0x10
.equ R32_STK_CMPHR, 0x14

.equ IRQN_NMI, 0x2
.equ IRQN_HARDFAULT, 0x3
.equ IRQN_ECALL_M, 0x5
.equ IRQN_BREAK_POINT, 0x9
.equ IRQN_SYSTICK, 0xC
.equ IRQN_SW, 0xE
