#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 16 20:12:09 2023
# Process ID: 13196
# Current directory: C:/Users/liyon/Desktop/TOP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12888 C:\Users\liyon\Desktop\TOP\TOP.xpr
# Log file: C:/Users/liyon/Desktop/TOP/vivado.log
# Journal file: C:/Users/liyon/Desktop/TOP\vivado.jou
# Running On: DESKTOP-L6ICV7M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16520 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/liyon/Desktop/TOP/TOP.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liyon/Desktop/TOP/TOP.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::basys3:1.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1142.418 ; gain = 342.227
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_12bits_tb_behav xil_defaultlib.Multiplier_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_12bits_tb_behav xil_defaultlib.Multiplier_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 12 elements; formal 'input_a' expects 44 [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd:54]
ERROR: [VRFC 10-8944] expression has 14 elements; formal 'output' expects 44 [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_12bits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_12bits_tb_behav xil_defaultlib.Multiplier_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_12bits_tb_behav xil_defaultlib.Multiplier_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 56 elements; expected 24 [C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_12bits.vhd:91]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_12bits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_12bits_tb_behav xil_defaultlib.Multiplier_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_12bits_tb_behav xil_defaultlib.Multiplier_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_24bits [adder_unsigned_24bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_12bits [multiplier_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_12bits_tb
Built simulation snapshot Multiplier_12bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_12bits_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_12bits_tb} -tclbatch {Multiplier_12bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Multiplier_12bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_12bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.199 ; gain = 71.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd w ]
add_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_12bits_inv.vhd w ]
add_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_12bits_inv.vhd
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd w ]
add_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd
export_ip_user_files -of_objects  [get_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_12bits_inv.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_12bits_inv.vhd
file delete -force C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_12bits_inv.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Twos_Complement_Inv_12bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Twos_Complement_Inv_12bits_tb.vhd
set_property top Twos_Complement_Inv_12bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Twos_Complement_Inv_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Twos_Complement_Inv_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Twos_Complement_Inv_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Twos_Complement_Inv_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_12bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_Inv_12bits_tb_behav xil_defaultlib.Twos_Complement_Inv_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_Inv_12bits_tb_behav xil_defaultlib.Twos_Complement_Inv_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <27> is out of range [11:0] of array <input> [C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit twos_complement_inv_12bits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Twos_Complement_Inv_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Twos_Complement_Inv_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Twos_Complement_Inv_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_12bits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_Inv_12bits_tb_behav xil_defaultlib.Twos_Complement_Inv_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_Inv_12bits_tb_behav xil_defaultlib.Twos_Complement_Inv_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_12bits [twos_complement_inv_12bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.twos_complement_inv_12bits_tb
Built simulation snapshot Twos_Complement_Inv_12bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Twos_Complement_Inv_12bits_tb_behav -key {Behavioral:sim_1:Functional:Twos_Complement_Inv_12bits_tb} -tclbatch {Twos_Complement_Inv_12bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Twos_Complement_Inv_12bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Twos_Complement_Inv_12bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd
set_property top Multiplier_Signed_12bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Two_Complement_13bits.vhd w ]
add_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Two_Complement_13bits.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd
set_property top Two_Complement_13bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Twos_Complement_28bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Twos_Complement_28bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Twos_Complement_28bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Twos_Complement_28bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Twos_Complement_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Two_Complement_13bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Two_Complement_13bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Two_Complement_13bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_28bits_tb_behav xil_defaultlib.Twos_Complement_28bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Twos_Complement_28bits_tb_behav xil_defaultlib.Twos_Complement_28bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_28bits [twos_complement_28bits_default]
Compiling architecture behavioral of entity xil_defaultlib.twos_complement_28bits_tb
Built simulation snapshot Twos_Complement_28bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Twos_Complement_28bits_tb_behav -key {Behavioral:sim_1:Functional:Twos_Complement_28bits_tb} -tclbatch {Twos_Complement_28bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Twos_Complement_28bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Twos_Complement_28bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Two_Complement_13bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Two_Complement_13bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Two_Complement_13bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Two_Complement_13bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Two_Complement_13bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Two_Complement_13bits_tb_behav xil_defaultlib.Two_Complement_13bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Two_Complement_13bits_tb_behav xil_defaultlib.Two_Complement_13bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'twos_complement_13bits' remains a black box since it has no binding entity [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.two_complement_13bits_tb
Built simulation snapshot Two_Complement_13bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Two_Complement_13bits_tb_behav -key {Behavioral:sim_1:Functional:Two_Complement_13bits_tb} -tclbatch {Two_Complement_13bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Two_Complement_13bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Two_Complement_13bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_13bits.vhd w ]
add_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_13bits.vhd
export_ip_user_files -of_objects  [get_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Two_Complement_13bits.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Two_Complement_13bits.vhd
file delete -force C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Two_Complement_13bits.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Two_Complement_13bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Two_Complement_13bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Two_Complement_13bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Twos_Complement_13bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_13bits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Two_Complement_13bits_tb_behav xil_defaultlib.Two_Complement_13bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Two_Complement_13bits_tb_behav xil_defaultlib.Two_Complement_13bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_13bits [twos_complement_13bits_default]
Compiling architecture behavioral of entity xil_defaultlib.two_complement_13bits_tb
Built simulation snapshot Two_Complement_13bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Two_Complement_13bits_tb_behav -key {Behavioral:sim_1:Functional:Two_Complement_13bits_tb} -tclbatch {Two_Complement_13bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Two_Complement_13bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Two_Complement_13bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Multiplier_Signed_12bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_Signed_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_Signed_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_Signed_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_Signed_12bits_tb_behav xil_defaultlib.Multiplier_Signed_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_Signed_12bits_tb_behav xil_defaultlib.Multiplier_Signed_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_12bits [twos_complement_inv_12bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_24bits [adder_unsigned_24bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_12bits [multiplier_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_13bits [twos_complement_13bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_Signed_12bits [multiplier_signed_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_signed_12bits_tb
Built simulation snapshot Multiplier_Signed_12bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multiplier_Signed_12bits_tb_behav -key {Behavioral:sim_1:Functional:Multiplier_Signed_12bits_tb} -tclbatch {Multiplier_Signed_12bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Multiplier_Signed_12bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multiplier_Signed_12bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_Signed_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Multiplier_Signed_12bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_Signed_12bits_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_Signed_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_Signed_12bits_tb_behav xil_defaultlib.Multiplier_Signed_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_Signed_12bits_tb_behav xil_defaultlib.Multiplier_Signed_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1261.766 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_Signed_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Multiplier_Signed_12bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_Signed_12bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Multiplier_Signed_12bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_Signed_12bits_tb_behav xil_defaultlib.Multiplier_Signed_12bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multiplier_Signed_12bits_tb_behav xil_defaultlib.Multiplier_Signed_12bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_Inv_12bits [twos_complement_inv_12bits_defau...]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_24bits [adder_unsigned_24bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_12bits [multiplier_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_Complement_13bits [twos_complement_13bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_Signed_12bits [multiplier_signed_12bits_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_signed_12bits_tb
Built simulation snapshot Multiplier_Signed_12bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1265.230 ; gain = 0.094
save_wave_config {C:/Users/liyon/Desktop/TOP/Multiplier_Signed_12bits_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Adder_Signed_20bits.vhd w ]
add_files C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Adder_Signed_20bits.vhd
