{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 21:16:18 2017 " "Info: Processing started: Wed May 24 21:16:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkf " "Info: Detected ripple clock \"clkf\" as buffer" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 75 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:u6\|Keyboard:u0\|fok " "Info: Detected ripple clock \"controller:u6\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:u6\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clkv " "Info: Detected ripple clock \"vga640480:u1\|clkv\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clkv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 memory green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|ram_block1a18 register vga640480:u1\|g1\[1\] 111.31 MHz 8.984 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 111.31 MHz between source memory \"green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|ram_block1a18\" and destination register \"vga640480:u1\|g1\[1\]\" (period= 8.984 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.684 ns + Longest memory register " "Info: + Longest memory to register delay is 8.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|ram_block1a18 1 MEM M4K_X84_Y27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X84_Y27; Fanout = 1; MEM Node = 'green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|ram_block1a18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_gr71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_gr71.tdf" 384 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(0.206 ns) 3.462 ns green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|_~144 2 COMB LCCOMB_X38_Y24_N18 1 " "Info: 2: + IC(3.147 ns) + CELL(0.206 ns) = 3.462 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 1; COMB Node = 'green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|_~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~144 } "NODE_NAME" } } { "db/altsyncram_qk71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_qk71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.029 ns green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|_~145 3 COMB LCCOMB_X38_Y24_N12 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 4.029 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 1; COMB Node = 'green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|_~145'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~144 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~145 } "NODE_NAME" } } { "db/altsyncram_qk71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_qk71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 4.595 ns green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|result_node\[0\]~2 4 COMB LCCOMB_X38_Y24_N0 1 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 4.595 ns; Loc. = LCCOMB_X38_Y24_N0; Fanout = 1; COMB Node = 'green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|result_node\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~145 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~2 } "NODE_NAME" } } { "db/mux_4kb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_4kb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 5.160 ns green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|result_node\[0\]~9 5 COMB LCCOMB_X38_Y24_N6 2 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 5.160 ns; Loc. = LCCOMB_X38_Y24_N6; Fanout = 2; COMB Node = 'green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|mux_4kb:mux2\|result_node\[0\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~2 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~9 } "NODE_NAME" } } { "db/mux_4kb.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/mux_4kb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.210 ns) + CELL(0.206 ns) 8.576 ns vga640480:u1\|g1\[1\]~8 6 COMB LCCOMB_X80_Y29_N0 1 " "Info: 6: + IC(3.210 ns) + CELL(0.206 ns) = 8.576 ns; Loc. = LCCOMB_X80_Y29_N0; Fanout = 1; COMB Node = 'vga640480:u1\|g1\[1\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~9 vga640480:u1|g1[1]~8 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.684 ns vga640480:u1\|g1\[1\] 7 REG LCFF_X80_Y29_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 8.684 ns; Loc. = LCFF_X80_Y29_N1; Fanout = 1; REG Node = 'vga640480:u1\|g1\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|g1[1]~8 vga640480:u1|g1[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 14.36 % ) " "Info: Total cell delay = 1.247 ns ( 14.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.437 ns ( 85.64 % ) " "Info: Total interconnect delay = 7.437 ns ( 85.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.684 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~144 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~145 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~2 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~9 vga640480:u1|g1[1]~8 vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.684 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~144 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~145 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~2 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~9 {} vga640480:u1|g1[1]~8 {} vga640480:u1|g1[1] {} } { 0.000ns 3.147ns 0.361ns 0.360ns 0.359ns 3.210ns 0.000ns } { 0.109ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns - Smallest " "Info: - Smallest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.837 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 11.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.970 ns) 5.845 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y32_N19 2 " "Info: 2: + IC(3.775 ns) + CELL(0.970 ns) = 5.845 ns; Loc. = LCFF_X77_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.202 ns vga640480:u1\|clk 3 REG LCFF_X77_Y32_N9 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 7.202 ns; Loc. = LCFF_X77_Y32_N9; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.000 ns) 9.736 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G7 778 " "Info: 4: + IC(2.534 ns) + CELL(0.000 ns) = 9.736 ns; Loc. = CLKCTRL_G7; Fanout = 778; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 11.837 ns vga640480:u1\|g1\[1\] 5 REG LCFF_X80_Y29_N1 1 " "Info: 5: + IC(1.435 ns) + CELL(0.666 ns) = 11.837 ns; Loc. = LCFF_X80_Y29_N1; Fanout = 1; REG Node = 'vga640480:u1\|g1\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 31.31 % ) " "Info: Total cell delay = 3.706 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.131 ns ( 68.69 % ) " "Info: Total interconnect delay = 8.131 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.917 ns - Longest memory " "Info: - Longest clock path from clock \"clk_0\" to source memory is 11.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.970 ns) 5.845 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y32_N19 2 " "Info: 2: + IC(3.775 ns) + CELL(0.970 ns) = 5.845 ns; Loc. = LCFF_X77_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.202 ns vga640480:u1\|clk 3 REG LCFF_X77_Y32_N9 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 7.202 ns; Loc. = LCFF_X77_Y32_N9; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.000 ns) 9.736 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G7 778 " "Info: 4: + IC(2.534 ns) + CELL(0.000 ns) = 9.736 ns; Loc. = CLKCTRL_G7; Fanout = 778; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.815 ns) 11.917 ns green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|ram_block1a18 5 MEM M4K_X84_Y27 1 " "Info: 5: + IC(1.366 ns) + CELL(0.815 ns) = 11.917 ns; Loc. = M4K_X84_Y27; Fanout = 1; MEM Node = 'green:u3\|altsyncram:altsyncram_component\|altsyncram_gr71:auto_generated\|ram_block1a18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { vga640480:u1|clk~clkctrl green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_gr71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_gr71.tdf" 384 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 32.35 % ) " "Info: Total cell delay = 3.855 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.062 ns ( 67.65 % ) " "Info: Total interconnect delay = 8.062 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.366ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.366ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_gr71.tdf" "" { Text "//Mac/Home/Desktop/HamsterBall/db/altsyncram_gr71.tdf" 384 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.684 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~144 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~145 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~2 green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~9 vga640480:u1|g1[1]~8 vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.684 ns" { green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~144 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|_~145 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~2 {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|mux_4kb:mux2|result_node[0]~9 {} vga640480:u1|g1[1]~8 {} vga640480:u1|g1[1] {} } { 0.000ns 3.147ns 0.361ns 0.360ns 0.359ns 3.210ns 0.000ns } { 0.109ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|g1[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|g1[1] {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} green:u3|altsyncram:altsyncram_component|altsyncram_gr71:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.366ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count\[13\] clkf clk_0 12 ps " "Info: Found hold time violation between source  pin or register \"count\[13\]\" and destination pin or register \"clkf\" for clock \"clk_0\" (Hold time is 12 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.215 ns + Largest " "Info: + Largest clock skew is 2.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 5.541 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 5.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.666 ns) 5.541 ns clkf 2 REG LCFF_X77_Y32_N25 3 " "Info: 2: + IC(3.775 ns) + CELL(0.666 ns) = 5.541 ns; Loc. = LCFF_X77_Y32_N25; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { clk_0 clkf } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 31.87 % ) " "Info: Total cell delay = 1.766 ns ( 31.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 68.13 % ) " "Info: Total interconnect delay = 3.775 ns ( 68.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { clk_0 clkf } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { clk_0 {} clk_0~combout {} clkf {} } { 0.000ns 0.000ns 3.775ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 3.326 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 14 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.666 ns) 3.326 ns count\[13\] 3 REG LCFF_X76_Y32_N31 2 " "Info: 3: + IC(1.425 ns) + CELL(0.666 ns) = 3.326 ns; Loc. = LCFF_X76_Y32_N31; Fanout = 2; REG Node = 'count\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { clk_0~clkctrl count[13] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.10 % ) " "Info: Total cell delay = 1.766 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 46.90 % ) " "Info: Total interconnect delay = 1.560 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { clk_0 clk_0~clkctrl count[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.135ns 1.425ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { clk_0 clkf } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { clk_0 {} clk_0~combout {} clkf {} } { 0.000ns 0.000ns 3.775ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { clk_0 clk_0~clkctrl count[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.135ns 1.425ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.205 ns - Shortest register register " "Info: - Shortest register to register delay is 2.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[13\] 1 REG LCFF_X76_Y32_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y32_N31; Fanout = 2; REG Node = 'count\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[13] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.370 ns) 1.042 ns Equal0~3 2 COMB LCCOMB_X77_Y32_N6 9 " "Info: 2: + IC(0.672 ns) + CELL(0.370 ns) = 1.042 ns; Loc. = LCCOMB_X77_Y32_N6; Fanout = 9; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { count[13] Equal0~3 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 2.097 ns clkf~0 3 COMB LCCOMB_X77_Y32_N24 1 " "Info: 3: + IC(0.404 ns) + CELL(0.651 ns) = 2.097 ns; Loc. = LCCOMB_X77_Y32_N24; Fanout = 1; COMB Node = 'clkf~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { Equal0~3 clkf~0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.205 ns clkf 4 REG LCFF_X77_Y32_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.205 ns; Loc. = LCFF_X77_Y32_N25; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clkf~0 clkf } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 51.20 % ) " "Info: Total cell delay = 1.129 ns ( 51.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 48.80 % ) " "Info: Total interconnect delay = 1.076 ns ( 48.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count[13] Equal0~3 clkf~0 clkf } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.205 ns" { count[13] {} Equal0~3 {} clkf~0 {} clkf {} } { 0.000ns 0.672ns 0.404ns 0.000ns } { 0.000ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { clk_0 clkf } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { clk_0 {} clk_0~combout {} clkf {} } { 0.000ns 0.000ns 3.775ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { clk_0 clk_0~clkctrl count[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} count[13] {} } { 0.000ns 0.000ns 0.135ns 1.425ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { count[13] Equal0~3 clkf~0 clkf } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.205 ns" { count[13] {} Equal0~3 {} clkf~0 {} clkf {} } { 0.000ns 0.672ns 0.404ns 0.000ns } { 0.000ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|clkv reset clk_0 4.232 ns register " "Info: tsu for register \"vga640480:u1\|clkv\" (data pin = \"reset\", clock pin = \"clk_0\") is 4.232 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.832 ns + Longest pin register " "Info: + Longest pin to register delay is 12.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 95 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 95; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.061 ns) + CELL(0.370 ns) 11.375 ns vga640480:u1\|clkv~5 2 COMB LCCOMB_X79_Y32_N2 1 " "Info: 2: + IC(10.061 ns) + CELL(0.370 ns) = 11.375 ns; Loc. = LCCOMB_X79_Y32_N2; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.431 ns" { reset vga640480:u1|clkv~5 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.651 ns) 12.724 ns vga640480:u1\|clkv~6 3 COMB LCCOMB_X78_Y32_N18 1 " "Info: 3: + IC(0.698 ns) + CELL(0.651 ns) = 12.724 ns; Loc. = LCCOMB_X78_Y32_N18; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { vga640480:u1|clkv~5 vga640480:u1|clkv~6 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.832 ns vga640480:u1\|clkv 4 REG LCFF_X78_Y32_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 12.832 ns; Loc. = LCFF_X78_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|clkv~6 vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 16.15 % ) " "Info: Total cell delay = 2.073 ns ( 16.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.759 ns ( 83.85 % ) " "Info: Total interconnect delay = 10.759 ns ( 83.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.832 ns" { reset vga640480:u1|clkv~5 vga640480:u1|clkv~6 vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.832 ns" { reset {} reset~combout {} vga640480:u1|clkv~5 {} vga640480:u1|clkv~6 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 10.061ns 0.698ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 8.560 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 8.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.970 ns) 5.845 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y32_N19 2 " "Info: 2: + IC(3.775 ns) + CELL(0.970 ns) = 5.845 ns; Loc. = LCFF_X77_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.202 ns vga640480:u1\|clk 3 REG LCFF_X77_Y32_N9 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 7.202 ns; Loc. = LCFF_X77_Y32_N9; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.666 ns) 8.560 ns vga640480:u1\|clkv 4 REG LCFF_X78_Y32_N19 2 " "Info: 4: + IC(0.692 ns) + CELL(0.666 ns) = 8.560 ns; Loc. = LCFF_X78_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 43.29 % ) " "Info: Total cell delay = 3.706 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.854 ns ( 56.71 % ) " "Info: Total interconnect delay = 4.854 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.560 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.560 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 3.775ns 0.387ns 0.692ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.832 ns" { reset vga640480:u1|clkv~5 vga640480:u1|clkv~6 vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.832 ns" { reset {} reset~combout {} vga640480:u1|clkv~5 {} vga640480:u1|clkv~6 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 10.061ns 0.698ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.651ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.560 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.560 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 3.775ns 0.387ns 0.692ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 g\[2\] vga640480:u1\|vector_x\[4\] 30.745 ns register " "Info: tco from clock \"clk_0\" to destination pin \"g\[2\]\" through register \"vga640480:u1\|vector_x\[4\]\" is 30.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.834 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 11.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.970 ns) 5.845 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y32_N19 2 " "Info: 2: + IC(3.775 ns) + CELL(0.970 ns) = 5.845 ns; Loc. = LCFF_X77_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.202 ns vga640480:u1\|clk 3 REG LCFF_X77_Y32_N9 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 7.202 ns; Loc. = LCFF_X77_Y32_N9; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.000 ns) 9.736 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G7 778 " "Info: 4: + IC(2.534 ns) + CELL(0.000 ns) = 9.736 ns; Loc. = CLKCTRL_G7; Fanout = 778; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.666 ns) 11.834 ns vga640480:u1\|vector_x\[4\] 5 REG LCFF_X78_Y29_N9 9 " "Info: 5: + IC(1.432 ns) + CELL(0.666 ns) = 11.834 ns; Loc. = LCFF_X78_Y29_N9; Fanout = 9; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 31.32 % ) " "Info: Total cell delay = 3.706 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.128 ns ( 68.68 % ) " "Info: Total interconnect delay = 8.128 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.834 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.834 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.432ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.607 ns + Longest register pin " "Info: + Longest register to pin delay is 18.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[4\] 1 REG LCFF_X78_Y29_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y29_N9; Fanout = 9; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.202 ns) 1.717 ns vga640480:u1\|LessThan17~0 2 COMB LCCOMB_X79_Y32_N18 1 " "Info: 2: + IC(1.515 ns) + CELL(0.202 ns) = 1.717 ns; Loc. = LCCOMB_X79_Y32_N18; Fanout = 1; COMB Node = 'vga640480:u1\|LessThan17~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan17~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.615 ns) 2.701 ns vga640480:u1\|LessThan17~1 3 COMB LCCOMB_X79_Y32_N4 3 " "Info: 3: + IC(0.369 ns) + CELL(0.615 ns) = 2.701 ns; Loc. = LCCOMB_X79_Y32_N4; Fanout = 3; COMB Node = 'vga640480:u1\|LessThan17~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { vga640480:u1|LessThan17~0 vga640480:u1|LessThan17~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.615 ns) 3.995 ns vga640480:u1\|clkv~7 4 COMB LCCOMB_X79_Y32_N28 1 " "Info: 4: + IC(0.679 ns) + CELL(0.615 ns) = 3.995 ns; Loc. = LCCOMB_X79_Y32_N28; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { vga640480:u1|LessThan17~1 vga640480:u1|clkv~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.589 ns) 4.944 ns vga640480:u1\|process_12~2 5 COMB LCCOMB_X79_Y32_N8 5 " "Info: 5: + IC(0.360 ns) + CELL(0.589 ns) = 4.944 ns; Loc. = LCCOMB_X79_Y32_N8; Fanout = 5; COMB Node = 'vga640480:u1\|process_12~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { vga640480:u1|clkv~7 vga640480:u1|process_12~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.505 ns) 6.952 ns vga640480:u1\|g\[2\]~4 6 COMB LCCOMB_X76_Y29_N20 1 " "Info: 6: + IC(1.503 ns) + CELL(0.505 ns) = 6.952 ns; Loc. = LCCOMB_X76_Y29_N20; Fanout = 1; COMB Node = 'vga640480:u1\|g\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { vga640480:u1|process_12~2 vga640480:u1|g[2]~4 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.619 ns) + CELL(3.036 ns) 18.607 ns g\[2\] 7 PIN PIN_T3 0 " "Info: 7: + IC(8.619 ns) + CELL(3.036 ns) = 18.607 ns; Loc. = PIN_T3; Fanout = 0; PIN Node = 'g\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.655 ns" { vga640480:u1|g[2]~4 g[2] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.562 ns ( 29.89 % ) " "Info: Total cell delay = 5.562 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.045 ns ( 70.11 % ) " "Info: Total interconnect delay = 13.045 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.607 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan17~0 vga640480:u1|LessThan17~1 vga640480:u1|clkv~7 vga640480:u1|process_12~2 vga640480:u1|g[2]~4 g[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.607 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan17~0 {} vga640480:u1|LessThan17~1 {} vga640480:u1|clkv~7 {} vga640480:u1|process_12~2 {} vga640480:u1|g[2]~4 {} g[2] {} } { 0.000ns 1.515ns 0.369ns 0.679ns 0.360ns 1.503ns 8.619ns } { 0.000ns 0.202ns 0.615ns 0.615ns 0.589ns 0.505ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.834 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.834 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 3.775ns 0.387ns 2.534ns 1.432ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.607 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan17~0 vga640480:u1|LessThan17~1 vga640480:u1|clkv~7 vga640480:u1|process_12~2 vga640480:u1|g[2]~4 g[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.607 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan17~0 {} vga640480:u1|LessThan17~1 {} vga640480:u1|clkv~7 {} vga640480:u1|process_12~2 {} vga640480:u1|g[2]~4 {} g[2] {} } { 0.000ns 1.515ns 0.369ns 0.679ns 0.360ns 1.503ns 8.619ns } { 0.000ns 0.202ns 0.615ns 0.615ns 0.589ns 0.505ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:u6\|mX reset clk_0 1.959 ns register " "Info: th for register \"controller:u6\|mX\" (data pin = \"reset\", clock pin = \"clk_0\") is 1.959 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 13.469 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 13.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.970 ns) 5.845 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y32_N19 2 " "Info: 2: + IC(3.775 ns) + CELL(0.970 ns) = 5.845 ns; Loc. = LCFF_X77_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.202 ns vga640480:u1\|clk 3 REG LCFF_X77_Y32_N9 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 7.202 ns; Loc. = LCFF_X77_Y32_N9; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.970 ns) 8.864 ns vga640480:u1\|clkv 4 REG LCFF_X78_Y32_N19 2 " "Info: 4: + IC(0.692 ns) + CELL(0.970 ns) = 8.864 ns; Loc. = LCFF_X78_Y32_N19; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.519 ns) + CELL(0.000 ns) 11.383 ns vga640480:u1\|clkv~clkctrl 5 COMB CLKCTRL_G6 18 " "Info: 5: + IC(2.519 ns) + CELL(0.000 ns) = 11.383 ns; Loc. = CLKCTRL_G6; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.666 ns) 13.469 ns controller:u6\|mX 6 REG LCFF_X77_Y31_N5 10 " "Info: 6: + IC(1.420 ns) + CELL(0.666 ns) = 13.469 ns; Loc. = LCFF_X77_Y31_N5; Fanout = 10; REG Node = 'controller:u6\|mX'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { vga640480:u1|clkv~clkctrl controller:u6|mX } "NODE_NAME" } } { "top.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 34.72 % ) " "Info: Total cell delay = 4.676 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.793 ns ( 65.28 % ) " "Info: Total interconnect delay = 8.793 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.469 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|mX } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.469 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|mX {} } { 0.000ns 0.000ns 3.775ns 0.387ns 0.692ns 2.519ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "top.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/top.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.816 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 95 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 95; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.017 ns) + CELL(0.855 ns) 11.816 ns controller:u6\|mX 2 REG LCFF_X77_Y31_N5 10 " "Info: 2: + IC(10.017 ns) + CELL(0.855 ns) = 11.816 ns; Loc. = LCFF_X77_Y31_N5; Fanout = 10; REG Node = 'controller:u6\|mX'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { reset controller:u6|mX } "NODE_NAME" } } { "top.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 15.23 % ) " "Info: Total cell delay = 1.799 ns ( 15.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.017 ns ( 84.77 % ) " "Info: Total interconnect delay = 10.017 ns ( 84.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.816 ns" { reset controller:u6|mX } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.816 ns" { reset {} reset~combout {} controller:u6|mX {} } { 0.000ns 0.000ns 10.017ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.469 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|mX } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.469 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|mX {} } { 0.000ns 0.000ns 3.775ns 0.387ns 0.692ns 2.519ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.816 ns" { reset controller:u6|mX } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.816 ns" { reset {} reset~combout {} controller:u6|mX {} } { 0.000ns 0.000ns 10.017ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 21:16:18 2017 " "Info: Processing ended: Wed May 24 21:16:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
