# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.circuito_exp3_tb -voptargs=+acc
# vsim work.circuito_exp3_tb -voptargs="+acc" 
# Start time: 18:58:13 on Jan 28,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuito_exp3_tb(tb)#1
# Loading work.circuito_exp3(estrutural)#1
# Loading ieee.numeric_std(body)
# Loading work.fluxo_dados(estrutural)#1
# Loading work.contador_163(comportamental)#1
# Loading work.comparador_85(dataflow)#1
# Loading work.ram_16x4(ram_modelsim)#1
# Loading work.registrador_n(comportamental)#1
# Loading work.unidade_controle(fsm)#1
# Loading work.hexa7seg(comportamental)#1
# ** Warning: (vsim-8683) Uninitialized out port /circuito_exp3_tb/dut/db_estado(6 downto 0) has no driver.
# This port will contribute value (7'hXX) to the signal network.
add wave -position insertpoint  \
sim:/circuito_exp3_tb/clock_in \
sim:/circuito_exp3_tb/reset_in \
sim:/circuito_exp3_tb/iniciar_in \
sim:/circuito_exp3_tb/chaves_in \
sim:/circuito_exp3_tb/pronto_out \
sim:/circuito_exp3_tb/db_igual_out
add wave -position insertpoint  \
sim:/circuito_exp3_tb/dut/db_chaveshex \
sim:/circuito_exp3_tb/dut/db_contagemhex \
sim:/circuito_exp3_tb/dut/db_memoriahex \
sim:/circuito_exp3_tb/dut/db_estadohex
run -all
# ** Note: Inicio da simulacao
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp3_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp3_tb/dut/fluxo_dadosFD/memoria
# ** Note: Fim da simulacao
#    Time: 1180 ns  Iteration: 0  Instance: /circuito_exp3_tb
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/rafael/Documents/laboratorio-digital-1/EXP_3/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/rafael/Documents/laboratorio-digital-1/EXP_3/wave.do
# ** Note: (vish-4074) File /home/rafael/Documents/laboratorio-digital-1/EXP_3/vsim.wlf is still open, viewing file in live viewing mode.
# End time: 19:28:30 on Jan 28,2023, Elapsed time: 0:30:17
# Errors: 0, Warnings: 2
