# Pattern-Detector-using-FSM
Designed and implemented a Mealy Finite State Machine (FSM) in Verilog for detecting the "101" binary pattern in continuous input streams.
