*$
* TPS25740B
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS25740B
* Date: 18MAY2017
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS25740BEVM-741
* EVM Users Guide: SLVUB28â€“March 2017
* Datasheet: SLVSDR6 -FEBRUARY 2017
* Topologies Supported: NA
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Sink attachment and detachment feature.
*      b. Slow OVP and fast OVP feature. 
*      c. OCP feature.
* 2. The following feature have not been modeled
*      a. Temperature effects.
*      b. Thermal behavior.
*      
*
*****************************************************************************
.SUBCKT TPS25740B_TRANS AGND CC1 CC2 CTL1 CTL2 CTL3 DSCG DVDD GD_N GDNG GDNS
+  GND HIPWR ISNS NC_0 NC_1 PAD PCTRL PSEL UFP_N VAUX VBUS VDD VPWR VTX PARAMS: BUS_VOLTAGE=5   
R_R11         UFP_DELAYED POWER_ENABLE  273k  
X_U15         POWER_ENABLE N17098201 N17097344 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_S1    N16998983 0 CTL1 0 TPS25740B_TRANS_S1 
R_R9         NC_0 0  1k  
E_ABM4         N17022842 0 VALUE { IF(V(FAULT_RE)<0.5,1,0)    }
D_U12_D2         U12_N16745257 U12_N16745229 D_D1 
D_U12_D3         U12_N16745241 U12_N16745257 D_D1 
D_U12_D4         U12_N16745241 DVDD_SUP D_D1 
I_U12_I1         U12_N16745229 U12_N16745241 DC 35m  
E_U12_ABM4         U12_N16745257 0 VALUE { IF(V(IN1OK)>0.5 &
+  V(AUXOK)>0.5,1.85,0)    }
X_U12_U29         U12_N16736552 ENOK AUXOK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U12_ABM3         VAUX 0 VALUE { IF(V(IN1OK)>0.5,3.3,0)    }
E_U12_ABM5         VTX 0 VALUE { IF(V(IN1OK)>0.5 & V(AUXOK)>0.5,1.125,0)    }
V_U12_V17         U12_N16736650 0 100m
V_U12_V10         U12_N16736624 0 2.75
X_U12_U51         VAUX U12_N16736624 U12_N16736650 U12_N16736552
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U12_D1         DVDD_SUP U12_N16745229 D_D1 
C_C1         POWER_ENABLE 0  1u  TC=0,0 
X_S2    N16999155 0 CTL2 0 TPS25740B_TRANS_S2 
D_D1         POWER_ENABLE UFP_DELAYED D_D1 
R_R10         NC_1 0  1k  
I_I2         PSEL 0 DC 1u  
R_R13         GDNS 0  100G  
V_U2_V3         U2_N7655156 0 4
E_U2_E5         U2_N8270099 0 TABLE { V(U2_BUS_VOLTAGE, 0) } 
+ ( (5,3.65) (9,6.95) (12,9.45) (15,11.95) (20,16.1) )
X_U2_U654         U2_N8482497 U2_N8482533 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V6         U2_N7776025 0 200
D_U2_D13         U2_OVP_CAP U2_N7800712 D_D1 
E_U2_E4         U2_N8271145 0 TABLE { V(U2_BUS_VOLTAGE, 0) } 
+ ( (5,5.65) (9,10.2) (12,13.4) (15,16.5) (20,22) )
X_U2_U18         U2_N8042936 U2_RESET_OVP_OCP FLT_SINK_DETACH N8031517
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U863         U2_N8112915 U2_N8113107 U2_N8192698 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_C3         U2_UVP_THRES U2_N8322775  1u  TC=0,0 
X_U2_U864         U2_N8199915 U2_CTL_HIGH_SL_SHTDWN CTL_HIGHZ OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U852         ENOK IN1OK U2_N8820217 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V4         U2_N76550983 0 0.2
X_U2_U839         U2_N8819595 UFPEN U2_N8258154 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U2_ABM20         U2_N8476513 0 VALUE { IF(V(U2_HARD_RESET)<0.5,1,0)    }
X_U2_U861         U2_OVP_DIS U2_GDNG_DIS_OCP FAULT_DWN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U849         U2_N7892179 U2_N7897138 U2_N7897104 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V7         U2_N7779069 0 61.7
X_U2_U843         U2_N8549207 U2_N8551411 U2_N8521989 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_ABM21         U2_N8637434 0 VALUE { IF(V(POWER_ENABLE)>100m,1,0)    }
C_U2_C4         0 GDNG  53.41p IC=0 
E_U2_ABM14         U2_SLW_SHTDWN_GATE_DWN 0 VALUE { IF(V(CTL_HIGHZ)<0.5 &
+  V(VBUS)<5.65,1,0)    }
E_U2_ABM19         U2_N8549207 0 VALUE { IF(V(UFPEN)<0.1,1,0)    }
X_U2_U829         U2_PWR_OK U2_N7716350 U2_N8476055 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U859         VBUS U2_OVP_THRES U2_SLOW_SHTDWN_INDICATOR COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM12         U2_OVP_THRES 0 VALUE { IF(V(VBUS)>5.1 &
+  V(U2_N8271145)>5,V(U2_N8271145),5.5)    }
X_U2_U851         U2_N8482503 U2_N8482533 U2_N8407903 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R13         U2_N8322775 0  5k  
D_U2_D11         0 GDNG D_D1 
C_U2_C2         U2_OVP_THRES U2_N8320138  1u  TC=0,0 
V_U2_V8         U2_N7800712 0 200
X_U2_U872         U2_N8348476 U2_N8346586 U2_N8354371 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U2_V16         U2_N8021123 0 3
X_U2_U651         GDNG 0 U2_N8596635 0 VCCS_CLIP_PS PARAMS: GM=-1m IOMAX=0
+  IOMIN=-100u
X_U2_U854         U2_OVP_OCP_CAP U2_N8021123 U2_N8005425 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V15         U2_N8113107 0 65
R_U2_R11         U2_RST_SLW U2_CTL_HIGH_SL_SHTDWN  50k  
E_U2_ABM3         U2_N7732633 0 VALUE { IF(V(UFP)<0.5,1,0)    }
E_U2_ABM17         U2_N8348476 0 VALUE { IF(V(U2_N8320138)>1 |
+  V(U2_N8320138)<-1,1,0)    }
X_U2_U831         CURRENT_SENSED ILIM U2_N7868962 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_ABM8         U2_DELAY600M_START 0 VALUE { IF(V(U2_N7923943)>0.5 &
+  V(U2_PWR_OK)<0.5,1,0)    }
X_U2_U871         U2_N8260937 U2_OCP_EN BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5m
X_U2_U847         U2_N7768645 U2_N7768444 U2_N8260937 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U2_D10         GDNG U2_N7988753 D_D1 
X_U2_U867         U2_GDNG_DIS_OCP U2_OVP_DIS U2_N8193105 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U848         U2_OVP_CAP U2_N7800832 U2_RESET_OVP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U834         VBUS U2_N8761477 U2_N7940110 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U855         U2_N8041236 U2_N8042328 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5m
E_U2_ABM11         U2_N8482503 0 VALUE { IF(V(UFP)<0.5,1,0)    }
C_U2_C1         U2_CTL_HIGH_SL_SHTDWN 0  1u  TC=0,0 
E_U2_ABM4         U2_N7768444 0 VALUE { IF(V(GDNG)>5,1,0)    }
C_U2_C8         0 U2_N7892179  1n IC=0 
X_U2_U868         U2_N8258154 U2_OVP_EN BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5m
X_U2_U877         GDNG_OK U2_GDNG_OK_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_D1         U2_RST_SLW U2_CTL_HIGH_SL_SHTDWN D_D1 
X_U2_U875         U2_N8549207 U2_N8550031 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_ABM18         U2_N8346586 0 VALUE { IF(V(U2_N8322775)>1 |
+  V(U2_N8322775)<-1,1,0)    }
X_U2_U862         CTL_HIGHZ U2_N8112863 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII4         U2_N8112985 U2_N8112915 VALUE {
+  IF(V(U2_N8112863)>0.5,100n,0)    }
X_U2_S5    U2_RST_SLW 0 U2_N8112915 0 GATE_DRIVE_VBUS_U2_S5 
V_U2_V9         U2_N7800832 0 61.7
X_U2_U841         U2_N8407903 U2_N8406998 U2_HARD_RESET OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U13         U2_N7690701 U2_RESET_OCP U2_GDNG_DIS_OCP U2_QB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_ABMII3         U2_N7892253 U2_N7892179 VALUE {
+  IF(V(U2_PWR_GDNG_DIS)>0.5,100n,0)    }
X_U2_U17         U2_N8005425 U2_N8521989 FAULT_RE N8006440 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_S4    U2_PWR_GDNG_DIS_BAR 0 U2_N7892179 0 GATE_DRIVE_VBUS_U2_S4 
X_U2_U873         U2_N8354371 U2_EN_BLANK INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U845         UFPEN U2_N7923943 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
E_U2_ABM9         U2_OVP_OCP_CAP 0 VALUE { V(U2_OCP_CAP)+V(U2_OVP_CAP)    }
E_U2_E3         U2_N8761477 0 TABLE { V(U2_BUS_VOLTAGE, 0) } 
+ ( (5,6.05) (9,10.55) (12,13.75) (15,16.95) (20,23.05) )
C_U2_C9         0 U2_N8112915  1n IC=0 
X_U2_S1    U2_HARD_RESET 0 GDNG 0 GATE_DRIVE_VBUS_U2_S1 
E_U2_ABM10         U2_RESET_OVP_OCP 0 VALUE { V(U2_RESET_OCP)+V(U2_RESET_OVP)  
+   }
X_U2_U835         U2_N7940110 U2_OVP_EN U2_OVP_EVENT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U2_C6         0 U2_OCP_CAP  1n IC=0 
X_U2_U857         U2_N8038020 U2_N8041236 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U858         U2_N8038020 U2_N8042328 U2_N8042936 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U860         U2_N8360891 U2_SLOW_SHTDWN_INDICATOR U2_N8137460
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U2_D12         U2_OCP_CAP U2_N7776025 D_D1 
G_U2_ABMII1         U2_N7776025 U2_OCP_CAP VALUE {
+  IF(V(U2_GDNG_DIS_OCP)>0.5,100n,0)    }
X_U2_U15         U2_DELAY600M_START U2_N7897104 U2_PWR_GDNG_DIS
+  U2_PWR_GDNG_DIS_BAR SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U19         U2_N8137460 U2_N8119631 N8117833 U2_RST_SLW
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM22         U2_BUS_VOLTAGE 0 VALUE { {BUS_VOLTAGE}    }
R_U2_R17         U2_N8820217 U2_N8819595  5  
X_U2_S3    U2_QB_OVP 0 U2_OVP_CAP 0 GATE_DRIVE_VBUS_U2_S3 
X_U2_U865         U2_N8193105 U2_N8192698 U2_N8119631 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U20         U2_N8038020 U2_N8637434 UFBB_MASK N8639306
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U840         UFPEN U2_N7768645 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=190m
X_U2_U16         UFPEN U2_N7732633 U2_N7716350 N7716692 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U2_D15         U2_N8112915 U2_N8112985 D_D1 
C_U2_C13         U2_N8819595 0  1n  TC=0,0 
X_U2_U838         U2_N7868962 U2_OCP_EN U2_N7690701 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U837         U2_SLW_SHTDWN_GATE_DWN U2_N7908972 U2_N8406998 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U846         U2_OCP_CAP U2_N7779069 U2_RESET_OCP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U2_ABMII2         U2_N7800712 U2_OVP_CAP VALUE { IF(V(U2_OVP_DIS)>0.5,100n,0)
+     }
E_U2_ABM15         U2_UVP_THRES 0 VALUE { IF(V(VBUS)>5.1 &
+  V(U2_N8270099)>5,V(U2_N8270099),3.5)    }
X_U2_U856         U2_OVP_OCP_CAP U2_N8038092 U2_N8038020 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM5         U2_N7988753 0 VALUE { V(VBUS)+12    }
X_U2_U850         U2_PWR_GDNG_DIS U2_N7908972 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1n
X_U2_U876         U2_N8550031 U2_N8551411 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50m
X_U2_U842         U2_N8476055 U2_N8476513 U2_N8597108 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U14         U2_OVP_EVENT U2_RESET_OVP U2_OVP_DIS U2_QB_OVP
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U2_D14         U2_N7892179 U2_N7892253 D_D1 
X_U2_U830         IN1OK ENOK U2_N8482497 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R12         U2_N8320138 0  5k  
X_U2_S6    FAULT_DWN 0 GDNG 0 GATE_DRIVE_VBUS_U2_S6 
X_U2_U866         U2_OVP_DIS U2_GDNG_DIS_OCP U2_N8199915 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U2_V10         U2_N7892253 0 200
X_U2_S2    U2_QB 0 U2_OCP_CAP 0 GATE_DRIVE_VBUS_U2_S2 
X_U2_U828         VBUS U2_N7655156 U2_N76550983 VCONN_EN COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V11         U2_N7897138 0 60
X_U2_U844         GDNG_OK U2_N8597108 U2_N8596635 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C7         0 U2_OVP_CAP  1n IC=0 
X_U2_U832         IN1OK ENOK U2_PWR_OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V14         U2_N8112985 0 200
V_U2_V13         U2_N8038092 0 61.2
X_U2_S7    U2_GDNG_OK_BAR 0 GDNG 0 GATE_DRIVE_VBUS_U2_S7 
X_U2_U874         U2_OVP_EN U2_EN_BLANK U2_N8360891 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_ABM9         N17055733 0 VALUE { V(N17055336)+V(N17055533)    }
E_ABM6         N17098201 0 VALUE { IF(V(20V_AVAILABILITY)>0.5,IF(
+ {BUS_VOLTAGE}>15.1,1,0),IF({BUS_VOLTAGE}>12.1,1,0))    }
I_I1         HIPWR 0 DC 1u  
X_U18         GDNG_OK N17077784 UFP_DELAYED AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM5         N17055533 0 VALUE { IF(V(UFP_N)>0.5 & V(VBUS)>0.6,1,0)    }
E_ABM2         N16976630 0 VALUE { IF({BUS_VOLTAGE}>6,1,0)    }
X_U13         N16976744 POWER_ENABLE N16998983 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U14         POWER_ENABLE N16976630 N16999155 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U656         U5_N29390 U5_GATE_VCONN_CC2 U5_N30534 NMOSIDEAL_PS PARAMS:
+  K=2.8 VTH=1
X_U5_U44         U5_N60861 U5_N16971276 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U828         VCONN_CC2_SET VCONN_EN U5_N58058 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U5_D9         U5_N17085529 CC1 D_D1 
X_U5_U45         U5_N29380 U5_N29370 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U830         VCONN_CC2_SET VCONN_EN U5_N62652 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U5_V3         0 U5_N30528 0.7Vdc
X_U5_U650         U5_GATE_VCONN_CC1 0 U5_N16977505 0 VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=312.5n IOMIN=0
X_U5_U648         U5_N16902812 0 U5_ISENSE_CC1 U5_ILIM_VCONN VCVSCLIP_PS
+  PARAMS: GAIN=1 VOMAX=20 VOMIN=0
X_U5_U652         U5_GATE_VCONN_CC2 0 U5_N29632 0 VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=312.5n IOMIN=0
D_U5_D13         U5_N30528 CC2 D_D1 
V_U5_V2         U5_N17003706 0 25
X_U5_U826         VCONN_CC1_SET VCONN_EN U5_N56413 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U825         U5_N16974048 U5_N16971276 U5_N16971293 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V4         U5_N29642 0 25
X_U5_U649         U5_N29728 0 U5_ISENSE_CC2 U5_ILIM_VCONN VCVSCLIP_PS PARAMS:
+  GAIN=1 VOMAX=20 VOMIN=0
R_U5_R8         U5_N60861 U5_N16974048  1.154k  
R_U5_R12         U5_N29380 U5_N29362  1.154k  
X_U5_U6         U5_N16973820 U5_N16974048 U5_N16971293 U5_N17013365
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U5_R7         U5_N60861 U5_N16973820  1.731k  
C_U5_C5         U5_N16974048 0  1u  
X_U5_U829         U5_N29362 U5_N29370 U5_N29384 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U5_R13         U5_N29380 U5_N29440  1.731k  
R_U5_R5         U5_N17085576 CC1  240m  
C_U5_C3         U5_N16973820 0  1u  
X_U5_U833         U5_N59453 IN1OK U5_N60861 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C8         U5_N29362 0  1u  
C_U5_C10         U5_N29440 0  1u  
X_U5_U654         U5_N17013365 U5_N16977505 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C4         0 U5_GATE_VCONN_CC1  62.5p IC=0 
R_U5_R6         U5_N30534 CC2  240m  
V_U5_V5         U5_ILIM_VCONN 0 312.5m
X_U5_U657         U5_N29472 U5_N29632 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U7         U5_N29440 U5_N29362 U5_N29384 U5_N29472 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R4         VPWR U5_N14627  240m  
D_U5_D11         0 U5_GATE_VCONN_CC1 D_D1 
C_U5_C9         0 U5_GATE_VCONN_CC2  62.5p IC=0 
X_U5_U831         U5_N56413 IN1OK U5_N55705 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U5_D14         0 U5_GATE_VCONN_CC2 D_D1 
D_U5_D10         U5_GATE_VCONN_CC1 U5_N17003706 D_D1 
X_U5_U832         U5_N58058 IN1OK U5_N58054 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U5_ABMII1         U5_GATE_VCONN_CC1 0 VALUE {
+  LIMIT((2u)*V(U5_N16902812),0,1m)    }
R_U5_R11         VPWR U5_N29376  240m  
X_U5_H1    U5_N14627 U5_N15063 U5_ISENSE_CC1 0 GATE_DRIVE_VCONN_U5_H1 
X_U5_U834         U5_N62652 IN1OK U5_N29380 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U5_ABMII2         U5_GATE_VCONN_CC2 0 VALUE { LIMIT((2u)*V(U5_N29728),0,1m)  
+   }
X_U5_U827         VCONN_CC1_SET VCONN_EN U5_N59453 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U655         U5_N15063 U5_GATE_VCONN_CC1 U5_N17085576 NMOSIDEAL_PS PARAMS:
+  K=2.8 VTH=1
X_U5_U651         U5_GATE_VCONN_CC1 0 U5_N55705 0 VCCS_CLIP_PS PARAMS: GM=-1m
+  IOMAX=0 IOMIN=-125n
X_U5_H2    U5_N29376 U5_N29390 U5_ISENSE_CC2 0 GATE_DRIVE_VCONN_U5_H2 
D_U5_D12         U5_GATE_VCONN_CC2 U5_N29642 D_D1 
X_U5_U653         U5_GATE_VCONN_CC2 0 U5_N58054 0 VCCS_CLIP_PS PARAMS: GM=-1m
+  IOMAX=0 IOMIN=-125n
V_U5_V1         0 U5_N17085529 0.7Vdc
R_R4         0 PAD  1k  
E_ABM3         N17055336 0 VALUE { IF(V(FAULT_DWN)>0.5 & V(VBUS)>0.6,1,0)    }
X_S3    N17055733 0 DSCG 0 TPS25740B_TRANS_S3 
X_U17         N17022842 CTL_HIGHZ N17038812 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U838         U4_N17475089 U4_N17475326 U4_180U_EN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U4_R5         U4_N17417497 U4_N17437756  1k  
G_U4_ABM2I1         VAUX U4_N16671859 VALUE { if(V(U4_SRC_CC1_DIS)>0.5 |
+  V(AUXOK)<0.5 ,0,if(V(U4_330U_EN)>0.5,330u,if(V(U4_180U_EN)>0.5,180u,80u)))   
+  }
X_U4_U7         U4_N16897287 CC2 U4_HYS U4_RA_CC2_DET COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM18         U4_N17475326 0 VALUE { if({BUS_VOLTAGE}>7&
+  V(FAULT_DWN)>0.9,1,0)    }
R_U4_R3         0 U4_N16671859  20MEG  
E_U4_ABM15         U4_N17472722 0 VALUE { if(V(UFPEN)>0.5 & V(IN1OK)>0.5 & 
+ {BUS_VOLTAGE}<6 & V(U4_POWER_EN)>0.5,1,0)    }
V_U4_V9         U4_HYS 0 25m
R_U4_R1         0 U4_N16857283  20MEG  
X_U4_U15         U4_RD_CC1 U4_RD_CC2 U4_N17403405 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V12         U4_N16897287 0 175m
R_U4_R6         U4_N17287182 U4_N17442177  1k  
X_U4_U9         CC2 U4_N17121186 U4_N171211743 U4_N17121198 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U28         U4_DISABLE_CC2 U4_N17287182 U4_N17463579 N17176883
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U24         U4_DISABLE_CC1 U4_N17417497 U4_N17460620 N17176312
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM14         U4_DEBUG_SEN 0 VALUE { if(V(U4_N17403405)>0.5 &
+  V(VCONN_CC1_SET)<0.5 & V(VCONN_CC2_SET)<0.5,1,0)    }
R_U4_R4         0 CC2  20MEG  
C_U4_C2         U4_N17287182 0  7u  TC=0,0 
V_U4_V16         U4_N171211743 0 100m
X_U4_U8         CC1 U4_N17118807 U4_N171187833 U4_N17199644 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U837         U4_N17472722 U4_N17472492 U4_330U_EN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D6         U4_N17287182 U4_N17442177 D_D1 
E_U4_ABM4         U4_N17121186 0 VALUE { if(V(U4_330U_EN)>0.5,2.8,1.8)    }
X_U4_U17         VCONN_EN U4_N17115142 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D1         U4_N16671859 VAUX D_D1 
R_U4_R2         0 CC1  20MEG  
D_U4_D4         U4_N16857283 CC2 D_D1 
E_U4_ABM2         U4_RD_CC1 0 VALUE { if(V(CC1)<1.7 & V(CC1)>175m &
+  V(RACC1)<0.5,1,0)    }
E_U4_ABM11         U4_N17442227 0 VALUE { IF(V(VBUS)<3.7,1,0)    }
D_U4_D5         U4_N17417497 U4_N17437756 D_D1 
X_U4_U33         U4_N17442256 U4_N17442227 U4_N17442177 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U22         UFP U4_N17284403 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM8         U4_DETACH1 0 VALUE {
+  if(V(VCONN_CC1_SET)>0.5,0,V(U4_N17199644))    }
E_U4_ABM5         U4_RD_CC2 0 VALUE { if(V(CC2)<1.7 & V(CC2)>175m &
+  V(RACC2)<0.5 ,1,0)    }
V_U4_V15         U4_N171187833 0 100m
D_U4_D3         U4_N16671859 CC1 D_D1 
X_U4_U35         UFPEN U4_N17442256 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C1         U4_N17417497 0  7u  TC=0,0 
X_U4_U36         FLT_SINK_DETACH U4_N17463579 U4_SRC_CC2_DIS OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V10         U4_N16887603 0 175m
E_U4_ABM16         U4_N17475089 0 VALUE { if(V(UFPEN)>0.5 & V(IN1OK)>0.5 & 
+ {BUS_VOLTAGE}>7 & V(U4_POWER_EN)>0.5,1,0)    }
X_U4_U23         U4_RA_CC1_DET U4_N17273999 U4_N17273482 N17274813
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U20         U4_RD_CC1 U4_DETACH2 U4_DISABLE_CC2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM7         U4_N17435065 0 VALUE { IF(V(VBUS)<3.7,1,0)    }
X_U4_U34         POWER_ENABLE U4_POWER_EN BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5m
X_U4_U27         U4_RA_CC2_DET U4_N17284403 U4_N17280743 N17279181
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U31         U4_N17435105 U4_N17435065 U4_N17437756 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U21         U4_RD_CC2 U4_DETACH1 U4_DISABLE_CC1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM17         U4_N17472492 0 VALUE { if({BUS_VOLTAGE}<6 &
+  V(FAULT_DWN)>0.9,1,0)    }
X_U4_U26         UFP U4_N17273999 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM3         U4_N17118807 0 VALUE { if(V(U4_330U_EN)>0.5,2.8,1.8)    }
X_U4_U32         UFPEN U4_N17435105 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U4_ABM2I2         VAUX U4_N16857283 VALUE { if(V(U4_SRC_CC2_DIS)>0.5 |
+  V(AUXOK)<0.5 ,0,if(V(U4_330U_EN)>0.5,330u,if(V(U4_180U_EN)>0.5,180u,80u)))   
+  }
D_U4_D2         U4_N16857283 VAUX D_D1 
E_U4_ABM12         RACC2 0 VALUE { if(V(U4_SRC_CC2_DIS)>0.5 |
+  V(VCONN_CC1_SET)>0.5 | V(AUXOK)<0.5,0,V(U4_N17280743))    }
X_U4_U30         FLT_SINK_DETACH U4_N17460620 U4_SRC_CC1_DIS OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U29         U4_RD_CC1 U4_RD_CC2 U4_N17129078 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U4_ABM13         UFP 0 VALUE { if(V(U4_N17129078)>0.5 &
+  V(U4_DEBUG_SEN)<0.5,1,0)    }
E_U4_ABM10         RACC1 0 VALUE { if(V(U4_SRC_CC1_DIS)>0.5 |
+  V(VCONN_CC2_SET)>0.5 | V(AUXOK)<0.5 ,0,V(U4_N17273482))    }
X_U4_U6         U4_N16887603 CC1 U4_HYS U4_RA_CC1_DET COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U16         RACC1 U4_N17115142 VCONN_CC1_SET N17116221
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U18         RACC2 U4_N17116773 VCONN_CC2_SET N17117860
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM9         U4_DETACH2 0 VALUE {
+  if(V(VCONN_CC2_SET)>0.5,0,V(U4_N17121198))    }
X_U4_U19         VCONN_EN U4_N17116773 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S4    N17097344 0 CTL3 0 TPS25740B_TRANS_S4 
R_R15         VDD 0  1Meg  
V_U1_V9         U1_N7637958 0 1.725
V_U1_V13         U1_N7643416 0 100m
G_U1_ABMII4         VPWR 0 VALUE { IF(V(IN1OK) > 0.5, 2u, 2u)    }
V_U1_V15         U1_N16740651 0 100m
V_U1_V10         U1_N16740621 0 4.45
X_U1_U49         VPWR U1_N7638368 U1_N7643416 U1_N7644327 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V14         U1_N7643981 0 0.15
X_U1_U50         VPWR U1_N16740621 U1_N16740651 ENOK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U48         GD_N U1_N7637958 U1_N7643981 GDNG_OK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V11         U1_N7638368 0 4.45
X_U1_U27         U1_N7644327 ENOK IN1OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R14         VBUS 0  8k  
C_U3_C6         U3_125U_UFP 0  1u  
X_U3_U51         U3_UFP_TIME_SET U3_UFP_SENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U38         UFP AUXOK U3_UFP_TIME_SET AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U3_ABMII3         U3_N17332976 U3_125U_UFP VALUE {
+  if(V(U3_UFP_SENB)>0.5,4m,0)    }
X_U3_S12    U3_N17334535 0 UFP_N 0 CURRENT_LIMIT_U3_S12 
V_U3_V7         U3_N17359009 0 50
V_U3_V4         U3_N17332976 0 1
X_U3_U843         AUXOK U3_AUXOKB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U837         U3_BUFIN_UFP U3_BUF_OUT_UFP BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U3_D5         U3_125U_UFP U3_N17332976 D_D1 
V_U3_V6         U3_N17342534 0 0.001
D_U3_D6         0 U3_125U_UFP D_D1 
C_U3_C7         U3_185M_UFP 0  1u IC=0 
G_U3_ABMII4         U3_N17332935 U3_185M_UFP VALUE {
+  if(V(U3_UFP_TIME_SET)>0.5,2.76u,0)    }
X_U3_S11    U3_UFP_SENB 0 U3_185M_UFP 0 CURRENT_LIMIT_U3_S11 
V_U3_V5         U3_N17332935 0 1
X_U3_U5         U3_N17342534 ILIM d_d PARAMS:
G_U3_ABM2I1         U3_N17359009 ILIM VALUE { V(U3_MAX_POWER)/V(VPWR)    }
E_U3_ABM34         20V_AVAILABILITY 0 VALUE {
+  IF(V(HIPWR)>1.75,1,IF(V(HIPWR)>-1m & V(HIPWR)<1m,1,IF(V(HIPWR)<-1m,0,0)))    }
E_U3_ABM115         CURRENT_SENSED 0 VALUE { (V(ISNS)-V(VBUS))/5m    }
E_U3_ABM116         U3_N17344283 0 VALUE { V(U3_5A_AVAILABILITY)    }
X_U3_S10    U3_UFP_TIME_SET 0 U3_125U_UFP 0 CURRENT_LIMIT_U3_S10 
E_U3_ABM114         U3_5A_AVAILABILITY 0 VALUE {
+  IF(V(HIPWR)>1.75,4.2,IF(V(HIPWR)>-1m &
+  V(HIPWR)<1m,6.3,IF(V(HIPWR)<-1m,6.3,4.2)))    }
D_U3_D7         U3_185M_UFP U3_N17332935 D_D1 
X_U3_U836         U3_185M_UFP U3_125U_UFP U3_BUFIN_UFP N17333200
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_R1         ILIM 0  1  
D_U3_D8         0 U3_185M_UFP D_D1 
E_U3_ABM112         U3_MAX_POWER 0 VALUE {
+  IF(V(PCTRL)>1.75,V(U3_PSEL_THR),V(U3_PSEL_THR)/2)    }
X_U3_U30         ENOK U3_BUF_OUT_UFP UFPEN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U861         UFBB_MASK UFPEN U3_N17334535 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM2         U3_PSEL_THR 0 VALUE { IF(V(PSEL)>1.75,93,IF(V(PSEL)>-1m &
+  V(PSEL)<1m,36,IF(V(PSEL)<-1m,65,45)))    }
X_U3_U6         ILIM U3_N17344283 d_d PARAMS:
E_ABM1         N16976744 0 VALUE { IF({BUS_VOLTAGE}>10,1,0)    }
V_V6         DVDD_SUP DVDD 0
X_U16         UFPEN N17038812 N17077784 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.ENDS TPS25740B_TRANS
*$
.subckt TPS25740B_TRANS_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=100e9 Ron=1m Voff=0.2 Von=0.8
.ends TPS25740B_TRANS_S1
*$
.subckt TPS25740B_TRANS_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=100e9 Ron=1m Voff=0.2 Von=0.8
.ends TPS25740B_TRANS_S2
*$
.subckt GATE_DRIVE_VBUS_U2_S5 1 2 3 4  
S_U2_S5         3 4 1 2 _U2_S5
RS_U2_S5         1 2 1G
.MODEL         _U2_S5 VSWITCH Roff=100e9 Ron=1 Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S5
*$
.subckt GATE_DRIVE_VBUS_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=100e9 Ron=1 Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S4
*$
.subckt GATE_DRIVE_VBUS_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100Meg Ron=100m Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S1
*$
.subckt GATE_DRIVE_VBUS_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=100e9 Ron=1 Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S3
*$
.subckt GATE_DRIVE_VBUS_U2_S6 1 2 3 4  
S_U2_S6         3 4 1 2 _U2_S6
RS_U2_S6         1 2 1G
.MODEL         _U2_S6 VSWITCH Roff=100Meg Ron=100 Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S6
*$
.subckt GATE_DRIVE_VBUS_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=100e9 Ron=1 Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S2
*$
.subckt GATE_DRIVE_VBUS_U2_S7 1 2 3 4  
S_U2_S7         3 4 1 2 _U2_S7
RS_U2_S7         1 2 1G
.MODEL         _U2_S7 VSWITCH Roff=100Meg Ron=100 Voff=0.2 Von=0.8
.ends GATE_DRIVE_VBUS_U2_S7
*$
.subckt GATE_DRIVE_VCONN_U5_H1 1 2 3 4  
H_U5_H1         3 4 VH_U5_H1 1
VH_U5_H1         1 2 0V
.ends GATE_DRIVE_VCONN_U5_H1
*$
.subckt GATE_DRIVE_VCONN_U5_H2 1 2 3 4  
H_U5_H2         3 4 VH_U5_H2 1
VH_U5_H2         1 2 0V
.ends GATE_DRIVE_VCONN_U5_H2
*$
.subckt TPS25740B_TRANS_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends TPS25740B_TRANS_S3
*$
.subckt TPS25740B_TRANS_S4 1 2 3 4  
S_S4         3 4 1 2 _S4
RS_S4         1 2 1G
.MODEL         _S4 VSWITCH Roff=100e9 Ron=1m Voff=0.2 Von=0.8
.ends TPS25740B_TRANS_S4
*$
.subckt CURRENT_LIMIT_U3_S12 1 2 3 4  
S_U3_S12         3 4 1 2 _U3_S12
RS_U3_S12         1 2 1G
.MODEL         _U3_S12 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends CURRENT_LIMIT_U3_S12
*$
.subckt CURRENT_LIMIT_U3_S11 1 2 3 4  
S_U3_S11         3 4 1 2 _U3_S11
RS_U3_S11         1 2 1G
.MODEL         _U3_S11 VSWITCH Roff=10e6 Ron=15m Voff=0.2V Von=0.8
.ends CURRENT_LIMIT_U3_S11
*$
.subckt CURRENT_LIMIT_U3_S10 1 2 3 4  
S_U3_S10         3 4 1 2 _U3_S10
RS_U3_S10         1 2 1G
.MODEL         _U3_S10 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends CURRENT_LIMIT_U3_S10
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.1
+ n=0.01
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 5000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT VCCS_CLIP_PS IOUT_P IOUT_N VIN_P VIN_N PARAMS: GM=1 IOMAX=1 IOMIN=-1
RCTRLP VIN_P 0 1e11
RCTRLN VIN_N 0 1e11
GOUT IOUT_P IOUT_N VALUE={LIMIT({GM}*V(VIN_P,VIN_N), {IOMIN},{IOMAX})}
ROUTP IOUT_P 0 1e11
ROUTN IOUT_N 0 1e11
.ends VCCS_CLIP_PS
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT NMOSIDEAL_PS D G S PARAMS: k=1 vth=0
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(G,S) > {vth}, 1, 0)}
GOUT D S VALUE={IF(V(D,S) >= (V(G,S)-{vth}), V(Yp)*({k}/2)*(V(G,S)-{vth})**2, V(Yp)*({k})*(V(G,S)-{vth}-V(D,S)/2)*V(D,S))}
.ENDS NMOSIDEAL_PS
*$
.SUBCKT VCVSCLIP_PS YP YN POS NEG PARAMS: gain=1 vomax=1 vomin=-1
RP POS 0 1e11
CP POS 0 0.01pF
RN NEG 0 1e11
CN NEG 0 0.01pF
ROUTN YN 0 1e11
COUTN YN 0 0.01pF
EVCLP YP YN VALUE={LIMIT((V(POS)-V(NEG))*{gain},{vomin},{vomax})}
RO YP 0 1e11
.ENDS VCVSCLIP_PS
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT POWER_SUPPLY_MODEL FB SUPPLY  
V_V1         N00108 0 0.8
E_E1         N16664636 0 N00108 FB 10000
C_C31         SUPPLY 0  100u IC=5 
R_R16         N16664636 SUPPLY  0.2  
.ENDS
*$