PPA Report for spi_clock_divider.v (Module: spi_clock_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 116
FF Count: 178
IO Count: 57
Cell Count: 480

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 360.36 MHz
Reg-to-Reg Critical Path Delay: 2.478 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
