
---------- Begin Simulation Statistics ----------
final_tick                               16944239184282                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194396                       # Simulator instruction rate (inst/s)
host_mem_usage                               17128436                       # Number of bytes of host memory used
host_op_rate                                   296327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5141.14                       # Real time elapsed on the host
host_tick_rate                               10179909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999416221                       # Number of instructions simulated
sim_ops                                    1523458353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052336                       # Number of seconds simulated
sim_ticks                                 52336361583                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2944961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         7903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5532727                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         7903                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu0.num_int_insts                          21                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2945221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         7934                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5531732                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         7934                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu1.num_int_insts                          21                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2946296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         7906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5535088                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         7906                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2944636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         7933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5530698                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         7933                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu3.num_int_insts                          21                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4677711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9364188                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       479713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1029125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        147045929                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        71449691                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249901994                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            380937012                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.628911                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.628911                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        410672900                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       196337468                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  14430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       276267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        25796221                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.552141                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            81068175                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17184013                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       47158912                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     64895580                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          896                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     17762173                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    412092667                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     63884162                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       457740                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    401110414                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        820589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       118158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        275503                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      1484063                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       154198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       122069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        560526830                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            400948758                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.555957                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        311629072                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.551113                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             401020837                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       331696260                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      152167372                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.590049                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.590049                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         1610      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    196478646     48.93%     48.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2064422      0.51%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      4076940      1.02%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5777149      1.44%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2219603      0.55%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     42666697     10.63%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     12439172      3.10%     66.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2408813      0.60%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     50279130     12.52%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1962700      0.49%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     11401443      2.84%     82.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5408901      1.35%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52591933     13.10%     97.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     11790999      2.94%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     401568158                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      223669662                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    445055937                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    221000913                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    243988548                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            3234777                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008055                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          53562      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         43615      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       341190     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       322939      9.98%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        492180     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       374040     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       825761     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       781489     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     181131663                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    518551931                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    179947845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    199260246                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         412092667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        401568158                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     31155543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        84990                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined     32362522                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    157151789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.555288                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.587018                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     59391796     37.79%     37.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     11982346      7.62%     45.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14232905      9.06%     54.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14288913      9.09%     63.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     17254731     10.98%     74.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13877739      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11288108      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6565012      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8270239      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    157151789                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.555054                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5000328                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       558408                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     64895580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     17762173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      156240199                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               157166219                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     79                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        146972305                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        71414444                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249778336                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            380749132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.629223                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.629223                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        410469387                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       196241258                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  15074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       276140                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        25783498                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.550901                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            81029476                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          17176280                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       47148566                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     64864302                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     17754266                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    411894181                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     63853196                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       457418                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    400915539                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        821328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       116730                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        275430                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1484396                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       154124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       122016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        560238673                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            400753976                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        311469114                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.549873                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             400825917                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       331536565                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      152093950                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.589262                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.589262                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         1594      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    196383262     48.93%     48.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2063342      0.51%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      4075384      1.02%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      5774940      1.44%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2218648      0.55%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     42645440     10.62%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     12432974      3.10%     66.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407593      0.60%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     50253583     12.52%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1961692      0.49%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11396033      2.84%     82.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5406654      1.35%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52566324     13.10%     97.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     11785495      2.94%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     401372958                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      223560577                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    444838684                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    220892922                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    243873287                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3233658                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53535      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         43584      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       340922     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       323177      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        492058     15.22%     38.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       374007     11.57%     50.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       825437     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       780937     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     181044445                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    518376949                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    179861054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    199166418                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         411894181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        401372958                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     31144889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        84915                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     32353401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    157151145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.554057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.586739                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     59419836     37.81%     37.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     11989618      7.63%     45.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14230705      9.06%     54.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14289816      9.09%     63.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     17248107     10.98%     74.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13866503      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11281770      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6561401      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8263389      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    157151145                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.553812                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4998354                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       558407                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     64864302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17754266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      156165041                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               157166219                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        147102277                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        71478018                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            381087464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.628665                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.628665                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        410831763                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       196414259                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  14499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       276394                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25806390                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.553159                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81101444                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17191956                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       47114205                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     64921360                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     17770412                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    412257276                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     63909488                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       457975                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    401270380                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        820604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       118062                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        275635                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1484489                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       154268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       122126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        560744424                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            401108757                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        311750352                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.552131                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             401180829                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       331832013                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152228820                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.590673                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.590673                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         1605      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    196557203     48.93%     48.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2065175      0.51%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      4078998      1.02%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      5780077      1.44%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2220723      0.55%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     42683105     10.62%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     12443999      3.10%     66.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      2409723      0.60%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     50297675     12.52%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1963406      0.49%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11406369      2.84%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5411691      1.35%     83.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52612443     13.10%     97.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     11796166      2.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     401728358                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      223757934                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    445231437                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    221087940                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    244085419                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3236348                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          53583      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         43675      1.35%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       341334     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       323027      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        492450     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       374240     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       826216     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       781822     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     181205167                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    518698412                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    180020817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    199342110                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         412257276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        401728358                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     31169667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        85068                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     32376103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    157151720                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.556309                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.587018                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     59352046     37.77%     37.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11986759      7.63%     45.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14239567      9.06%     54.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14295713      9.10%     63.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     17261436     10.98%     74.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     13882107      8.83%     83.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11293096      7.19%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6567497      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8273499      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    157151720                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.556073                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5002221                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       558628                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     64921360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17770412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      156303096                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               157166219                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        146947012                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71402383                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249735830                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            380684645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.629330                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.629330                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        410398847                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       196207675                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  14532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       276098                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        25779127                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.550471                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            81016005                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17173649                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       47183674                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     64853425                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     17751535                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    411825090                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     63842356                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       457438                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    400847957                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        821164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       116614                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        275389                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1483972                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       154101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       121997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        560144866                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            400686418                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        311417117                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.549444                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             400758305                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       331481421                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      152068507                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.588992                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.588992                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1594      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    196350318     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2062976      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4074833      1.02%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      5774144      1.44%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2218354      0.55%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     42638089     10.62%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12430859      3.10%     66.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2407183      0.60%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     50244639     12.52%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1961338      0.49%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11394238      2.84%     82.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5405910      1.35%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52557316     13.10%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     11783607      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     401305398                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      223522640                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    444763162                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    220855323                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    243832187                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3233197                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          53530      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         43531      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       340818     10.54%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            1      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       323124      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        492011     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       373948     11.57%     50.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       825337     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       780897     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     181014361                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    518317466                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    179831095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    199133842                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         411825090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        401305398                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31140304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        84951                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     32348913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    157151687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.553618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.586753                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     59437697     37.82%     37.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     11987257      7.63%     45.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14228405      9.05%     54.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     14286135      9.09%     63.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17245908     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     13863171      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11280474      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6560525      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8262115      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    157151687                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.553382                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4997436                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       558264                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     64853425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17751535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      156138792                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               157166219                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     73274362                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        73274367                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     73274362                       # number of overall hits
system.cpu0.dcache.overall_hits::total       73274367                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4210384                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4210387                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4210384                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4210387                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  54091380474                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  54091380474                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  54091380474                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  54091380474                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     77484746                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     77484754                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     77484746                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     77484754                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.375000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.054338                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.375000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12847.137096                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12847.127942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12847.137096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12847.127942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          413                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   206.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2587147                       # number of writebacks
system.cpu0.dcache.writebacks::total          2587147                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1264913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1264913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1264913                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1264913                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2945471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2945471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2945471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2945471                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  39764307555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39764307555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  39764307555                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39764307555                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.038014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038014                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13500.152456                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13500.152456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13500.152456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13500.152456                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2587147                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     59536469                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59536471                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3852547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3852550                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52415351847                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52415351847                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     63389016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63389021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.060776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13605.376352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13605.365757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1264913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1264913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2587634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2587634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38207438649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38207438649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14765.395202                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14765.395202                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     13737893                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13737896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       357837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       357837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1676028627                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1676028627                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14095730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14095733                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025386                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025386                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4683.776767                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4683.776767                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       357837                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       357837                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1556868906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1556868906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025386                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025386                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4350.776767                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4350.776767                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.827993                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76418349                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2587659                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.531847                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.007230                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.820763                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999650                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          408                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        622465691                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       622465691                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     31441939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31441958                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     31441939                       # number of overall hits
system.cpu0.icache.overall_hits::total       31441958                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          125                       # number of overall misses
system.cpu0.icache.overall_misses::total          128                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     11088900                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11088900                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     11088900                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11088900                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31442064                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31442086                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31442064                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31442086                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 88711.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86632.031250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 88711.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86632.031250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      9360297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9360297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      9360297                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9360297                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90876.669903                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 90876.669903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90876.669903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 90876.669903                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     31441939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31441958                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     11088900                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11088900                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31442064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31442086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 88711.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86632.031250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      9360297                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9360297                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 90876.669903                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 90876.669903                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          105.751979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31442064                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         296623.245283                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   102.751980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.200687                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.206547                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        251536794                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       251536794                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2587742                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1170403                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2591336                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       357814                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       357814                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2587743                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8478094                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8478306                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    331187584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           331194368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1174592                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               75173888                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4120172                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001918                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.043754                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4112269     99.81%     99.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                7903      0.19%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4120172                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3565435995                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2704220406                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1418885                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1418885                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1418885                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1418885                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          103                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1168772                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1168881                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          103                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1168772                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1168881                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      9290367                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  30927908133                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  30937198500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      9290367                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  30927908133                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  30937198500                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          103                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2587657                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2587766                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          103                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2587657                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2587766                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.451672                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.451695                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.451672                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.451695                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 90197.737864                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 26461.883184                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 26467.363658                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 90197.737864                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 26461.883184                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 26467.363658                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1174592                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1174592                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1168772                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1168875                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1168772                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1168875                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      9256068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  30538707390                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  30547963458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      9256068                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  30538707390                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  30547963458                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.451672                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.451693                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.451672                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.451693                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89864.737864                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26128.883469                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26134.499804                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89864.737864                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26128.883469                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 26134.499804                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1174592                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       808317                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       808317                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       808317                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       808317                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1778830                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1778830                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1778830                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1778830                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       357814                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       357814                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       357814                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       357814                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data       397269                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total       397269                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 79453.800000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 79453.800000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       395604                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total       395604                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79120.800000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 79120.800000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1418867                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1418867                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1168767                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1168876                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9290367                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30927510864                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  30936801231                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2587634                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2587743                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.451674                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.451697                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90197.737864                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 26461.656484                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 26467.137003                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1168767                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1168870                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9256068                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30538311786                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  30547567854                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.451674                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451695                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89864.737864                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 26128.656769                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26134.273148                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2075.260873                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5532726                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1176670                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.702020                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.557890                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.006990                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.062878                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    19.293482                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2010.339634                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011123                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000015                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.004710                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.490806                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.506655                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          408                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1562                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89700302                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89700302                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  52336350927                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31634.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31634.numOps                      0                       # Number of Ops committed
system.cpu0.thread31634.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     73236313                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        73236318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     73236313                       # number of overall hits
system.cpu1.dcache.overall_hits::total       73236318                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4211177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4211180                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4211177                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4211180                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  54183547881                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54183547881                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  54183547881                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54183547881                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     77447490                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77447498                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     77447490                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77447498                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.375000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054375                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.375000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054375                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 12866.604249                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12866.595083                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 12866.604249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12866.595083                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2585892                       # number of writebacks
system.cpu1.dcache.writebacks::total          2585892                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1265446                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1265446                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1265446                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1265446                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2945731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2945731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2945731                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2945731                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  39826353447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39826353447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  39826353447                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39826353447                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.038035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.038035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 13520.023874                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13520.023874                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 13520.023874                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13520.023874                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2585892                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     59506411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59506413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3851825                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3851828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  52500375072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  52500375072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     63358236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63358241                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.600000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.060794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13630.000084                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13629.989468                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1265446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1265446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2586379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2586379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38262844854                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38262844854                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14793.982187                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14793.982187                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13729902                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13729905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       359352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       359352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1683172809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1683172809                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     14089254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14089257                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4683.911065                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4683.911065                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       359352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       359352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1563508593                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1563508593                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.025505                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025505                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4350.911065                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4350.911065                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.827834                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           76381386                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2586404                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.531885                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007239                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.820595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        622166388                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       622166388                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31427601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31427620                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31427601                       # number of overall hits
system.cpu1.icache.overall_hits::total       31427620                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          125                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          125                       # number of overall misses
system.cpu1.icache.overall_misses::total          128                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10895094                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10895094                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10895094                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10895094                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31427726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31427748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31427726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31427748                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 87160.752000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85117.921875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 87160.752000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85117.921875                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          103                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          103                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9147843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9147843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9147843                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9147843                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88814.009709                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88814.009709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88814.009709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88814.009709                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31427601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31427620                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          125                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10895094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10895094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31427726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31427748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 87160.752000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85117.921875                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          103                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9147843                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9147843                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88814.009709                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88814.009709                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          105.752037                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31427726                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         296487.981132                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   102.752037                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.200688                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.206547                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        251422090                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       251422090                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2586487                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1171519                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2594212                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       359329                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       359329                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2586488                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      8477359                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            8477571                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    331026944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           331033728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1179839                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               75509696                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4125679                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001923                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043811                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4117745     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                7934      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4125679                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3564268830                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2703471156                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1412413                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1412413                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1412413                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1412413                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          103                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1173989                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1174098                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          103                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1173989                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1174098                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9077913                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  31011161463                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  31020239376                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9077913                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  31011161463                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  31020239376                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          103                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2586402                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2586511                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          103                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2586402                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2586511                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.453908                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.453931                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.453908                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.453931                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88135.077670                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 26415.206159                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 26420.485663                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88135.077670                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 26415.206159                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 26420.485663                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1179839                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1179839                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          103                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1173989                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1174092                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          103                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1173989                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1174092                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9043614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  30620223459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  30629267073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9043614                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  30620223459                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  30629267073                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453908                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.453929                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453908                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.453929                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87802.077670                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26082.206442                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 26087.620964                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87802.077670                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26082.206442                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26087.620964                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1179839                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       807929                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       807929                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       807929                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       807929                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1777963                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1777963                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1777963                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1777963                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       359329                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       359329                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       359329                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       359329                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data       392274                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total       392274                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 78454.800000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 78454.800000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       390609                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total       390609                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78121.800000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 78121.800000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1412395                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1412395                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          103                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1173984                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1174093                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9077913                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31010769189                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  31019847102                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2586379                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2586488                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.453910                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.453933                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88135.077670                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 26414.984522                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 26420.264069                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1173984                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1174087                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9043614                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30619832850                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  30628876464                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.453910                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453931                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87802.077670                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 26081.984806                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26087.399370                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2066.299990                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5531731                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1181908                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.680340                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    45.523190                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.006990                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.062878                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    11.295238                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2009.411695                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011114                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000015                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002758                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.490579                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.504468                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2069                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1587                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.505127                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        89689620                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       89689620                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  52336350927                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-6977.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-6977.numOps                      0                       # Number of Ops committed
system.cpu1.thread-6977.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     73303879                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73303884                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     73303879                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73303884                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4212273                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4212276                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4212273                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4212276                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  54100046133                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  54100046133                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  54100046133                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  54100046133                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     77516152                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     77516160                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     77516152                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     77516160                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.375000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.054341                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.054341                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.375000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.054341                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.054341                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 12843.433019                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12843.423872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 12843.433019                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12843.423872                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          247                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          247                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2588174                       # number of writebacks
system.cpu2.dcache.writebacks::total          2588174                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1265468                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1265468                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1265468                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1265468                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2946805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2946805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2946805                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2946805                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  39767628897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39767628897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  39767628897                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39767628897                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13495.168122                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13495.168122                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13495.168122                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13495.168122                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2588174                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     59559928                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59559930                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3854128                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3854131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  52422506019                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52422506019                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     63414056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63414061                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.060777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 13601.651533                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13601.640946                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1265468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1265468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2588660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2588660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38209351068                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38209351068                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14760.281794                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14760.281794                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13743951                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13743954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       358145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       358145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1677540114                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1677540114                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14102096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14102099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.025397                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025397                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4683.969102                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4683.969102                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       358145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       358145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1558277829                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1558277829                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4350.969102                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4350.969102                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.827553                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76449363                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2588686                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.532111                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.007232                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.820320                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999649                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        622717966                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       622717966                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     31454936                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31454955                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     31454936                       # number of overall hits
system.cpu2.icache.overall_hits::total       31454955                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          125                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          125                       # number of overall misses
system.cpu2.icache.overall_misses::total          128                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     10769220                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10769220                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     10769220                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10769220                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31455061                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31455083                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31455061                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31455083                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 86153.760000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84134.531250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 86153.760000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84134.531250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9045612                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9045612                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9045612                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9045612                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87821.475728                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 87821.475728                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87821.475728                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 87821.475728                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     31454936                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31454955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          125                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     10769220                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10769220                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31455061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31455083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 86153.760000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84134.531250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9045612                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9045612                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 87821.475728                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 87821.475728                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          105.751832                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31455061                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         296745.858491                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   102.751832                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.200687                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.206547                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        251640770                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       251640770                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2588769                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1171042                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2592644                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       358122                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       358122                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2588769                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      8481790                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            8482002                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    331319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           331325824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1175512                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               75232768                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4122426                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001918                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043751                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4114520     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                7906      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4122426                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3566906190                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2705348943                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1418996                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1418996                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1418996                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1418996                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1169687                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1169796                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1169687                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1169796                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8975682                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  30928622085                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  30937597767                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8975682                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  30928622085                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  30937597767                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2588683                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2588792                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2588683                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2588792                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.451846                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.451869                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.451846                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.451869                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 87142.543689                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 26441.793476                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 26447.002526                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 87142.543689                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 26441.793476                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 26447.002526                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1175512                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1175512                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1169687                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1169790                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1169687                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1169790                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8941383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  30539116314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  30548057697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8941383                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  30539116314                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  30548057697                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.451846                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.451867                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.451846                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.451867                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86809.543689                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26108.793476                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 26114.138176                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86809.543689                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26108.793476                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 26114.138176                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1175512                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       808644                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       808644                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1779530                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1779530                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1779530                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1779530                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       358122                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       358122                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       358122                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       358122                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       416250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       416250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        83250                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total        83250                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       414585                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       414585                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        82917                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total        82917                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1418978                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1418978                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1169682                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1169791                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8975682                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  30928205835                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  30937181517                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2588660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2588769                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.451848                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.451872                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 87142.543689                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 26441.550639                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 26446.759735                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1169682                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1169785                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8941383                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30538701729                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  30547643112                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.451848                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451869                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86809.543689                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 26108.550639                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26113.895384                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2075.258198                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5535088                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1177590                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.700352                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.554748                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.006991                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.062879                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.293489                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2010.340090                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011122                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000002                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000015                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004710                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.490806                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.506655                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          387                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1581                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        89738998                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       89738998                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  52336350927                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31634.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31634.numOps                      0                       # Number of Ops committed
system.cpu2.thread31634.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     73224224                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73224229                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     73224224                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73224229                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4210326                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4210329                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4210326                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4210329                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  54164564883                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54164564883                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  54164564883                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54164564883                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     77434550                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     77434558                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     77434550                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     77434558                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.375000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.054373                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.054373                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.375000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.054373                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.054373                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 12864.696198                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12864.687031                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 12864.696198                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12864.687031                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2585444                       # number of writebacks
system.cpu3.dcache.writebacks::total          2585444                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1265183                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1265183                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1265183                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1265183                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2945143                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2945143                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2945143                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2945143                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  39828842289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  39828842289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  39828842289                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  39828842289                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.038034                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038034                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.038034                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038034                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 13523.568224                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13523.568224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 13523.568224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13523.568224                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2585444                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     59496348                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       59496350                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3851113                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3851116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  52481942190                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52481942190                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     63347461                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63347466                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.060793                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13627.733642                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13627.723026                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1265183                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1265183                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2585930                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2585930                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38265837525                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38265837525                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 14797.708184                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14797.708184                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13727876                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13727879                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       359213                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       359213                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1682622693                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1682622693                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14087089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14087092                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.025499                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025499                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4684.192089                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4684.192089                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       359213                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       359213                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1563004764                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1563004764                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.025499                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025499                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4351.192089                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4351.192089                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.827438                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           76368633                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2585956                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.532070                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.820197                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000014                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999649                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        622062420                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       622062420                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31422473                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31422492                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31422473                       # number of overall hits
system.cpu3.icache.overall_hits::total       31422492                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          125                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          125                       # number of overall misses
system.cpu3.icache.overall_misses::total          128                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11046276                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11046276                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11046276                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11046276                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31422598                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31422620                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31422598                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31422620                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 88370.208000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86299.031250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 88370.208000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86299.031250                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9180810                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9180810                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9180810                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9180810                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89134.077670                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 89134.077670                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89134.077670                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 89134.077670                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31422473                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31422492                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          125                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11046276                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11046276                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31422598                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31422620                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 88370.208000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86299.031250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9180810                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9180810                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 89134.077670                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 89134.077670                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          105.751853                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31422598                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         296439.603774                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   102.751854                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.200687                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.206547                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        251381066                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       251381066                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2586039                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1171245                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2593629                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       359190                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       359190                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2586039                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      8475736                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            8475948                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    330969600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           330976384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1179430                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               75483520                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4124682                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001923                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.043813                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4116749     99.81%     99.81% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                7933      0.19%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4124682                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3563626804                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2702977317                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1412372                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1412372                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1412372                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1412372                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1173581                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1173690                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1173581                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1173690                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9110880                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  31014785502                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  31023896382                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9110880                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  31014785502                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  31023896382                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2585953                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2586062                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2585953                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2586062                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.453829                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.453852                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.453829                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.453852                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88455.145631                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 26427.477526                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 26432.785814                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88455.145631                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 26427.477526                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 26432.785814                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1179430                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1179430                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1173581                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1173684                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1173581                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1173684                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      9076581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  30623983029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  30633059610                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      9076581                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  30623983029                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  30633059610                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.453829                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.453850                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.453829                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.453850                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88122.145631                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26094.477526                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 26099.920941                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88122.145631                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26094.477526                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 26099.920941                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1179430                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       807775                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       807775                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       807775                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       807775                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1777669                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1777669                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1777669                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1777669                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       359190                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       359190                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       359190                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       359190                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       496836                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       496836                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 99367.200000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 99367.200000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       495171                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       495171                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99034.200000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 99034.200000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1412354                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1412354                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1173576                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1173685                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9110880                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  31014288666                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  31023399546                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2585930                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2586039                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.453831                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.453854                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88455.145631                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 26427.166767                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 26432.475107                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1173576                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1173679                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9076581                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  30623487858                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  30632564439                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.453831                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453852                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88122.145631                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 26094.166767                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26099.610233                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2066.296736                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5530696                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1181499                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.681084                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    45.518306                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.006991                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.062920                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    11.295380                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2009.413140                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.011113                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002758                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.490579                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.504467                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2069                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1574                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.505127                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        89672635                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       89672635                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  52336350927                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             4686443                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1464982                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3226153                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            466275                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                 20                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                20                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        4686444                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3504449                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3520100                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3507198                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3518877                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14050624                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    149476416                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    150144128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    149593728                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150091968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                599306240                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            479713                       # Total snoops (count)
system.l3bus.snoopTraffic                      860032                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5166190                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5166190    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5166190                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4675948677                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           781645911                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           784896665                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           782292478                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           784701960                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1031494                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1036792                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1032365                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1036401                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             4137052                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1031494                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1036792                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1032365                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1036401                       # number of overall hits
system.l3cache.overall_hits::total            4137052                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       137277                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       137197                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       137322                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       137180                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            549412                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       137277                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       137197                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       137322                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       137180                       # number of overall misses
system.l3cache.overall_misses::total           549412                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8844147                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11318566770                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8631360                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  11306267747                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8528463                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11303195489                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      8663994                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  11317374629                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  45280072599                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8844147                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11318566770                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8631360                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  11306267747                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8528463                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11303195489                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      8663994                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  11317374629                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  45280072599                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1168771                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1173989                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1169687                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1173581                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4686464                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1168771                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1173989                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1169687                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1173581                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4686464                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.117454                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.116864                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.117401                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.116890                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.117234                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.117454                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.116864                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.117401                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.116890                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.117234                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 85865.504854                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 82450.569068                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83799.611650                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 82409.001268                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82800.611650                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 82311.614228                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84116.446602                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 82500.179538                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82415.514403                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 85865.504854                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 82450.569068                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83799.611650                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 82409.001268                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82800.611650                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 82311.614228                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84116.446602                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 82500.179538                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82415.514403                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          13438                       # number of writebacks
system.l3cache.writebacks::total                13438                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       137277                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       137197                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       137322                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       137180                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       549388                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       137277                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       137197                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       137322                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       137180                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       549388                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      8158167                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10404301950                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7945380                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  10392535727                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7842483                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10388630969                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7978014                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  10403755829                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  41621148519                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      8158167                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10404301950                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7945380                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  10392535727                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7842483                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10388630969                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7978014                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  10403755829                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  41621148519                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.117454                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116864                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.117401                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.116890                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.117229                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.117454                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116864                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.117401                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.116890                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.117229                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79205.504854                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 75790.569068                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77139.611650                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 75749.001268                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76140.611650                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 75651.614228                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77456.446602                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 75840.179538                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75759.114722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79205.504854                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 75790.569068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77139.611650                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 75749.001268                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76140.611650                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 75651.614228                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77456.446602                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 75840.179538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75759.114722                       # average overall mshr miss latency
system.l3cache.replacements                    479713                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1451544                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1451544                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1451544                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1451544                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3226153                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3226153                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3226153                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3226153                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data       375624                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data       370629                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       394605                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       475191                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      1616049                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total           20                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 75124.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 74125.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        78921                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 95038.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 80802.450000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       342324                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       337329                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       361305                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       441891                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      1482849                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68464.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67465.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        72261                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 88378.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 74142.450000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1031494                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1036792                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1032365                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1036401                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4137052                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       137272                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       137192                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       137317                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       137175                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       549392                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8844147                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  11318191146                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8631360                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  11305897118                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8528463                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11302800884                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8663994                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11316899438                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  45278456550                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1168766                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1173984                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1169682                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1173576                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      4686444                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.117450                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.116860                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.117397                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.116886                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.117230                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85865.504854                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82450.835902                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83799.611650                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82409.303152                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82800.611650                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 82311.737687                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84116.446602                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 82499.722530                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82415.573124                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       137272                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       137192                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       137317                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       137175                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       549368                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8158167                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10403959626                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7945380                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10392198398                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7842483                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10388269664                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7978014                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10403313938                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  41619665670                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.117450                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.116860                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.117397                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.116886                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.117225                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79205.504854                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75790.835902                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 77139.611650                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75749.303152                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 76140.611650                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 75651.737687                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77456.446602                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75839.722530                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75759.173578                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59169.619291                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8814749                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4677697                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.884421                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16891992853578                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59169.619291                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902857                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902857                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60932                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1525                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2708                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9098                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47601                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.929749                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            154504273                       # Number of tag accesses
system.l3cache.tags.data_accesses           154504273                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    137214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    137139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    137267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    137127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005807607596                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          784                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          784                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1119181                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12689                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      549388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    549388                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13438                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    229                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                549388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  370582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  115223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     697.211735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    352.826049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2804.829003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          748     95.41%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           22      2.81%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            7      0.89%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.26%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            3      0.38%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::71680-73727            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.070153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.036263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              378     48.21%     48.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      2.93%     51.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              336     42.86%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      5.61%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           784                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35160832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               860032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    671.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52336157121                       # Total gap between requests
system.mem_ctrls.avgGap                      92988.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8781696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      8776896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8785088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      8776128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       856512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 125954.495127556336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 167793398.975072950125                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 125954.495127556336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 167701684.536873281002                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 125954.495127556336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 167858210.511400729418                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 125954.495127556336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 167687010.226761341095                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16365524.352350354195                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       137277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       137197                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       137322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       137180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13438                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4298146                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5261268537                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4085562                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5252740215                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3983081                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5243924435                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4117234                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5264557758                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2601955373962                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     41729.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     38325.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39665.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     38286.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     38670.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38187.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39973.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     38377.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 193626683.58                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            90500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10032                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        6                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   5616                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8785728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      8780608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8788608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      8779520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35162368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        27136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       860032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       860032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       137277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       137197                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       137322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       137180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         549412                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13438                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13438                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       125954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    167870439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       125954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    167772610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       125954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    167925468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       125954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    167751822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        671853506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       125954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       125954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       125954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       125954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       518492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16432782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16432782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16432782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       125954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    167870439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       125954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    167772610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       125954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    167925468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       125954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    167751822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688286287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               549159                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13383                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        17220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        17250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        17408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        17182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        17173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        17265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        17301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        17194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        17334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        17336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        17433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        17442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        17120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        17120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11433085740                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1829797788                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21038974968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20819.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38311.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              464903                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7120                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        90515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   397.742518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   265.538715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.409400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21550     23.81%     23.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15475     17.10%     40.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7173      7.92%     48.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10008     11.06%     59.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        14688     16.23%     76.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8540      9.43%     85.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3348      3.70%     89.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1838      2.03%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7895      8.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        90515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35146176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             856512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              671.544122                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.365524                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    282306312.287968                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    375306037.512017                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2309936727.571223                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  50299951.968000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18658265883.126133                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 43984916884.846138                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 368800292.851133                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  66029832090.163231                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1261.643532                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    179894147                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4713800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47442656780                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             549392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13438                       # Transaction distribution
system.membus.trans_dist::CleanEvict           466275                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         549392                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1578537                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1578537                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1578537                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     36022400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     36022400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                36022400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            549412                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  549412    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              549412                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           360590051                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          998085330                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       26953911                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     24236751                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       274959                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     11570479                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       11570071                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.996474                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         288538                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       794951                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       794782                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          169                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     31155598                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       274919                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    153139185                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.487521                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.219272                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73192394     47.79%     47.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20768707     13.56%     61.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      6057433      3.96%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      6473200      4.23%     69.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      7790283      5.09%     74.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2591927      1.69%     76.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2568658      1.68%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       471540      0.31%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     33225043     21.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    153139185                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249901994                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     380937012                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           75208459                       # Number of memory references committed
system.switch_cpus0.commit.loads             61112729                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          24516424                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         213270205                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          230158692                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       283548                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    185407305     48.67%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1964072      0.52%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3403472      0.89%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5132082      1.35%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1984836      0.52%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     42217372     11.08%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     12173377      3.20%     66.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2279343      0.60%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     49202622     12.92%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1962700      0.52%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10726250      2.82%     83.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3973788      1.04%     84.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     50386479     13.23%     97.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10121942      2.66%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    380937012                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     33225043                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10893783                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91727895                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         32733823                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     21520779                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        275503                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     11541869                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     417117739                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           63884162                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17184013                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                73140                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       273507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             276999209                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           26953911                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12653391                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            156602739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         551086                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31442064                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    157151789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.694217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.375592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83633927     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6157998      3.92%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6669909      4.24%     61.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         5654293      3.60%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7433164      4.73%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5222648      3.32%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2525290      1.61%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2893726      1.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36960834     23.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    157151789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.171499                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762460                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31442064                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             495132                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        3782833                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       3666440                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  52336361583                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        275503                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        18197561                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       57743699                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         46416581                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34518439                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     415254743                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       232989                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25414066                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3262218                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           480                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    436170675                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1085811847                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       344377157                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        429778492                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    400949009                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        35221531                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         93702969                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               532006752                       # The number of ROB reads
system.switch_cpus0.rob.writes              828197982                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249901994                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          380937012                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       26941058                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     24224905                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       274835                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     11565125                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       11564717                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.996472                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         288412                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       794633                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       794502                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          131                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     31144940                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       274795                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    153139977                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.486282                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.218945                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73231572     47.82%     47.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20760195     13.56%     61.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      6053900      3.95%     65.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      6470082      4.22%     69.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      7786097      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2590947      1.69%     76.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2567126      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       471452      0.31%     78.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33208606     21.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    153139977                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249778336                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     380749132                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           75171832                       # Number of memory references committed
system.switch_cpus1.commit.loads             61082578                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24504250                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         213164522                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          230045772                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       283428                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    185315962     48.67%     48.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1963064      0.52%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      3402032      0.89%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5129902      1.35%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1983996      0.52%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     42196297     11.08%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     12167295      3.20%     66.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2278189      0.60%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     49177499     12.92%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt      1961692      0.52%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10721186      2.82%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3972108      1.04%     84.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     50361392     13.23%     97.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     10117146      2.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    380749132                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33208606                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10888596                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91759091                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32714177                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     21513845                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        275430                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11536312                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     416918317                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           63853196                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           17176280                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                73109                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       273325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             276869814                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           26941058                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12647631                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            156602350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         550940                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31427726                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    157151145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.692973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.375312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83667640     53.24%     53.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         6155357      3.92%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6666659      4.24%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5651166      3.60%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7429943      4.73%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5220142      3.32%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2524018      1.61%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2892659      1.84%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36943561     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    157151145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.171418                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.761637                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31427726                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             494959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        3781699                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3665008                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  52336361583                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        275430                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        18190504                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57769189                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46390849                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     34525167                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     415055560                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       234107                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25419453                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       3264399                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          1093                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    435961041                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1085288566                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       344214243                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        429569220                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    400750861                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        35210003                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         93694034                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               531825443                       # The number of ROB reads
system.switch_cpus1.rob.writes              827799517                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249778336                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          380749132                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       26964650                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24246111                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       275089                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11575222                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       11574814                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996475                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         288684                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       795340                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       795190                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          150                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     31169722                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       275049                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    153137271                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.488535                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.219539                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     73159263     47.77%     47.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20776670     13.57%     61.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6059678      3.96%     65.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6475607      4.23%     69.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      7793305      5.09%     74.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2593046      1.69%     76.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2569886      1.68%     77.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       471677      0.31%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     33238139     21.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    153137271                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     381087464                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75238953                       # Number of memory references committed
system.switch_cpus2.commit.loads             61136856                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24525974                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         213353607                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230250597                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       283694                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    185480694     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1964779      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      3405224      0.89%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      5134714      1.35%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1985858      0.52%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     42233594     11.08%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     12178075      3.20%     66.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      2280196      0.60%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     49220598     12.92%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1963406      0.52%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10730863      2.82%     83.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3975835      1.04%     84.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     50405993     13.23%     97.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     10126262      2.66%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    381087464                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     33238139                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10898177                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91701299                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32747256                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     21529347                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        275635                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     11546588                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     417285559                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           63909488                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17191956                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                73200                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       273640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             277110239                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           26964650                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12658688                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            156602405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         551350                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         31455061                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    157151720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.695306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.375844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83604467     53.20%     53.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6160279      3.92%     57.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6672645      4.25%     61.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         5656530      3.60%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7435955      4.73%     69.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5224718      3.32%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2526312      1.61%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2894998      1.84%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        36975816     23.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    157151720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.171568                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.763167                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31455061                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             495420                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        3784480                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       3668312                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  52336361583                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        275635                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18204962                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       57701083                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46435761                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     34534273                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     415421414                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       233164                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25425471                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3264887                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents           485                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    436344888                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1086244945                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       344519170                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        429945919                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    401106673                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        35238042                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         93739943                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               532156318                       # The number of ROB reads
system.switch_cpus2.rob.writes              828529012                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          381087464                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       26936535                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     24220762                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       274794                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     11563195                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       11562787                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996472                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         288374                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       794520                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       794389                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          131                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     31140355                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       274754                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    153141101                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.485842                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.218836                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     73246588     47.83%     47.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20756434     13.55%     61.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6052827      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6468854      4.22%     69.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      7784707      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2590533      1.69%     76.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2566713      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       471336      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     33203109     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    153141101                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249735830                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     380684645                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           75159311                       # Number of memory references committed
system.switch_cpus3.commit.loads             61072221                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          24500064                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         213128189                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          230007071                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       283390                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    185284622     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1962710      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      3401576      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      5129218      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1983730      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     42189013     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12165221      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2277797      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     49168737     12.92%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1961338      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10719478      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3971576      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     50352743     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     10115514      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    380684645                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     33203109                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10886671                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91770559                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32709288                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     21509774                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        275389                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     11534388                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     416848694                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           63842356                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17173649                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                73103                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       273282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             276823185                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           26936535                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12645550                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            156602976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         550858                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         31422598                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    157151687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.692513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.375201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83680521     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         6153899      3.92%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6665644      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5650402      3.60%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7428911      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5219163      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2523828      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2892413      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        36936906     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    157151687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.171389                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.761340                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31422598                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944239184282                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             494894                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        3781183                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       3664444                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  52336361583                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        275389                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        18187118                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       57791144                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         46383307                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     34514723                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     414986104                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       233773                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25412610                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       3260601                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          1102                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    435887839                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1085106175                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       344157533                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        429496162                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    400682795                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35204881                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         93674992                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               531762992                       # The number of ROB reads
system.switch_cpus3.rob.writes              827660777                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249735830                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          380684645                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
