/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_qwen2_5_1/true_dual_port_ram_with_a_single_clock_design_6_.v:14: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/true_dual_port_ram_with_a_single_clock_design_6_.v:14: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:1: syntax error
I give up.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_float16_qwen2_/true_dual_port_ram_with_a_single_clock_design_6_.v:101: warning: Numeric constant truncated to 6 bits.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_float16_qwen2_/true_dual_port_ram_with_a_single_clock_design_6_.v:14: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:12: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_gemma2_9b/true_dual_port_ram_with_a_single_clock_design_6_.v:8: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/true_dual_port_ram_with_a_single_clock_design_6_.v:8: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:24: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:14: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_qwen2_5_14b/true_dual_port_ram_with_a_single_clock_design_6_.v:17: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int8_qwen2_5_14b/true_dual_port_ram_with_a_single_clock_design_6_.v:9: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:38: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:38: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:38: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:38: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:39: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:39: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:39: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:39: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:41: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:41: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:41: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:41: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:42: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:42: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:42: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:42: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:44: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:44: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:44: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:44: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:45: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:45: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:45: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:45: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:47: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:47: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:47: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:47: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:48: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:48: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:48: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:48: error: Malformed statement

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_gemma2_9b/true_dual_port_ram_with_a_single_clock_design_6_.v:9: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_qwen2_5_14b/true_dual_port_ram_with_a_single_clock_design_6_.v:16: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int4_qwen2_5_14b/true_dual_port_ram_with_a_single_clock_design_6_.v:52: syntax error
I give up.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/true_dual_port_ram_with_a_single_clock_design_6_.v:16: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_gemma2_9b/true_dual_port_ram_with_a_single_clock_design_6_.v:8: error: Unknown module type: true_dpram_sclk
2 error(s) during elaboration.
*** These modules were missing:
        true_dpram_sclk referenced 1 times.
***

