<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDR (register) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDR (register)</h2><p>Load register (register)</p>
      <p class="aml">This instruction calculates an address from a base register
value and an offset register value, loads a word from memory, and
writes it to a register. The offset register value can optionally be
shifted and extended. For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">x</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td colspan="3" class="lr">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2" class="droppedname">size</td><td colspan="3"/><td class="droppedname">VR</td><td colspan="2"/><td colspan="2" class="droppedname">opc</td><td/><td colspan="5"/><td colspan="3"/><td/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="LDR_32_ldst_regoff"/>
        Applies when
        <span class="bitdiff"> (size == 10)</span><p class="asm-code">LDR  <a href="#WtOrWZR__4" title="Is the 32-bit name of the general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, (<a href="#WmOrWZR" title="When option&lt;0&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>|<a href="#XmOrXZR__2" title="When option&lt;0&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>){, <a href="#extend_option__3" title="For the &quot;128-bit&quot;, &quot;16-bit&quot;, &quot;32-bit&quot;, and &quot;64-bit&quot; variants: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted, ">&lt;extend&gt;</a> {<a href="#amount_option__4" title="For the &quot;32-bit&quot; variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is ">&lt;amount&gt;</a>}}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit variant
            </h4><a id="LDR_64_ldst_regoff"/>
        Applies when
        <span class="bitdiff"> (size == 11)</span><p class="asm-code">LDR  <a href="#XtOrXZR__11" title="Is the 64-bit name of the general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, (<a href="#WmOrWZR" title="When option&lt;0&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>|<a href="#XmOrXZR__2" title="When option&lt;0&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>){, <a href="#extend_option__3" title="For the &quot;128-bit&quot;, &quot;16-bit&quot;, &quot;32-bit&quot;, and &quot;64-bit&quot; variants: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted, ">&lt;extend&gt;</a> {<a href="#amount_option__6" title="For the &quot;64-bit&quot; variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is ">&lt;amount&gt;</a>}}]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if option[1] == '0' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;         // sub-word index
let extend_type : <a href="shared_pseudocode.html#type_ExtendType" title="">ExtendType</a> = <a href="shared_pseudocode.html#func_DecodeRegExtend_1" title="">DecodeRegExtend</a>(option);
let scale : integer{} = UInt(size);
let shift : integer{} = if S == '1' then scale else 0;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wt&gt;</td><td><a id="WtOrWZR__4"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm&gt;</td><td><a id="WmOrWZR"/>
        
          <p class="aml">When option&lt;0&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="XmOrXZR__2"/>
        
          <p class="aml">When option&lt;0&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;extend&gt;</td><td><a id="extend_option__3"/>
        <p>Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted, 
          encoded in
          <q>option</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">option</th>
                <th class="symbol">&lt;extend&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">010</td>
                <td class="symbol">UXTW</td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">110</td>
                <td class="symbol">SXTW</td>
              </tr>
              <tr>
                <td class="bitfield">111</td>
                <td class="symbol">SXTX</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount&gt;</td><td><a id="amount_option__4"/>
        <p>For the "32-bit" variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
          encoded in
          <q>S</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#2</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td/><td><a id="amount_option__6"/>
        <p>For the "64-bit" variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
          encoded in
          <q>S</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#3</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="XtOrXZR__11"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let m : integer{} = UInt(Rm);
let datasize : integer{} = 8 &lt;&lt; scale;
let regsize : integer{} = if datasize == 64 then 64 else 32;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = TRUE;</p>
    </div>
  
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">let offset : bits(64) = ExtendReg{}(m, extend_type, shift);
var address : bits(64);

let privileged : boolean = PSTATE.EL != <a href="shared_pseudocode.html#global_EL0" title="">EL0</a>;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescGPR(MemOp_LOAD, nontemporal, privileged,
                                                  tagchecked, t);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);

let data : bits(datasize) = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{datasize}(address, accdesc);
<a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{regsize}(t) = ZeroExtend{regsize}(data);</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
