Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr  4 16:47:38 2019
| Host         : ThinkPad-T470 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file TailLights_control_sets_placed.rpt
| Design       : TailLights
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             174 |           50 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------------------------------+------------------+------------------+----------------+
|     Clock Signal    |                       Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------------------------------+------------------+------------------+----------------+
|  clockDivider/clock |                                                          | left_IBUF        |                1 |              1 |
|  clockDivider/clock |                                                          | right_IBUF       |                1 |              1 |
|  clockDivider/clock |                                                          | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG      | leftLoop/brightnessControllerB/led_count[15]_i_1__0_n_0  | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG      | leftLoop/brightnessControllerA/led_count[15]_i_1_n_0     | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG      | leftLoop/brightnessControllerC/led_count[15]_i_1__1_n_0  | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG      | rightLoop/brightnessControllerA/led_count[15]_i_1__2_n_0 | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG      | rightLoop/brightnessControllerB/led_count[15]_i_1__3_n_0 | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG      | rightLoop/brightnessControllerC/led_count[15]_i_1__4_n_0 | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG      |                                                          | reset_IBUF       |               53 |            193 |
+---------------------+----------------------------------------------------------+------------------+------------------+----------------+


