INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/PC_Cotroller/PC_Cotroller.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/PC_Cotroller/PC_Cotroller.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/lab8_code_template/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/PC_Cotroller/PC_Cotroller.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/lab8_code_template/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/lab8_code_template/main_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/controller/tbtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbtb
