<profile>

<section name = "Vivado HLS Report for 'up_sampling2d_fix16'" level="0">
<item name = "Date">Tue Dec 17 15:43:24 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.173, 1.60</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4945, 38561, 4945, 38561, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4944, 38560, 618 ~ 2410, -, -, 8 ~ 16, no</column>
<column name=" + Loop 1.1">616, 2408, 44 ~ 86, -, -, 14 ~ 28, no</column>
<column name="  ++ Loop 1.1.1">42, 84, 3, -, -, 14 ~ 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 261</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 83</column>
<column name="Register">-, -, 148, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_cast_fu_241_p2">*, 0, 0, 41, 8, 5</column>
<column name="tmp3_fu_256_p2">*, 0, 0, 51, 9, 6</column>
<column name="next_mul3_fu_173_p2">+, 0, 0, 15, 9, 9</column>
<column name="next_mul_fu_178_p2">+, 0, 0, 15, 8, 8</column>
<column name="out_d_1_fu_192_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_1_fu_207_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_1_fu_270_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp2_fu_246_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_4_fu_304_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_fu_231_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_s_fu_290_p2">+, 0, 0, 12, 12, 12</column>
<column name="exitcond2_fu_202_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond3_fu_187_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond_fu_265_p2">icmp, 0, 0, 11, 6, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="out_d_reg_100">9, 2, 5, 10</column>
<column name="out_h_reg_135">9, 2, 5, 10</column>
<column name="out_w_reg_146">9, 2, 5, 10</column>
<column name="phi_mul2_reg_123">9, 2, 9, 18</column>
<column name="phi_mul_reg_111">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="input_load_reg_402">16, 0, 16, 0</column>
<column name="next_mul3_reg_348">9, 0, 9, 0</column>
<column name="next_mul_reg_353">8, 0, 8, 0</column>
<column name="out_d_1_reg_361">5, 0, 5, 0</column>
<column name="out_d_reg_100">5, 0, 5, 0</column>
<column name="out_h_1_reg_369">5, 0, 5, 0</column>
<column name="out_h_reg_135">5, 0, 5, 0</column>
<column name="out_w_1_reg_387">5, 0, 5, 0</column>
<column name="out_w_reg_146">5, 0, 5, 0</column>
<column name="phi_mul2_reg_123">9, 0, 9, 0</column>
<column name="phi_mul_reg_111">8, 0, 8, 0</column>
<column name="tmp1_cast_reg_374">12, 0, 12, 0</column>
<column name="tmp3_reg_379">14, 0, 14, 0</column>
<column name="tmp_1_cast_reg_328">5, 0, 8, 3</column>
<column name="tmp_2_reg_343">5, 0, 12, 7</column>
<column name="tmp_3_cast_reg_333">6, 0, 9, 3</column>
<column name="tmp_4_cast_reg_338">6, 0, 14, 8</column>
<column name="tmp_4_reg_397">14, 0, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="input_height">in, 5, ap_none, input_height, scalar</column>
<column name="input_width">in, 5, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_depth">in, 6, ap_none, output_depth, scalar</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
