Fitter report for SoC_Test
Mon May  2 16:08:09 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Interconnect Usage Summary
 27. Other Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+-------------------------------------+-------------------------------------------------+
; Fitter Status                       ; Successful - Mon May  2 16:08:09 2016           ;
; Quartus II 32-bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; SoC_Test                                        ;
; Top-level Entity Name               ; SoC_Test                                        ;
; Family                              ; Cyclone V                                       ;
; Device                              ; 5CSXFC6D6F31C8ES                                ;
; Timing Models                       ; Preliminary                                     ;
; Logic utilization (in ALMs)         ; 417 / 41,910 ( < 1 % )                          ;
; Total registers                     ; 752                                             ;
; Total pins                          ; 115 / 499 ( 23 % )                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0 / 5,662,720 ( 0 % )                           ;
; Total DSP Blocks                    ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs                  ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers     ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers       ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX ATT Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                          ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                          ; 1 / 4 ( 25 % )                                  ;
+-------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C8ES    ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Regenerate full fit report during ECO compiles                             ; On                  ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Clamping Diode                                                             ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                      ;
+---------------------------------------+--------------------------------------+
; Pin Name                              ; Reason                               ;
+---------------------------------------+--------------------------------------+
; memory_mem_a[0]                       ; Missing slew rate                    ;
; memory_mem_a[1]                       ; Missing slew rate                    ;
; memory_mem_a[2]                       ; Missing slew rate                    ;
; memory_mem_a[3]                       ; Missing slew rate                    ;
; memory_mem_a[4]                       ; Missing slew rate                    ;
; memory_mem_a[5]                       ; Missing slew rate                    ;
; memory_mem_a[6]                       ; Missing slew rate                    ;
; memory_mem_a[7]                       ; Missing slew rate                    ;
; memory_mem_a[8]                       ; Missing slew rate                    ;
; memory_mem_a[9]                       ; Missing slew rate                    ;
; memory_mem_a[10]                      ; Missing slew rate                    ;
; memory_mem_a[11]                      ; Missing slew rate                    ;
; memory_mem_a[12]                      ; Missing slew rate                    ;
; memory_mem_a[13]                      ; Missing slew rate                    ;
; memory_mem_a[14]                      ; Missing slew rate                    ;
; memory_mem_ba[0]                      ; Missing slew rate                    ;
; memory_mem_ba[1]                      ; Missing slew rate                    ;
; memory_mem_ba[2]                      ; Missing slew rate                    ;
; memory_mem_cke                        ; Missing slew rate                    ;
; memory_mem_cs_n                       ; Missing slew rate                    ;
; memory_mem_ras_n                      ; Missing slew rate                    ;
; memory_mem_cas_n                      ; Missing slew rate                    ;
; memory_mem_we_n                       ; Missing slew rate                    ;
; memory_mem_reset_n                    ; Missing slew rate                    ;
; memory_mem_odt                        ; Missing slew rate                    ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Missing drive strength and slew rate ;
; user_led_fpga[0]                      ; Missing drive strength and slew rate ;
; user_led_fpga[1]                      ; Missing drive strength and slew rate ;
; user_led_fpga[2]                      ; Missing drive strength and slew rate ;
; user_led_fpga[3]                      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Missing drive strength and slew rate ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Missing drive strength and slew rate ;
+---------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                    ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                        ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                    ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; clk_50m_fpga~inputCLKENA0                                                                                                                                                                                                                                                                                                                               ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                         ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                ;
+-----------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                 ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------+---------------+----------------------------+
; PLL Compensation Mode       ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; SoC_Test                                    ;              ; u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                  ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+--------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2133 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2133 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                     ;
+-------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------+
; Partition Name                      ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                          ;
+-------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------+
; Top                                 ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                   ;
; soc_system_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border ;
; hard_block:auto_generated_inst      ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                    ;
+-------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                  ;
+-------------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                      ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+-------------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                                 ; 1330    ; 0                 ; N/A                     ; Source File       ;
; soc_system_hps_hps_io_border:border ; 790     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst      ; 13      ; 0                 ; N/A                     ; Source File       ;
+-------------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/vladis/Plocha/sockit_linux/HW_SoCkit/output_files/SoC_Test.pin.


+---------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                         ;
+-------------------------------------------------------------+-----------------+-------+
; Resource                                                    ; Usage           ; %     ;
+-------------------------------------------------------------+-----------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 417 / 41,910    ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 417             ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 440 / 41,910    ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 227             ;       ;
;         [b] ALMs used for LUT logic                         ; 182             ;       ;
;         [c] ALMs used for registers                         ; 31              ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0               ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 26 / 41,910     ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 41,910      ; < 1 % ;
;         [a] Due to location constrained logic               ; 0               ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2               ;       ;
;         [c] Due to LAB input limits                         ; 1               ;       ;
;         [d] Due to virtual I/Os                             ; 0               ;       ;
;                                                             ;                 ;       ;
; Difficulty packing design                                   ; Low             ;       ;
;                                                             ;                 ;       ;
; Total LABs:  partially or completely used                   ; 53 / 4,191      ; 1 %   ;
;     -- Logic LABs                                           ; 53              ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0               ;       ;
;                                                             ;                 ;       ;
; Combinational ALUT usage for logic                          ; 710             ;       ;
;     -- 7 input functions                                    ; 2               ;       ;
;     -- 6 input functions                                    ; 111             ;       ;
;     -- 5 input functions                                    ; 111             ;       ;
;     -- 4 input functions                                    ; 223             ;       ;
;     -- <=3 input functions                                  ; 263             ;       ;
; Combinational ALUT usage for route-throughs                 ; 14              ;       ;
; Dedicated logic registers                                   ; 526             ;       ;
;     -- By type:                                             ;                 ;       ;
;         -- Primary logic registers                          ; 514 / 83,820    ; < 1 % ;
;         -- Secondary logic registers                        ; 12 / 83,820     ; < 1 % ;
;     -- By function:                                         ;                 ;       ;
;         -- Design implementation registers                  ; 516             ;       ;
;         -- Routing optimization registers                   ; 10              ;       ;
;                                                             ;                 ;       ;
; Virtual pins                                                ; 0               ;       ;
; I/O pins                                                    ; 115 / 499       ; 23 %  ;
;     -- Clock pins                                           ; 1 / 11          ; 9 %   ;
;     -- Dedicated input pins                                 ; 0 / 39          ; 0 %   ;
; I/O registers                                               ; 226             ;       ;
;                                                             ;                 ;       ;
; Hard processor system peripheral utilization                ;                 ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % ) ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % ) ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )   ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % ) ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % ) ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % ) ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % ) ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % ) ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )   ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )   ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )   ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )   ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )   ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % ) ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )   ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )   ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )  ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )   ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )   ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )   ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % ) ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )   ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )   ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )  ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )  ;       ;
;                                                             ;                 ;       ;
; Global signals                                              ; 3               ;       ;
; M10K blocks                                                 ; 0 / 553         ; 0 %   ;
; Total MLAB memory bits                                      ; 0               ;       ;
; Total block memory bits                                     ; 0 / 5,662,720   ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 5,662,720   ; 0 %   ;
; Total DSP Blocks                                            ; 0 / 112         ; 0 %   ;
; Fractional PLLs                                             ; 0 / 6           ; 0 %   ;
; Global clocks                                               ; 3 / 16          ; 19 %  ;
; Quadrant clocks                                             ; 0 / 66          ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18          ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100         ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100         ; 0 %   ;
; JTAGs                                                       ; 0 / 1           ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1           ; 0 %   ;
; CRC blocks                                                  ; 0 / 1           ; 0 %   ;
; Remote update blocks                                        ; 0 / 1           ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9           ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9           ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9           ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9           ; 0 %   ;
; Channel PLLs                                                ; 0 / 9           ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4           ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2           ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 0% / 0% / 0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 6% / 6% / 6%    ;       ;
; Maximum fan-out                                             ; 704             ;       ;
; Highest non-global fan-out                                  ; 198             ;       ;
; Total fan-out                                               ; 6706            ;       ;
; Average fan-out                                             ; 3.10            ;       ;
+-------------------------------------------------------------+-----------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                ;
+-------------------------------------------------------------+-----------------------+-------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; soc_system_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 421 / 41910 ( 1 % )   ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 421                   ; 0                                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 440 / 41910 ( 1 % )   ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 227                   ; 0                                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 182                   ; 0                                   ; 0                              ;
;         [c] ALMs used for registers                         ; 31                    ; 0                                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 22 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )                   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                   ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                                   ; 0                              ;
;         [c] Due to LAB input limits                         ; 1                     ; 0                                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                 ; Low                            ;
;                                                             ;                       ;                                     ;                                ;
; Total LABs:  partially or completely used                   ; 53 / 4191 ( 1 % )     ; 0 / 4191 ( 0 % )                    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 53                    ; 0                                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Combinational ALUT usage for logic                          ; 710                   ; 0                                   ; 0                              ;
;     -- 7 input functions                                    ; 2                     ; 0                                   ; 0                              ;
;     -- 6 input functions                                    ; 111                   ; 0                                   ; 0                              ;
;     -- 5 input functions                                    ; 111                   ; 0                                   ; 0                              ;
;     -- 4 input functions                                    ; 223                   ; 0                                   ; 0                              ;
;     -- <=3 input functions                                  ; 263                   ; 0                                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 14                    ; 0                                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                   ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                   ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                   ; 0                              ;
;     -- By type:                                             ;                       ;                                     ;                                ;
;         -- Primary logic registers                          ; 514 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                   ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 12 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                     ;                                ;
;         -- Design implementation registers                  ; 516                   ; 0                                   ; 0                              ;
;         -- Routing optimization registers                   ; 10                    ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
;                                                             ;                       ;                                     ;                                ;
; Virtual pins                                                ; 0                     ; 0                                   ; 0                              ;
; I/O pins                                                    ; 54                    ; 60                                  ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                 ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                                   ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                                   ; 0                              ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                      ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                     ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                      ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                 ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                    ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                   ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                    ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                      ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                  ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                   ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                     ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                     ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                   ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                    ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                     ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                       ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                    ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                      ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                     ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                     ;                                ;
; Connections                                                 ;                       ;                                     ;                                ;
;     -- Input Connections                                    ; 900                   ; 65                                  ; 62                             ;
;     -- Registered Input Connections                         ; 529                   ; 0                                   ; 0                              ;
;     -- Output Connections                                   ; 73                    ; 89                                  ; 865                            ;
;     -- Registered Output Connections                        ; 0                     ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Internal Connections                                        ;                       ;                                     ;                                ;
;     -- Total Connections                                    ; 4992                  ; 5151                                ; 931                            ;
;     -- Registered Connections                               ; 2160                  ; 100                                 ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; External Connections                                        ;                       ;                                     ;                                ;
;     -- Top                                                  ; 0                     ; 46                                  ; 927                            ;
;     -- soc_system_hps_hps_io_border:border                  ; 46                    ; 108                                 ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 927                   ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Partition Interface                                         ;                       ;                                     ;                                ;
;     -- Input Ports                                          ; 16                    ; 11                                  ; 63                             ;
;     -- Output Ports                                         ; 45                    ; 41                                  ; 74                             ;
;     -- Bidir Ports                                          ; 54                    ; 54                                  ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Registered Ports                                            ;                       ;                                     ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                   ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                   ; 0                              ;
;                                                             ;                       ;                                     ;                                ;
; Port Connectivity                                           ;                       ;                                     ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                   ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                   ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                   ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                   ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; clk_50m_fpga                          ; K14   ; 8A       ; 32           ; 81           ; 0            ; 527                   ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; memory_oct_rzqin                      ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ;
; user_pb_fpga[0]                       ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; user_pb_fpga[1]                       ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; user_pb_fpga[2]                       ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; user_pb_fpga[3]                       ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; D24   ; 7A       ; 74           ; 81           ; 4            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]                       ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]                      ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]                      ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]                      ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[13]                      ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[14]                      ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]                       ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]                       ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]                       ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]                       ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]                       ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]                       ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]                       ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]                       ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]                       ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]                      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]                      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]                      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n                      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck                         ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n                       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke                        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n                       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[0]                      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[1]                      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[2]                      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[3]                      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt                        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n                      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n                    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n                       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; user_led_fpga[0]                      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; user_led_fpga[1]                      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; user_led_fpga[2]                      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; user_led_fpga[3]                      ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name                                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                        ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                                                                                                                                                      ; Output Enable Group ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; hps_0_hps_io_hps_io_emac1_inst_MDIO ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_CMD   ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_D0    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_D1    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_D2    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_D3    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D0    ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D1    ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D2    ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D3    ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D4    ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D5    ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D6    ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_D7    ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no              ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                               ; 0                   ; Off                         ; User                 ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ; -                   ;
; memory_mem_dq[0]                    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[10]                   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[11]                   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[12]                   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[13]                   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[14]                   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[15]                   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[16]                   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[17]                   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dq[18]                   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[19]                   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[1]                    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dq[20]                   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[21]                   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[22]                   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[23]                   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[24]                   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[25]                   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dq[26]                   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[27]                   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[28]                   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[29]                   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[2]                    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; memory_mem_dq[30]                   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[31]                   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[3]                    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; memory_mem_dq[4]                    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; memory_mem_dq[5]                    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; memory_mem_dq[6]                    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; memory_mem_dq[7]                    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; memory_mem_dq[8]                    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; memory_mem_dq[9]                    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; memory_mem_dqs[0]                   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs[1]                   ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs[2]                   ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs[3]                   ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; memory_mem_dqs_n[0]                 ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; memory_mem_dqs_n[1]                 ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; memory_mem_dqs_n[2]                 ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; memory_mem_dqs_n[3]                 ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 8 / 32 ( 25 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 45 ( 51 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 57 ( 84 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                        ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A12      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A14      ; 455        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_NXT     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D4      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C       ; hps_0_hps_io_hps_io_sdio_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 415        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ; 122        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA22     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB1      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                          ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                                  ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB14     ;            ; 3B       ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 225        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB29     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC1      ; 35         ; B0L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                      ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC15     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC19     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ;            ; 5A       ; VREFB5AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC26     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; user_led_fpga[3]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; user_pb_fpga[2]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; user_led_fpga[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; user_pb_fpga[3]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD15     ;            ;          ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ; 39         ; B0L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                      ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0                ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                      ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; user_pb_fpga[0]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; user_led_fpga[2]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; user_pb_fpga[1]                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; user_led_fpga[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF17     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF27     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG14     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG24     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH1      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH11     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH21     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH26     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ3      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ8      ;            ; 3B       ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ18     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ23     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ28     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ30     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK5      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK15     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK17     ;            ; 4A       ; VREFB4AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK25     ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B9       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B14      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 441        ; 7C       ; hps_0_hps_io_hps_io_sdio_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B18      ; 418        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_MDC    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B24      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; memory_mem_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C6       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C14      ; 448        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D5      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_STP     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; hps_0_hps_io_hps_io_sdio_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C21      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C26      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; memory_mem_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; memory_mem_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; memory_mem_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D8       ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D13      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D6      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C       ; hps_0_hps_io_hps_io_sdio_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D21      ; 419        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D23      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; hps_0_hps_io_hps_io_uart0_inst_TX     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; memory_oct_rzqin                      ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; memory_mem_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; memory_mem_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E14      ; 454        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_DIR     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS                   ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E24      ; 403        ; 7A       ; hps_0_hps_io_hps_io_uart0_inst_RX     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; memory_mem_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; memory_mem_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; memory_mem_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                            ; bidir  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F7       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F17      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; hps_0_hps_io_hps_io_sdio_inst_CMD     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; memory_mem_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; memory_mem_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; memory_mem_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; memory_mem_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                                ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G9       ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G16      ; 444        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 432        ; 7C       ; hps_0_hps_io_hps_io_sdio_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 362        ; 6A       ; memory_mem_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; memory_mem_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; memory_mem_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                                ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H19      ; 406        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H24      ; 364        ; 6A       ; memory_mem_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; memory_mem_a[14]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; memory_mem_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; memory_mem_odt                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H30      ; 337        ; 6A       ; memory_mem_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                              ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J8       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J15      ;            ;          ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                         ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; memory_mem_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; memory_mem_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; memory_mem_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 346        ; 6A       ; memory_mem_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; memory_mem_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; memory_mem_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                                ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; clk_50m_fpga                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 336        ; 6A       ; memory_mem_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; memory_mem_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; memory_mem_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; memory_mem_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; memory_mem_dm[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; memory_mem_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                                ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                                ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                                ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                            ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; memory_mem_ck_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; memory_mem_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; memory_mem_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; memory_mem_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; memory_mem_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; memory_mem_cke                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_D7      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; memory_mem_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M23      ; 348        ; 6A       ; memory_mem_ck                         ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 314        ; 6A       ; memory_mem_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; memory_mem_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; memory_mem_dm[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; memory_mem_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 11         ; B2L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; hps_0_hps_io_hps_io_usb1_inst_CLK     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; memory_mem_dqs[0]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 318        ; 6A       ; memory_mem_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; memory_mem_dqs[1]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; memory_mem_dq[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; memory_mem_dq[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; memory_mem_dq[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                                   ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                                   ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; memory_mem_dq[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; memory_mem_dq[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; memory_mem_dq[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; memory_mem_dq[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P30      ; 301        ; 6B       ; memory_mem_reset_n                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; memory_mem_dqs_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; memory_mem_dqs[2]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; memory_mem_dqs_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; memory_mem_dqs[3]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; memory_mem_dq[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; memory_mem_dq[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; memory_mem_dm[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; memory_mem_dq[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                                   ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                                   ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T26      ; 304        ; 6B       ; memory_mem_dq[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; memory_mem_dq[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; memory_mem_dq[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ; 23         ; B1L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                                 ; bidir  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U21      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ; 306        ; 6B       ; memory_mem_dq[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U29      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V19      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V30      ; 281        ; 6B       ; memory_mem_dq[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ; 27         ; B1L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                                   ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                                   ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W18      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W28      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; memory_mem_dq[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; memory_mem_dm[3]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y20      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y25      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT                        ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y30      ;            ;          ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SoC_Test                                                                                                                                                 ; 416.5 (0.5)          ; 438.5 (0.5)                      ; 24.5 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 710 (1)             ; 526 (0)                   ; 226 (226)     ; 0                 ; 0     ; 0          ; 115  ; 0            ; |SoC_Test                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |soc_system:u0|                                                                                                                                        ; 416.0 (0.0)          ; 438.0 (0.0)                      ; 24.5 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 709 (0)             ; 526 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                                                           ; 47.0 (27.9)          ; 48.8 (28.8)                      ; 2.1 (1.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 83 (48)             ; 12 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_address_alignment:align_address_to_size|                                                                                          ; 19.1 (19.1)          ; 20.0 (20.0)                      ; 1.1 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 35 (35)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                ; soc_system   ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                                                                         ; 39.0 (0.0)           ; 39.9 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                                                       ; 39.0 (37.5)          ; 39.9 (38.3)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (53)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                       ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                     ; soc_system   ;
;       |altera_merlin_burst_adapter:burst_adapter_001|                                                                                                     ; 37.5 (0.0)           ; 37.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                                                       ; 37.5 (35.7)          ; 37.5 (35.8)                      ; 0.4 (0.4)                                         ; 0.4 (0.3)                        ; 0.0 (0.0)            ; 54 (51)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                 ; soc_system   ;
;       |altera_merlin_burst_adapter:burst_adapter_002|                                                                                                     ; 24.1 (0.0)           ; 24.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                                                       ; 24.1 (24.1)          ; 24.6 (24.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                       ; soc_system   ;
;       |altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|                                                                        ; 12.6 (4.5)           ; 12.8 (4.5)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                                  ; 8.1 (8.1)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; soc_system   ;
;       |altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|                                                         ; 12.2 (3.8)           ; 12.2 (3.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                                  ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; soc_system   ;
;       |altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|                                                                         ; 10.7 (4.3)           ; 12.3 (5.0)                       ; 1.6 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (10)             ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                                  ; 6.4 (6.4)            ; 7.3 (7.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; soc_system   ;
;       |altera_merlin_traffic_limiter:limiter|                                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                                                         ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; soc_system   ;
;       |number_generator:lfsr_0|                                                                                                                           ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|number_generator:lfsr_0                                                                                                                                                                                                                                                                                                      ; work         ;
;          |LFSR:gen1|                                                                                                                                      ; 2.3 (0.3)            ; 2.7 (0.3)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|number_generator:lfsr_0|LFSR:gen1                                                                                                                                                                                                                                                                                            ; work         ;
;             |74164b:inst|                                                                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst                                                                                                                                                                                                                                                                                ; work         ;
;             |74164b:inst4|                                                                                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst4                                                                                                                                                                                                                                                                               ; work         ;
;             |74164b:inst5|                                                                                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst5                                                                                                                                                                                                                                                                               ; work         ;
;             |74164b:inst6|                                                                                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst6                                                                                                                                                                                                                                                                               ; work         ;
;       |soc_system_addr_router:addr_router|                                                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_addr_router:addr_router                                                                                                                                                                                                                                                                                           ; soc_system   ;
;       |soc_system_addr_router:addr_router_001|                                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_addr_router:addr_router_001                                                                                                                                                                                                                                                                                       ; soc_system   ;
;       |soc_system_cmd_xbar_demux:cmd_xbar_demux|                                                                                                          ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |soc_system_cmd_xbar_demux:cmd_xbar_demux_001|                                                                                                      ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_cmd_xbar_mux:cmd_xbar_mux|                                                                                                              ; 18.2 (16.2)          ; 18.2 (16.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (45)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; soc_system   ;
;       |soc_system_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                          ; 14.8 (12.6)          ; 14.5 (12.2)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 41 (37)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                   ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_cmd_xbar_mux:cmd_xbar_mux_002|                                                                                                          ; 11.8 (9.4)           ; 11.8 (9.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (26)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                   ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_hps:hps|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_hps_fpga_interfaces:fpga_interfaces|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_hps_hps_io:hps_io|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |soc_system_hps_hps_io_border:border|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_led:led|                                                                                                                                ; 5.9 (5.9)            ; 6.4 (6.4)                        ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led:led                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;       |soc_system_led_s1_translator:led_s1_translator|                                                                                                    ; 3.9 (0.0)            ; 4.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator:led_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                                               ; 3.9 (3.9)            ; 4.7 (4.7)                        ; 1.2 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                              ; soc_system   ;
;       |soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                ; 7.5 (0.0)            ; 8.3 (0.0)                        ; 1.4 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                              ; 7.5 (7.5)            ; 8.3 (8.3)                        ; 1.4 (1.4)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                         ; soc_system   ;
;       |soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 27.1 (0.0)           ; 30.5 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                              ; 27.1 (27.1)          ; 30.5 (30.5)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                          ; soc_system   ;
;       |soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                 ; 3.9 (0.0)            ; 5.0 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                              ; 3.9 (3.9)            ; 5.0 (5.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                          ; soc_system   ;
;       |soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 20.1 (0.0)           ; 20.6 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                ; 20.1 (20.1)          ; 20.6 (20.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                               ; soc_system   ;
;       |soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 20.5 (0.0)           ; 21.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                ; 20.5 (20.5)          ; 21.2 (21.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                ; soc_system   ;
;       |soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 18.4 (0.0)           ; 22.3 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                ; 18.4 (18.4)          ; 22.3 (22.3)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                ; soc_system   ;
;       |soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|                                                                      ; 10.3 (0.0)           ; 13.3 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|                                                                                ; 10.3 (10.3)          ; 13.3 (13.3)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_pb:pb|                                                                                                                                  ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_pb:pb                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_pb_s1_translator:pb_s1_translator|                                                                                                      ; 2.7 (0.0)            ; 3.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_slave_translator:pb_s1_translator|                                                                                                ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_rsp_xbar_demux:rsp_xbar_demux|                                                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |soc_system_rsp_xbar_demux:rsp_xbar_demux_001|                                                                                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_rsp_xbar_demux:rsp_xbar_demux_002|                                                                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_rsp_xbar_mux:rsp_xbar_mux|                                                                                                              ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |soc_system_rsp_xbar_mux:rsp_xbar_mux_001|                                                                                                          ; 27.5 (27.5)          ; 27.5 (27.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoC_Test|soc_system:u0|soc_system_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                     ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                        ;
+---------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                                  ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; memory_mem_a[0]                       ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]                       ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]                       ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]                       ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]                       ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]                       ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]                       ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]                       ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]                       ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]                       ; Output   ; --    ; --   ; --   ; --   ; (17)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]                      ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]                      ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]                      ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]                      ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]                      ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]                      ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]                      ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]                      ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck                         ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n                       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke                        ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n                       ; Output   ; --    ; --   ; --   ; --   ; (16)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n                      ; Output   ; --    ; --   ; --   ; --   ; (14)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n                      ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n                       ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n                    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt                        ; Output   ; --    ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                      ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                      ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                      ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                      ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_fpga[0]                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_fpga[1]                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_fpga[2]                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; user_led_fpga[3]                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                      ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                      ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                      ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                      ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                      ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                      ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                      ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                      ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                      ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                      ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                     ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                     ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                     ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                     ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                     ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                     ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]                     ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]                     ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]                     ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]                     ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]                     ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]                     ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]                     ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]                     ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]                     ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]                     ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]                     ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]                     ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]                     ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]                     ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]                     ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]                     ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; clk_50m_fpga                          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_pb_fpga[0]                       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_pb_fpga[1]                       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_pb_fpga[2]                       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; user_pb_fpga[3]                       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 2       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_0_hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; clk_50m_fpga                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; user_pb_fpga[0]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_pb:pb|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; user_pb_fpga[1]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_pb:pb|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; user_pb_fpga[2]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_pb:pb|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; user_pb_fpga[3]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_pb:pb|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                ; Location                              ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; clk_50m_fpga                                                                                                                                                                                                                                                                                                                                                        ; PIN_K14                               ; 527     ; Clock         ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~1                                                                                                                                                                                                                               ; LABCELL_X45_Y40_N36                   ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y40_N6                    ; 6       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                           ; LABCELL_X40_Y40_N30                   ; 30      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                              ; MLABCELL_X39_Y40_N42                  ; 29      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                  ; FF_X40_Y39_N26                        ; 25      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                           ; LABCELL_X36_Y37_N36                   ; 23      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                              ; LABCELL_X36_Y37_N27                   ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                  ; FF_X37_Y37_N50                        ; 10      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                               ; LABCELL_X45_Y36_N39                   ; 36      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                                  ; LABCELL_X45_Y36_N30                   ; 30      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                      ; FF_X42_Y36_N26                        ; 25      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                           ; LABCELL_X40_Y36_N27                   ; 10      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                            ; LABCELL_X36_Y38_N45                   ; 10      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                            ; LABCELL_X45_Y38_N27                   ; 9       ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|internal_valid~0                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y40_N6                    ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y40_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y40_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                             ; FF_X88_Y34_N1                         ; 523     ; Async. clear  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y40_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y40_N39                   ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                           ; LABCELL_X36_Y37_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~0                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y37_N33                   ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                               ; LABCELL_X45_Y36_N36                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y36_N42                   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                        ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear  ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led:led|always0~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y36_N57                   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                        ; LABCELL_X40_Y36_N9                    ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                         ; LABCELL_X36_Y38_N33                   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                         ; MLABCELL_X39_Y38_N54                  ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                              ; MLABCELL_X47_Y36_N33                  ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                 ; LABCELL_X40_Y36_N36                   ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                               ; LABCELL_X36_Y38_N39                   ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                  ; LABCELL_X36_Y38_N51                   ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                               ; MLABCELL_X39_Y39_N3                   ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                  ; LABCELL_X45_Y38_N42                   ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                    ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; clk_50m_fpga                                                                                                                            ; PIN_K14                               ; 527     ; Global Clock         ; GCLK14           ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X88_Y34_N1                         ; 523     ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK15           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                 ; 198     ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                       ; 110     ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                       ; 110     ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                       ; 110     ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                       ; 110     ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_002|src1_valid~0                                                                                                                                                                                                                                                                                                              ; 47      ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                                    ; 47      ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                                                ; 40      ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                                ; 40      ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                                                                    ; 39      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                                                ; 36      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                   ; 35      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                   ; 35      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                   ; 35      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                   ; 35      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                        ; 34      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                 ; 33      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                 ; 33      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                          ; 32      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                                            ; 30      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                                                   ; 30      ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[0]                                                                                                                                                                                                                                                                                                                ; 30      ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                                                ; 30      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                                               ; 29      ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                                     ; 29      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always4~0                                                                                                                          ; 28      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; 28      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; 27      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; 27      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                                   ; 25      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                                       ; 25      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                                            ; 23      ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                                                  ; 23      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                          ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                           ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; 22      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                ; 21      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                               ; 21      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                ; 21      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                                               ; 19      ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                              ; 19      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                          ; 17      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                          ; 17      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                          ; 17      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                          ; 17      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                  ; 15      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                  ; 15      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                  ; 15      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                  ; 15      ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                  ; 15      ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                ; 15      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2]                                                                                                                                                                                                                                                                                     ; 15      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1]                                                                                                                                                                                                                                                                                     ; 15      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; 14      ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_002|src0_valid~0                                                                                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~1                                                                                                                                                                                                                                                ; 13      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[3]                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[0]                                                                                                                                                                                                                                                                                      ; 12      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                             ; 11      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                        ; 11      ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; 11      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1]                                                                                                                                                                                                                                                                                    ; 11      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                    ; 11      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                                  ; 10      ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                   ; 10      ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                                   ; 10      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0]                                                                                                                                                                                                                                                                                     ; 10      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[0]                                                                                                                                                                                                                                                                                      ; 10      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[1]                                                                                                                                                                                                                                                                                      ; 10      ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                        ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                        ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                        ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                        ; 9       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                                   ; 9       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                                             ; 9       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; 9       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; 9       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; 9       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; 9       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; 9       ;
; soc_system:u0|soc_system_addr_router:addr_router|Equal1~0                                                                                                                                                                                                                                                                                                                            ; 9       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                               ; 9       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                                                                                                                                                                  ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[2]                                                                                                                                                                                                                                                                                      ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[1]                                                                                                                                                                                                                                                                                      ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[2]                                                                                                                                                                                                                                                                                     ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[1]                                                                                                                                                                                                                                                                                     ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[0]                                                                                                                                                                                                                                                                                     ; 9       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                         ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                         ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                         ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                         ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[3]                                                                                                                                                                       ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[2]                                                                                                                                                                       ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[1]                                                                                                                                                                       ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[0]                                                                                                                                                                       ; 8       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                         ; 8       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~0                                                                                                                                                                                                                                   ; 8       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~0                                                                                                                                                                                                                                   ; 8       ;
; soc_system:u0|soc_system_led:led|always0~1                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                                                                                                                                                                   ; 8       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                                                             ; 8       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                                                                 ; 8       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                                                                                                                                                   ; 8       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                                                                                                                                             ; 8       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                                                                                        ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[3]                                                                                                                                                                                                                                                                                      ; 8       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                              ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                                                                                             ; 7       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux|src1_valid~1                                                                                                                                                                                                                                                                                                                  ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~0                                                                                                                                                                                                                                       ; 7       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux|src2_valid~1                                                                                                                                                                                                                                                                                                                  ; 7       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[2]~3                                                                                                                                                                                                                                            ; 7       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[3]~2                                                                                                                                                                                                                                            ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                     ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                           ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                   ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                       ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                           ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                   ; 7       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                               ; 7       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                              ; 7       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ; 7       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[2]                                                                                                                                                                                                                                                                                      ; 7       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                       ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[6]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[5]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[4]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[3]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[2]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[1]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_delayctrl[0]                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[3]                                                                                                                                                ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[2]                                                                                                                                                ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[1]                                                                                                                                                ; 6       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                        ; 6       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                                                                                                                  ; 6       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                                                                                                                      ; 6       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                                                                                           ; 6       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                  ; 6       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt~0                                                                                                                                                                                                                  ; 6       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                                                                                                                                                                                                             ; 6       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                                                              ; 6       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                              ; 6       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                                                             ; 6       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                                              ; 6       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                                                       ; 6       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                ; 6       ;
; soc_system:u0|soc_system_addr_router:addr_router_001|Equal2~0                                                                                                                                                                                                                                                                                                                        ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                               ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                               ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                               ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                               ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                              ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                              ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                              ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                               ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                               ; 6       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                               ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[1]                                                                                                                                                                                                                                                                                    ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_WLAST[0]                                                                                                                                                                                                                                                                                      ; 6       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARVALID[0]                                                                                                                                                                                                                                                                                    ; 6       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                           ; 5       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                    ; 5       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                               ; 5       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                               ; 5       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                               ; 5       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                               ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_in_size[0]~0                                                                                                                                                                                                                                 ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_in_size[0]~0                                                                                                                                                                                                                                     ; 5       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add2~0                                                                                                                                                                                                                                                                                                         ; 5       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|log2~0                                                                                                                                                                                                                                                                                                         ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                      ; 5       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                                                                                                       ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                          ; 5       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                              ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                      ; 5       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|WideOr1                                                                                                                                                                                                                                                                                                                       ; 5       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|internal_valid~0                                                                                                                                                                                                                                                                                                             ; 5       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                                                      ; 5       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                               ; 5       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                               ; 5       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[4]~1                                                                                                                                                                                                                                            ; 5       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[5]~0                                                                                                                                                                                                                                            ; 5       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                                            ; 5       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                   ; 5       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                   ; 5       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|local_write~0                                                                                                                                                                                                                                                                               ; 5       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                                                                                                                                                                                                                   ; 5       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; 5       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                   ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                                                                                                                                                         ; 5       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                                                                                                                                                         ; 5       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                     ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|ShiftLeft0~3                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|ShiftLeft0~3                                                                                                                                                                                                                                        ; 4       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~5                                                                                                                                                                                                                                               ; 4       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector5~0                                                                                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                          ; 4       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add2~1                                                                                                                                                                                                                                                                                                         ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                              ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2                                                                                                                                                                                                                                  ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[79]                                                                                                                                                                                                                                                                                                                  ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[78]                                                                                                                                                                                                                                                                                                                  ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                                                                                                 ; 4       ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_001|WideOr0~0                                                                                                                                                                                                                                                                                                                 ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                                                          ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[79]                                                                                                                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[78]                                                                                                                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux|WideOr0~0                                                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|write_cp_data[65]~4                                                                                                                                                                                                                                                                                            ; 4       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001|src2_valid~0                                                                                                                                                                                                                                                                                                              ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2                                                                                                                                                                                                                                  ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                                                                                                 ; 4       ;
; soc_system:u0|soc_system_rsp_xbar_demux:rsp_xbar_demux_002|WideOr0~0                                                                                                                                                                                                                                                                                                                 ; 4       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                                                                                       ; 4       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                                                                                                                        ; 4       ;
; soc_system:u0|soc_system_rsp_xbar_mux:rsp_xbar_mux_001|src_payload[0]                                                                                                                                                                                                                                                                                                                ; 4       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                               ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                                                       ; 4       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                              ; 4       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                               ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                                       ; 4       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                       ; 4       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                                                                         ; 4       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                                                                                         ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|local_write~0                                                                                                                                                                                                                                                                                ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|soc_system_addr_router:addr_router_001|src_channel[1]~0                                                                                                                                                                                                                                                                                                                ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1                                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0                                                                                                                                                                                                                                      ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|local_write~0                                                                                                                                                                                                                                                                ; 4       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|soc_system_addr_router:addr_router_001|Equal1~0                                                                                                                                                                                                                                                                                                                        ; 4       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                                                                                                                                                                                                              ; 4       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                                                                                                                                                                                              ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[5]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[4]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARBURST[0]                                                                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[5]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[4]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[3]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[2]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_WVALID[0]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0]                                                                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWVALID[0]                                                                                                                                                                                                                                                                                    ; 4       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                             ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[3]                              ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[2]                              ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[1]                              ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[7]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[6]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[5]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[4]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[3]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[2]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[1]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_outputhalfratebypass[0]                         ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                 ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                           ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                           ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[70]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[71]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[70]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[0]~5                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[71]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[1]~4                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[72]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~4                                                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add8~0                                                                                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~3                                                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~2                                                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[72]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector17~0                                                                                                                                                                                                                                             ; 3       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_payload[0]                                                                                                                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]~2                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]~1                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[65]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[69]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[68]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[67]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[66]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                                   ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]~3                                                                                                                                                                                                                   ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]~2                                                                                                                                                                                                                   ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]~1                                                                                                                                                                                                                   ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                                          ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]                                                                                                                                                                                                                          ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[65]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[69]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[68]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[67]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[66]                                                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                                                                                                                                                                                    ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~0                                                                                                                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_payload[0]                                                                                                                                                                                                                                                                                                                ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]~2                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]~1                                                                                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[65]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[69]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_payload~0                                                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|write_cp_data[69]~3                                                                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[68]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add3~1                                                                                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|write_cp_data[68]~2                                                                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[67]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add3~0                                                                                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|write_cp_data[67]~1                                                                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[66]                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|write_cp_data[66]~0                                                                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|read_latency_shift_reg~0                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                                                                                                   ; 3       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|response_accepted~0                                                                                                                                                                                                                                                                                                          ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[30]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[28]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[27]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[25]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[18]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                               ; 3       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                               ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux|sink_ready~2                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux|sink_ready~1                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux|sink_ready~0                                                                                                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_addr_router:addr_router|Equal2~0                                                                                                                                                                                                                                                                                                                            ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                                                         ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001|sink_ready~2                                                                                                                                                                                                                                                                                                              ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[59]                                                                                                                                                                                                                                 ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001|sink_ready~1                                                                                                                                                                                                                                                                                                              ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[59]                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_cmd_xbar_demux:cmd_xbar_demux_001|sink_ready~0                                                                                                                                                                                                                                                                                                              ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0                                                                                                                                                                                                                                  ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[59]                                                                                                                                                                                                                                 ; 3       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|response_accepted~1                                                                                                                                                                                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[3]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[2]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[1]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_WSTRB[0]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[11]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[10]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[9]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[8]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[7]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[6]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[5]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[4]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[3]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[2]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[1]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWID[0]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[3]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[2]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[1]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWADDR[0]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[11]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[10]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[9]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[8]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[7]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[6]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[5]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[4]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[3]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[2]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[1]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARID[0]                                                                                                                                                                                                                                                                                       ; 3       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~feeder                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~feeder                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_zero_phase_clock                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted                                 ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted                                 ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted                                 ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted                                 ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[7]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[6]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[5]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[4]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[3]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[2]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[1]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_dqsena[0]                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|wire_sd1a_serdataout[0]                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size|out_data[0]~1                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size|out_data[1]~0                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[1]                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size|out_data[0]~1                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector13~1                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector6~0                                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|ShiftLeft0~0                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[77]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Decoder1~3                                                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size|out_data[1]~0                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[1]                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector12~1                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector5~1                                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[73]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|ShiftLeft0~0                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[77]                                                                                                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[2]                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[3]                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~1                                                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[73]                                                                                                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~1                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Decoder0~0                                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]~0                                                                                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                            ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                            ; 2       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]~0                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[2]                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector11~0                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector12~0                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add5~1                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|log2~1                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector4~0                                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_data[39]                                                                                                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_with_offset[3]                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_payload~3                                                                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector10~0                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add5~0                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_payload~2                                                                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24                                                                                                                             ; 2       ;
; soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst|3                                                                                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16                                                                                                                             ; 2       ;
; soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst4|3                                                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8                                                                                                                              ; 2       ;
; soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst5|3                                                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led:led|readdata[2]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0                                                                                                                              ; 2       ;
; soc_system:u0|number_generator:lfsr_0|LFSR:gen1|74164b:inst6|3                                                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0                                                                                                                                                                                                ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|LessThan66~0                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                                                            ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|WideOr0~0                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]~5                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]~4                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]~3                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add4~0                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector1~1                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~0                                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0                                                                                                                                                                                                                                                                            ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|src_payload[0]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|WideOr0~0                                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]~5                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]~4                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add4~0                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector3~0                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter~0                                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector1~3                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0                                                                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|packet_in_progress                                                                                                                                                                                                                                                                                                            ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector3~0                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|WideOr0~0                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]~5                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]~4                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]~3                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add4~0                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[6]                                                                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[3]                                                                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector1~1                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_valid~0                                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rf_source_valid~0                                                                                                                                                                                                                                                            ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[31]                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_pb_s1_translator:pb_s1_translator|altera_merlin_slave_translator:pb_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~2                                                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:pb_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][112]                                                                                                                                             ; 2       ;
; soc_system:u0|soc_system_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|awready~0                                                                                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_addr_router:addr_router|src_channel[1]~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                                                  ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                                                                                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                                                                                                                                                                                                                                ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                                                                                                                                                                                                   ; 2       ;
; soc_system:u0|soc_system_led:led|data_out[3]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_led:led|data_out[2]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_led:led|data_out[1]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|soc_system_led:led|data_out[0]                                                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add7~1                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Add6~1                                                                                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~13                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add0~5                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~17                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~13                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~9                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~5                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~1                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~17                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~13                                                                                                                                                                                                                                             ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~9                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~5                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~1                                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~17                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~13                                                                                                                                                                                                                                         ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~9                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~5                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~1                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|altera_merlin_slave_agent:lfsr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                   ; 1       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                                             ; 1       ;
; soc_system:u0|soc_system_led_s1_translator:led_s1_translator|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                                           ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]~feeder                                                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_lfsr_0_avalon_slave_0_translator:lfsr_0_avalon_slave_0_translator|altera_merlin_slave_translator:lfsr_0_avalon_slave_0_translator|waitrequest_reset_override~feeder                                                                                                                                                                                         ; 1       ;
; user_pb_fpga[3]~input                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; user_pb_fpga[2]~input                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; user_pb_fpga[1]~input                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; user_pb_fpga[0]~input                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; memory_oct_rzqin~input                                                                                                                                                                                                                                                                                                                                                               ; 1       ;
; hps_0_hps_io_hps_io_usb1_inst_NXT~input                                                                                                                                                                                                                                                                                                                                              ; 1       ;
; hps_0_hps_io_hps_io_usb1_inst_DIR~input                                                                                                                                                                                                                                                                                                                                              ; 1       ;
; hps_0_hps_io_hps_io_usb1_inst_CLK~input                                                                                                                                                                                                                                                                                                                                              ; 1       ;
; hps_0_hps_io_hps_io_uart0_inst_RX~input                                                                                                                                                                                                                                                                                                                                              ; 1       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL~input                                                                                                                                                                                                                                                                                                                                          ; 1       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK~input                                                                                                                                                                                                                                                                                                                                          ; 1       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3~input                                                                                                                                                                                                                                                                                                                                            ; 1       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2~input                                                                                                                                                                                                                                                                                                                                            ; 1       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1~input                                                                                                                                                                                                                                                                                                                                            ; 1       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0~input                                                                                                                                                                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D7[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D6[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D5[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D4[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D3[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D2[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D1[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_usb1_inst_D0[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_sdio_inst_D3[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_sdio_inst_D2[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_sdio_inst_D1[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_sdio_inst_D0[0]~input                                                                                                                                                                                                                                                       ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_sdio_inst_CMD[0]~input                                                                                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~input                                                                                                                                                                                                                                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[7].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[6].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[5].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[4].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[3].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[2].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[1].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|output_path_gen[0].oe_reg                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr                                      ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr                                ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr                                      ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr                                ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr                                      ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr                                ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_qvld_fr                                      ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|vfifo_inc_wr_ptr_fr                                ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ena_clock                                          ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_pre_delayed                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int                                     ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int                                     ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int                                     ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_disable_int                                    ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_int                                     ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oe                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_hi                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_lo                                           ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[7]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[6]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[5]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[4]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[3]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[2]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[1]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|ddr_data[0]                                        ; 1       ;
; soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted                                        ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Interconnect Usage Summary                             ;
+----------------------------+---------------------------+
; Interconnect Resource Type ; Usage                     ;
+----------------------------+---------------------------+
; Block interconnects        ; 1,070 / 289,320 ( < 1 % ) ;
; C12 interconnects          ; 18 / 13,420 ( < 1 % )     ;
; C2 interconnects           ; 290 / 119,108 ( < 1 % )   ;
; C4 interconnects           ; 214 / 56,300 ( < 1 % )    ;
; Local interconnects        ; 386 / 84,580 ( < 1 % )    ;
; R14 interconnects          ; 46 / 12,676 ( < 1 % )     ;
; R3 interconnects           ; 522 / 130,992 ( < 1 % )   ;
; R6 interconnects           ; 589 / 266,960 ( < 1 % )   ;
+----------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Other Routing Usage Summary                                           ;
+---------------------------------------------+-------------------------+
; Other Routing Resource Type                 ; Usage                   ;
+---------------------------------------------+-------------------------+
; DQS bus muxes                               ; 4 / 25 ( 16 % )         ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )         ;
; Direct links                                ; 153 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 72 / 156 ( 46 % )       ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14/C12 interconnect drivers                ; 43 / 20,720 ( < 1 % )   ;
; Spine clocks                                ; 8 / 360 ( 2 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                            ; 43           ; 0            ; 43           ; 0            ; 33           ; 115       ; 43           ; 0            ; 115       ; 115       ; 25           ; 70           ; 0            ; 0            ; 0            ; 25           ; 70           ; 0            ; 0            ; 0            ; 0            ; 70           ; 95           ; 0            ; 0            ; 0            ; 0            ; 38           ;
; Total Unchecked                       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                    ; 72           ; 115          ; 72           ; 115          ; 82           ; 0         ; 72           ; 115          ; 0         ; 0         ; 90           ; 45           ; 115          ; 115          ; 115          ; 90           ; 45           ; 115          ; 115          ; 115          ; 115          ; 45           ; 20           ; 115          ; 115          ; 115          ; 115          ; 77           ;
; Total Fail                            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; memory_mem_a[0]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[14]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck                         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_fpga[0]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_fpga[1]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_fpga[2]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; user_led_fpga[3]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_50m_fpga                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_pb_fpga[0]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_pb_fpga[1]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_pb_fpga[2]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; user_pb_fpga[3]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "SoC_Test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 115 total pins
    Info (169086): Pin memory_mem_a[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[4] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[5] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[6] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[7] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[8] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[9] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[10] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[11] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[12] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[13] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_a[14] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ba[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ba[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ba[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ck not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ck_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_cke not assigned to an exact location on the device
    Info (169086): Pin memory_mem_cs_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_ras_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_cas_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_we_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_reset_n not assigned to an exact location on the device
    Info (169086): Pin memory_mem_odt not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dm[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[4] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[5] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[6] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[7] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[8] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[9] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[10] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[11] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[12] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[13] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[14] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[15] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[16] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[17] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[18] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[19] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[20] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[21] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[22] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[23] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[24] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[25] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[26] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[27] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[28] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[29] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[30] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dq[31] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs[3] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[0] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[1] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[2] not assigned to an exact location on the device
    Info (169086): Pin memory_mem_dqs_n[3] not assigned to an exact location on the device
    Info (169086): Pin memory_oct_rzqin not assigned to an exact location on the device
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G15
    Info (11162): clk_50m_fpga~inputCLKENA0 with 517 fanout uses global clock CLKCTRL_G14
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 513 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:07
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock
Warning (332174): Ignored filter at hps_sdram_p0.sdc(526): *:u0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(526): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(527): *:u0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(594): altera_reserved_tck could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_min_delay at hps_sdram_p0.sdc(594): Argument <from> is not an object ID
    Info (332050): set_min_delay -from {altera_reserved_tck} -to {altera_reserved_tck} 0.500
Warning (332049): Ignored set_min_delay at hps_sdram_p0.sdc(594): Argument <to> is not an object ID
Warning (332060): Node: clk_50m_fpga was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hps_0_hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:35
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:00:15
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.46 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:55
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Critical Warning (169244): Total number of single-ended output or bi-directional pins in bank 7C have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists.
    Info (169245): There are 6 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm
        Info (169220): Location F18 (pad PAD_430): Pin hps_0_hps_io_hps_io_sdio_inst_CMD of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location G18 (pad PAD_432): Pin hps_0_hps_io_hps_io_sdio_inst_D0 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location C17 (pad PAD_433): Pin hps_0_hps_io_hps_io_sdio_inst_D1 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location A16 (pad PAD_439): Pin hps_0_hps_io_hps_io_sdio_inst_CLK of type output uses 2.5 V I/O standard
        Info (169220): Location D17 (pad PAD_440): Pin hps_0_hps_io_hps_io_sdio_inst_D2 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location B16 (pad PAD_441): Pin hps_0_hps_io_hps_io_sdio_inst_D3 of type bi-directional uses 2.5 V I/O standard
Critical Warning (169244): Total number of single-ended output or bi-directional pins in bank 7D have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists.
    Info (169245): There are 9 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm
        Info (169220): Location E16 (pad PAD_443): Pin hps_0_hps_io_hps_io_usb1_inst_D0 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location G16 (pad PAD_444): Pin hps_0_hps_io_hps_io_usb1_inst_D1 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location D16 (pad PAD_445): Pin hps_0_hps_io_hps_io_usb1_inst_D2 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location D14 (pad PAD_446): Pin hps_0_hps_io_hps_io_usb1_inst_D3 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location A15 (pad PAD_447): Pin hps_0_hps_io_hps_io_usb1_inst_D4 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location C14 (pad PAD_448): Pin hps_0_hps_io_hps_io_usb1_inst_D5 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location D15 (pad PAD_449): Pin hps_0_hps_io_hps_io_usb1_inst_D6 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location M17 (pad PAD_450): Pin hps_0_hps_io_hps_io_usb1_inst_D7 of type bi-directional uses 2.5 V I/O standard
        Info (169220): Location C15 (pad PAD_453): Pin hps_0_hps_io_hps_io_usb1_inst_STP of type output uses 2.5 V I/O standard
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file /home/vladis/Plocha/sockit_linux/HW_SoCkit/output_files/SoC_Test.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 1779 megabytes
    Info: Processing ended: Mon May  2 16:08:12 2016
    Info: Elapsed time: 00:04:31
    Info: Total CPU time (on all processors): 00:04:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/vladis/Plocha/sockit_linux/HW_SoCkit/output_files/SoC_Test.fit.smsg.


