// Seed: 2949800469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  input id_8;
  inout id_7;
  output id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_9 = id_3;
  reg   id_9;
  logic id_10;
  assign id_4[1'd0-1'h0] = 1'h0;
  always @(*) begin
    id_9 <= 1 == id_2[(1)+:1];
  end
  logic id_11;
endmodule
