# VHDL-module
Project of the accademic year 2021-2022 of the course "Reti Logiche" of Politecnico di Milano.

## Getting started
To be written, sorry for the inconvenience
