
BuRockets_f411ceu6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000105ac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000920  08010750  08010750  00020750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011070  08011070  000301f0  2**0
                  CONTENTS
  4 .ARM          00000008  08011070  08011070  00021070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011078  08011078  000301f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011078  08011078  00021078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801107c  0801107c  0002107c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08011080  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  200001f0  08011270  000301f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000874  08011270  00030874  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf03  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046f6  00000000  00000000  0004c123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00050820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001448  00000000  00000000  00051df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ee44  00000000  00000000  00053238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000254a1  00000000  00000000  0007207c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0530  00000000  00000000  0009751d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00137a4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071a8  00000000  00000000  00137aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010734 	.word	0x08010734

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08010734 	.word	0x08010734

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9f5 	b.w	80010c4 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9aa 	b.w	80010c4 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	468e      	mov	lr, r1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d14d      	bne.n	8000e9e <__udivmoddi4+0xaa>
 8000e02:	428a      	cmp	r2, r1
 8000e04:	4694      	mov	ip, r2
 8000e06:	d969      	bls.n	8000edc <__udivmoddi4+0xe8>
 8000e08:	fab2 f282 	clz	r2, r2
 8000e0c:	b152      	cbz	r2, 8000e24 <__udivmoddi4+0x30>
 8000e0e:	fa01 f302 	lsl.w	r3, r1, r2
 8000e12:	f1c2 0120 	rsb	r1, r2, #32
 8000e16:	fa20 f101 	lsr.w	r1, r0, r1
 8000e1a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e22:	4094      	lsls	r4, r2
 8000e24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e28:	0c21      	lsrs	r1, r4, #16
 8000e2a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e2e:	fa1f f78c 	uxth.w	r7, ip
 8000e32:	fb08 e316 	mls	r3, r8, r6, lr
 8000e36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e3a:	fb06 f107 	mul.w	r1, r6, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x64>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e4a:	f080 811f 	bcs.w	800108c <__udivmoddi4+0x298>
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	f240 811c 	bls.w	800108c <__udivmoddi4+0x298>
 8000e54:	3e02      	subs	r6, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a5b      	subs	r3, r3, r1
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e68:	fb00 f707 	mul.w	r7, r0, r7
 8000e6c:	42a7      	cmp	r7, r4
 8000e6e:	d90a      	bls.n	8000e86 <__udivmoddi4+0x92>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	f080 810a 	bcs.w	8001090 <__udivmoddi4+0x29c>
 8000e7c:	42a7      	cmp	r7, r4
 8000e7e:	f240 8107 	bls.w	8001090 <__udivmoddi4+0x29c>
 8000e82:	4464      	add	r4, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e8a:	1be4      	subs	r4, r4, r7
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	b11d      	cbz	r5, 8000e98 <__udivmoddi4+0xa4>
 8000e90:	40d4      	lsrs	r4, r2
 8000e92:	2300      	movs	r3, #0
 8000e94:	e9c5 4300 	strd	r4, r3, [r5]
 8000e98:	4631      	mov	r1, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d909      	bls.n	8000eb6 <__udivmoddi4+0xc2>
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	f000 80ef 	beq.w	8001086 <__udivmoddi4+0x292>
 8000ea8:	2600      	movs	r6, #0
 8000eaa:	e9c5 0100 	strd	r0, r1, [r5]
 8000eae:	4630      	mov	r0, r6
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	fab3 f683 	clz	r6, r3
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d14a      	bne.n	8000f54 <__udivmoddi4+0x160>
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d302      	bcc.n	8000ec8 <__udivmoddi4+0xd4>
 8000ec2:	4282      	cmp	r2, r0
 8000ec4:	f200 80f9 	bhi.w	80010ba <__udivmoddi4+0x2c6>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb61 0303 	sbc.w	r3, r1, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	469e      	mov	lr, r3
 8000ed2:	2d00      	cmp	r5, #0
 8000ed4:	d0e0      	beq.n	8000e98 <__udivmoddi4+0xa4>
 8000ed6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eda:	e7dd      	b.n	8000e98 <__udivmoddi4+0xa4>
 8000edc:	b902      	cbnz	r2, 8000ee0 <__udivmoddi4+0xec>
 8000ede:	deff      	udf	#255	; 0xff
 8000ee0:	fab2 f282 	clz	r2, r2
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	f040 8092 	bne.w	800100e <__udivmoddi4+0x21a>
 8000eea:	eba1 010c 	sub.w	r1, r1, ip
 8000eee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef2:	fa1f fe8c 	uxth.w	lr, ip
 8000ef6:	2601      	movs	r6, #1
 8000ef8:	0c20      	lsrs	r0, r4, #16
 8000efa:	fbb1 f3f7 	udiv	r3, r1, r7
 8000efe:	fb07 1113 	mls	r1, r7, r3, r1
 8000f02:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f06:	fb0e f003 	mul.w	r0, lr, r3
 8000f0a:	4288      	cmp	r0, r1
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x12c>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f16:	d202      	bcs.n	8000f1e <__udivmoddi4+0x12a>
 8000f18:	4288      	cmp	r0, r1
 8000f1a:	f200 80cb 	bhi.w	80010b4 <__udivmoddi4+0x2c0>
 8000f1e:	4643      	mov	r3, r8
 8000f20:	1a09      	subs	r1, r1, r0
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1110 	mls	r1, r7, r0, r1
 8000f2c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f30:	fb0e fe00 	mul.w	lr, lr, r0
 8000f34:	45a6      	cmp	lr, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x156>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f40:	d202      	bcs.n	8000f48 <__udivmoddi4+0x154>
 8000f42:	45a6      	cmp	lr, r4
 8000f44:	f200 80bb 	bhi.w	80010be <__udivmoddi4+0x2ca>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	eba4 040e 	sub.w	r4, r4, lr
 8000f4e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f52:	e79c      	b.n	8000e8e <__udivmoddi4+0x9a>
 8000f54:	f1c6 0720 	rsb	r7, r6, #32
 8000f58:	40b3      	lsls	r3, r6
 8000f5a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f5e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f62:	fa20 f407 	lsr.w	r4, r0, r7
 8000f66:	fa01 f306 	lsl.w	r3, r1, r6
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	40f9      	lsrs	r1, r7
 8000f6e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f72:	fa00 f306 	lsl.w	r3, r0, r6
 8000f76:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f7a:	0c20      	lsrs	r0, r4, #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fb09 1118 	mls	r1, r9, r8, r1
 8000f84:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f88:	fb08 f00e 	mul.w	r0, r8, lr
 8000f8c:	4288      	cmp	r0, r1
 8000f8e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f92:	d90b      	bls.n	8000fac <__udivmoddi4+0x1b8>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f9c:	f080 8088 	bcs.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa0:	4288      	cmp	r0, r1
 8000fa2:	f240 8085 	bls.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa6:	f1a8 0802 	sub.w	r8, r8, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1a09      	subs	r1, r1, r0
 8000fae:	b2a4      	uxth	r4, r4
 8000fb0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fb4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fb8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fc0:	458e      	cmp	lr, r1
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x1e2>
 8000fc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fcc:	d26c      	bcs.n	80010a8 <__udivmoddi4+0x2b4>
 8000fce:	458e      	cmp	lr, r1
 8000fd0:	d96a      	bls.n	80010a8 <__udivmoddi4+0x2b4>
 8000fd2:	3802      	subs	r0, #2
 8000fd4:	4461      	add	r1, ip
 8000fd6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fda:	fba0 9402 	umull	r9, r4, r0, r2
 8000fde:	eba1 010e 	sub.w	r1, r1, lr
 8000fe2:	42a1      	cmp	r1, r4
 8000fe4:	46c8      	mov	r8, r9
 8000fe6:	46a6      	mov	lr, r4
 8000fe8:	d356      	bcc.n	8001098 <__udivmoddi4+0x2a4>
 8000fea:	d053      	beq.n	8001094 <__udivmoddi4+0x2a0>
 8000fec:	b15d      	cbz	r5, 8001006 <__udivmoddi4+0x212>
 8000fee:	ebb3 0208 	subs.w	r2, r3, r8
 8000ff2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ff6:	fa01 f707 	lsl.w	r7, r1, r7
 8000ffa:	fa22 f306 	lsr.w	r3, r2, r6
 8000ffe:	40f1      	lsrs	r1, r6
 8001000:	431f      	orrs	r7, r3
 8001002:	e9c5 7100 	strd	r7, r1, [r5]
 8001006:	2600      	movs	r6, #0
 8001008:	4631      	mov	r1, r6
 800100a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800100e:	f1c2 0320 	rsb	r3, r2, #32
 8001012:	40d8      	lsrs	r0, r3
 8001014:	fa0c fc02 	lsl.w	ip, ip, r2
 8001018:	fa21 f303 	lsr.w	r3, r1, r3
 800101c:	4091      	lsls	r1, r2
 800101e:	4301      	orrs	r1, r0
 8001020:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001024:	fa1f fe8c 	uxth.w	lr, ip
 8001028:	fbb3 f0f7 	udiv	r0, r3, r7
 800102c:	fb07 3610 	mls	r6, r7, r0, r3
 8001030:	0c0b      	lsrs	r3, r1, #16
 8001032:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001036:	fb00 f60e 	mul.w	r6, r0, lr
 800103a:	429e      	cmp	r6, r3
 800103c:	fa04 f402 	lsl.w	r4, r4, r2
 8001040:	d908      	bls.n	8001054 <__udivmoddi4+0x260>
 8001042:	eb1c 0303 	adds.w	r3, ip, r3
 8001046:	f100 38ff 	add.w	r8, r0, #4294967295
 800104a:	d22f      	bcs.n	80010ac <__udivmoddi4+0x2b8>
 800104c:	429e      	cmp	r6, r3
 800104e:	d92d      	bls.n	80010ac <__udivmoddi4+0x2b8>
 8001050:	3802      	subs	r0, #2
 8001052:	4463      	add	r3, ip
 8001054:	1b9b      	subs	r3, r3, r6
 8001056:	b289      	uxth	r1, r1
 8001058:	fbb3 f6f7 	udiv	r6, r3, r7
 800105c:	fb07 3316 	mls	r3, r7, r6, r3
 8001060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001064:	fb06 f30e 	mul.w	r3, r6, lr
 8001068:	428b      	cmp	r3, r1
 800106a:	d908      	bls.n	800107e <__udivmoddi4+0x28a>
 800106c:	eb1c 0101 	adds.w	r1, ip, r1
 8001070:	f106 38ff 	add.w	r8, r6, #4294967295
 8001074:	d216      	bcs.n	80010a4 <__udivmoddi4+0x2b0>
 8001076:	428b      	cmp	r3, r1
 8001078:	d914      	bls.n	80010a4 <__udivmoddi4+0x2b0>
 800107a:	3e02      	subs	r6, #2
 800107c:	4461      	add	r1, ip
 800107e:	1ac9      	subs	r1, r1, r3
 8001080:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001084:	e738      	b.n	8000ef8 <__udivmoddi4+0x104>
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e705      	b.n	8000e98 <__udivmoddi4+0xa4>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e3      	b.n	8000e58 <__udivmoddi4+0x64>
 8001090:	4618      	mov	r0, r3
 8001092:	e6f8      	b.n	8000e86 <__udivmoddi4+0x92>
 8001094:	454b      	cmp	r3, r9
 8001096:	d2a9      	bcs.n	8000fec <__udivmoddi4+0x1f8>
 8001098:	ebb9 0802 	subs.w	r8, r9, r2
 800109c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7a3      	b.n	8000fec <__udivmoddi4+0x1f8>
 80010a4:	4646      	mov	r6, r8
 80010a6:	e7ea      	b.n	800107e <__udivmoddi4+0x28a>
 80010a8:	4620      	mov	r0, r4
 80010aa:	e794      	b.n	8000fd6 <__udivmoddi4+0x1e2>
 80010ac:	4640      	mov	r0, r8
 80010ae:	e7d1      	b.n	8001054 <__udivmoddi4+0x260>
 80010b0:	46d0      	mov	r8, sl
 80010b2:	e77b      	b.n	8000fac <__udivmoddi4+0x1b8>
 80010b4:	3b02      	subs	r3, #2
 80010b6:	4461      	add	r1, ip
 80010b8:	e732      	b.n	8000f20 <__udivmoddi4+0x12c>
 80010ba:	4630      	mov	r0, r6
 80010bc:	e709      	b.n	8000ed2 <__udivmoddi4+0xde>
 80010be:	4464      	add	r4, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e742      	b.n	8000f4a <__udivmoddi4+0x156>

080010c4 <__aeabi_idiv0>:
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <wait_for_gpio_state_timeout>:
#define SDA_PORT    GPIOB

#include "main.h"

static uint8_t wait_for_gpio_state_timeout(GPIO_TypeDef *port, uint16_t pin, GPIO_PinState state, uint32_t timeout)
 {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	460b      	mov	r3, r1
 80010d4:	817b      	strh	r3, [r7, #10]
 80010d6:	4613      	mov	r3, r2
 80010d8:	727b      	strb	r3, [r7, #9]
    uint32_t Tickstart = HAL_GetTick();
 80010da:	f003 fb31 	bl	8004740 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]
    uint8_t ret = 1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	75fb      	strb	r3, [r7, #23]

    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 80010e4:	e011      	b.n	800110a <wait_for_gpio_state_timeout+0x42>
    {
        if(timeout != HAL_MAX_DELAY) // Check for the timeout
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d00c      	beq.n	8001108 <wait_for_gpio_state_timeout+0x40>
        {
            if((timeout == 0U) || ((HAL_GetTick() - Tickstart) > timeout)) ret = 0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <wait_for_gpio_state_timeout+0x3c>
 80010f4:	f003 fb24 	bl	8004740 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	d201      	bcs.n	8001108 <wait_for_gpio_state_timeout+0x40>
 8001104:	2300      	movs	r3, #0
 8001106:	75fb      	strb	r3, [r7, #23]
        }

        asm("nop");
 8001108:	bf00      	nop
    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 800110a:	897b      	ldrh	r3, [r7, #10]
 800110c:	4619      	mov	r1, r3
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	f005 f980 	bl	8006414 <HAL_GPIO_ReadPin>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	7a7b      	ldrb	r3, [r7, #9]
 800111a:	4293      	cmp	r3, r2
 800111c:	d002      	beq.n	8001124 <wait_for_gpio_state_timeout+0x5c>
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d0e0      	beq.n	80010e6 <wait_for_gpio_state_timeout+0x1e>
    }
    return ret;
 8001124:	7dfb      	ldrb	r3, [r7, #23]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <I2C_ClearBusyFlagErratum>:


static void I2C_ClearBusyFlagErratum(I2C_HandleTypeDef *hi2c, uint32_t timeout)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 800113a:	2201      	movs	r2, #1
 800113c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001140:	4852      	ldr	r0, [pc, #328]	; (800128c <I2C_ClearBusyFlagErratum+0x15c>)
 8001142:	f005 f98d 	bl	8006460 <HAL_GPIO_WritePin>
	// 2.13.7 I2C analog filter may provide wrong value, locking BUSY. STM32F10xx8 STM32F10xxB Errata sheet

    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

    // 1. Clear PE bit.
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f022 0201 	bic.w	r2, r2, #1
 8001164:	601a      	str	r2, [r3, #0]

    //  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_I2C_DeInit(hi2c);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f005 fb90 	bl	800688c <HAL_I2C_DeInit>

    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 800116c:	2311      	movs	r3, #17
 800116e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001174:	2340      	movs	r3, #64	; 0x40
 8001176:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	4619      	mov	r1, r3
 800117e:	4844      	ldr	r0, [pc, #272]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001180:	f004 fdac 	bl	8005cdc <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	4619      	mov	r1, r3
 800118e:	4840      	ldr	r0, [pc, #256]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001190:	f004 fda4 	bl	8005cdc <HAL_GPIO_Init>

    // 3. Check SCL and SDA High level in GPIOx_IDR.
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001194:	2201      	movs	r2, #1
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	483d      	ldr	r0, [pc, #244]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 800119a:	f005 f961 	bl	8006460 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 800119e:	2201      	movs	r2, #1
 80011a0:	2140      	movs	r1, #64	; 0x40
 80011a2:	483b      	ldr	r0, [pc, #236]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011a4:	f005 f95c 	bl	8006460 <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, timeout);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	2201      	movs	r2, #1
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	4838      	ldr	r0, [pc, #224]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011b0:	f7ff ff8a 	bl	80010c8 <wait_for_gpio_state_timeout>
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, timeout);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	2201      	movs	r2, #1
 80011b8:	2180      	movs	r1, #128	; 0x80
 80011ba:	4835      	ldr	r0, [pc, #212]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011bc:	f7ff ff84 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2180      	movs	r1, #128	; 0x80
 80011c4:	4832      	ldr	r0, [pc, #200]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011c6:	f005 f94b 	bl	8006460 <HAL_GPIO_WritePin>

    // 5. Check SDA Low level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_RESET, timeout);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	482f      	ldr	r0, [pc, #188]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011d2:	f7ff ff79 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2140      	movs	r1, #64	; 0x40
 80011da:	482d      	ldr	r0, [pc, #180]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011dc:	f005 f940 	bl	8006460 <HAL_GPIO_WritePin>

    // 7. Check SCL Low level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_RESET, timeout);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2200      	movs	r2, #0
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	482a      	ldr	r0, [pc, #168]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011e8:	f7ff ff6e 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	2140      	movs	r1, #64	; 0x40
 80011f0:	4827      	ldr	r0, [pc, #156]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011f2:	f005 f935 	bl	8006460 <HAL_GPIO_WritePin>

    // 9. Check SCL High level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, timeout);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	2201      	movs	r2, #1
 80011fa:	2140      	movs	r1, #64	; 0x40
 80011fc:	4824      	ldr	r0, [pc, #144]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011fe:	f7ff ff63 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2180      	movs	r1, #128	; 0x80
 8001206:	4822      	ldr	r0, [pc, #136]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001208:	f005 f92a 	bl	8006460 <HAL_GPIO_WritePin>

    // 11. Check SDA High level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, timeout);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2201      	movs	r2, #1
 8001210:	2180      	movs	r1, #128	; 0x80
 8001212:	481f      	ldr	r0, [pc, #124]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001214:	f7ff ff58 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
    GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8001218:	2312      	movs	r3, #18
 800121a:	613b      	str	r3, [r7, #16]
    //GPIO_InitStructure.Alternate = GPIO_AF4_I2C2; // F4

    GPIO_InitStructure.Pin = SCL_PIN;
 800121c:	2340      	movs	r3, #64	; 0x40
 800121e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	4619      	mov	r1, r3
 8001226:	481a      	ldr	r0, [pc, #104]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001228:	f004 fd58 	bl	8005cdc <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	4619      	mov	r1, r3
 8001236:	4816      	ldr	r0, [pc, #88]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001238:	f004 fd50 	bl	8005cdc <HAL_GPIO_Init>

    // 13. Set SWRST bit in I2Cx_CR1 register.
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800124a:	601a      	str	r2, [r3, #0]
    asm("nop");
 800124c:	bf00      	nop

    /* 14. Clear SWRST bit in I2Cx_CR1 register. */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800125c:	601a      	str	r2, [r3, #0]
    asm("nop");
 800125e:	bf00      	nop

    /* 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0201 	orr.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001270:	bf00      	nop

    // Call initialization function.
    HAL_I2C_Init(hi2c);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f005 f93e 	bl	80064f4 <HAL_I2C_Init>
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127e:	4803      	ldr	r0, [pc, #12]	; (800128c <I2C_ClearBusyFlagErratum+0x15c>)
 8001280:	f005 f8ee 	bl	8006460 <HAL_GPIO_WritePin>
}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020800 	.word	0x40020800
 8001290:	40020400 	.word	0x40020400
 8001294:	00000000 	.word	0x00000000

08001298 <MPU_get_accel>:
		}
	}

}

void MPU_get_accel(float* destination) {//    
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b08b      	sub	sp, #44	; 0x2c
 800129c:	af04      	add	r7, sp, #16
 800129e:	6078      	str	r0, [r7, #4]

	uint8_t rawData[6];
	uint32_t status= HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS_R, MPU9250_ACCEL_XOUT_H, 1, rawData, 6, 100);
 80012a0:	2364      	movs	r3, #100	; 0x64
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2306      	movs	r3, #6
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	2301      	movs	r3, #1
 80012b0:	223b      	movs	r2, #59	; 0x3b
 80012b2:	21d1      	movs	r1, #209	; 0xd1
 80012b4:	483e      	ldr	r0, [pc, #248]	; (80013b0 <MPU_get_accel+0x118>)
 80012b6:	f005 fc3b 	bl	8006b30 <HAL_I2C_Mem_Read>
 80012ba:	4603      	mov	r3, r0
 80012bc:	617b      	str	r3, [r7, #20]
	if (status != HAL_OK)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d004      	beq.n	80012ce <MPU_get_accel+0x36>
	{
		I2C_ClearBusyFlagErratum(&hi2c1, 1000);
 80012c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012c8:	4839      	ldr	r0, [pc, #228]	; (80013b0 <MPU_get_accel+0x118>)
 80012ca:	f7ff ff31 	bl	8001130 <I2C_ClearBusyFlagErratum>
	}
	destination[0] = ((float)(int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) / 16384 * (9.8)); // Turn the MSB and LSB into a signed 16-bit value
 80012ce:	7b3b      	ldrb	r3, [r7, #12]
 80012d0:	021b      	lsls	r3, r3, #8
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	7b7b      	ldrb	r3, [r7, #13]
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b21b      	sxth	r3, r3
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e4:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80013b4 <MPU_get_accel+0x11c>
 80012e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012ec:	ee16 0a90 	vmov	r0, s13
 80012f0:	f7ff f942 	bl	8000578 <__aeabi_f2d>
 80012f4:	a32c      	add	r3, pc, #176	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	f7ff f995 	bl	8000628 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4610      	mov	r0, r2
 8001304:	4619      	mov	r1, r3
 8001306:	f7ff fc87 	bl	8000c18 <__aeabi_d2f>
 800130a:	4602      	mov	r2, r0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	601a      	str	r2, [r3, #0]
	destination[1] = ((float)(int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) / 16384 * (9.8));
 8001310:	7bbb      	ldrb	r3, [r7, #14]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	b21a      	sxth	r2, r3
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b21b      	sxth	r3, r3
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001326:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80013b4 <MPU_get_accel+0x11c>
 800132a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800132e:	ee16 0a90 	vmov	r0, s13
 8001332:	f7ff f921 	bl	8000578 <__aeabi_f2d>
 8001336:	a31c      	add	r3, pc, #112	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 8001338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133c:	f7ff f974 	bl	8000628 <__aeabi_dmul>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	1d1c      	adds	r4, r3, #4
 800134c:	f7ff fc64 	bl	8000c18 <__aeabi_d2f>
 8001350:	4603      	mov	r3, r0
 8001352:	6023      	str	r3, [r4, #0]
	destination[2] = ((float)(int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) / 16384 * (9.8));
 8001354:	7c3b      	ldrb	r3, [r7, #16]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7c7b      	ldrb	r3, [r7, #17]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013b4 <MPU_get_accel+0x11c>
 800136e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001372:	ee16 0a90 	vmov	r0, s13
 8001376:	f7ff f8ff 	bl	8000578 <__aeabi_f2d>
 800137a:	a30b      	add	r3, pc, #44	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 800137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001380:	f7ff f952 	bl	8000628 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f103 0408 	add.w	r4, r3, #8
 8001392:	f7ff fc41 	bl	8000c18 <__aeabi_d2f>
 8001396:	4603      	mov	r3, r0
 8001398:	6023      	str	r3, [r4, #0]

}
 800139a:	bf00      	nop
 800139c:	371c      	adds	r7, #28
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	f3af 8000 	nop.w
 80013a8:	9999999a 	.word	0x9999999a
 80013ac:	40239999 	.word	0x40239999
 80013b0:	20000254 	.word	0x20000254
 80013b4:	46800000 	.word	0x46800000

080013b8 <MPU_get_gyro>:

void MPU_get_gyro(float * destination) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af04      	add	r7, sp, #16
 80013be:	6078      	str	r0, [r7, #4]

	uint8_t rawData[6]; // x/y/z gyro register data stored here
	uint32_t status = HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS_R, MPU9250_GYRO_XOUT_H, 1, rawData, 6, 100); // Read the six raw data registers sequentially into data array
 80013c0:	2364      	movs	r3, #100	; 0x64
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	2306      	movs	r3, #6
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	2243      	movs	r2, #67	; 0x43
 80013d2:	21d1      	movs	r1, #209	; 0xd1
 80013d4:	4824      	ldr	r0, [pc, #144]	; (8001468 <MPU_get_gyro+0xb0>)
 80013d6:	f005 fbab 	bl	8006b30 <HAL_I2C_Mem_Read>
 80013da:	4603      	mov	r3, r0
 80013dc:	617b      	str	r3, [r7, #20]
	if (status != HAL_OK)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d004      	beq.n	80013ee <MPU_get_gyro+0x36>
	{
		I2C_ClearBusyFlagErratum(&hi2c1, 1000);
 80013e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013e8:	481f      	ldr	r0, [pc, #124]	; (8001468 <MPU_get_gyro+0xb0>)
 80013ea:	f7ff fea1 	bl	8001130 <I2C_ClearBusyFlagErratum>
	}
	destination[0] = (float)(int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) / 131; // Turn the MSB and LSB into a signed 16-bit value
 80013ee:	7b3b      	ldrb	r3, [r7, #12]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	7b7b      	ldrb	r3, [r7, #13]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001404:	eddf 6a19 	vldr	s13, [pc, #100]	; 800146c <MPU_get_gyro+0xb4>
 8001408:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	edc3 7a00 	vstr	s15, [r3]
	destination[1] = (float)(int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) / 131;
 8001412:	7bbb      	ldrb	r3, [r7, #14]
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	b21a      	sxth	r2, r3
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b21b      	sxth	r3, r3
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3304      	adds	r3, #4
 800142c:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800146c <MPU_get_gyro+0xb4>
 8001430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001434:	edc3 7a00 	vstr	s15, [r3]
	destination[2] = (float)(int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) / 131;
 8001438:	7c3b      	ldrb	r3, [r7, #16]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	7c7b      	ldrb	r3, [r7, #17]
 8001440:	b21b      	sxth	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b21b      	sxth	r3, r3
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3308      	adds	r3, #8
 8001452:	eddf 6a06 	vldr	s13, [pc, #24]	; 800146c <MPU_get_gyro+0xb4>
 8001456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800145a:	edc3 7a00 	vstr	s15, [r3]
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000254 	.word	0x20000254
 800146c:	43030000 	.word	0x43030000

08001470 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001476:	463b      	mov	r3, r7
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <MX_ADC1_Init+0x98>)
 8001484:	4a21      	ldr	r2, [pc, #132]	; (800150c <MX_ADC1_Init+0x9c>)
 8001486:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001488:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <MX_ADC1_Init+0x98>)
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_ADC1_Init+0x98>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_ADC1_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <MX_ADC1_Init+0x98>)
 800149c:	2201      	movs	r2, #1
 800149e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_ADC1_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_ADC1_Init+0x98>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b0:	4a17      	ldr	r2, [pc, #92]	; (8001510 <MX_ADC1_Init+0xa0>)
 80014b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <MX_ADC1_Init+0x98>)
 80014bc:	2201      	movs	r2, #1
 80014be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_ADC1_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_ADC1_Init+0x98>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014ce:	480e      	ldr	r0, [pc, #56]	; (8001508 <MX_ADC1_Init+0x98>)
 80014d0:	f003 f966 	bl	80047a0 <HAL_ADC_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014da:	f001 fc45 	bl	8002d68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80014de:	2311      	movs	r3, #17
 80014e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80014e6:	2301      	movs	r3, #1
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_ADC1_Init+0x98>)
 80014f0:	f003 fb9a 	bl	8004c28 <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80014fa:	f001 fc35 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	2000020c 	.word	0x2000020c
 800150c:	40012000 	.word	0x40012000
 8001510:	0f000001 	.word	0x0f000001

08001514 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <HAL_ADC_MspInit+0x3c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d10d      	bne.n	8001542 <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_ADC_MspInit+0x40>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	4a09      	ldr	r2, [pc, #36]	; (8001554 <HAL_ADC_MspInit+0x40>)
 8001530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001534:	6453      	str	r3, [r2, #68]	; 0x44
 8001536:	4b07      	ldr	r3, [pc, #28]	; (8001554 <HAL_ADC_MspInit+0x40>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40012000 	.word	0x40012000
 8001554:	40023800 	.word	0x40023800

08001558 <pascal_to_metrs>:

#define BMP280_RESET_VALUE     0xB6

#define standart_pressure      98910

float pascal_to_metrs(float pressure, float start_pressure){
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001562:	edc7 0a00 	vstr	s1, [r7]
	return  log(start_pressure/pressure) * 8.3144 * 288.16 / (9.806 * 0.0289);
 8001566:	ed97 7a00 	vldr	s14, [r7]
 800156a:	edd7 7a01 	vldr	s15, [r7, #4]
 800156e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001572:	ee16 0a90 	vmov	r0, s13
 8001576:	f7fe ffff 	bl	8000578 <__aeabi_f2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	ec43 2b10 	vmov	d0, r2, r3
 8001582:	f00e fb89 	bl	800fc98 <log>
 8001586:	ec51 0b10 	vmov	r0, r1, d0
 800158a:	a313      	add	r3, pc, #76	; (adr r3, 80015d8 <pascal_to_metrs+0x80>)
 800158c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001590:	f7ff f84a 	bl	8000628 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4610      	mov	r0, r2
 800159a:	4619      	mov	r1, r3
 800159c:	a310      	add	r3, pc, #64	; (adr r3, 80015e0 <pascal_to_metrs+0x88>)
 800159e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a2:	f7ff f841 	bl	8000628 <__aeabi_dmul>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	a30e      	add	r3, pc, #56	; (adr r3, 80015e8 <pascal_to_metrs+0x90>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7ff f962 	bl	800087c <__aeabi_ddiv>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb2a 	bl	8000c18 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	ee07 3a90 	vmov	s15, r3
}
 80015ca:	eeb0 0a67 	vmov.f32	s0, s15
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	f3af 8000 	nop.w
 80015d8:	096bb98c 	.word	0x096bb98c
 80015dc:	4020a0f9 	.word	0x4020a0f9
 80015e0:	5c28f5c3 	.word	0x5c28f5c3
 80015e4:	4072028f 	.word	0x4072028f
 80015e8:	1239be67 	.word	0x1239be67
 80015ec:	3fd2231e 	.word	0x3fd2231e

080015f0 <bmp280_init_default_params>:

void bmp280_init_default_params(bmp280_params_t *params) {
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2203      	movs	r2, #3
 80015fc:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2203      	movs	r2, #3
 800160e:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2203      	movs	r2, #3
 8001614:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2203      	movs	r2, #3
 800161a:	715a      	strb	r2, [r3, #5]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af04      	add	r7, sp, #16
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	460b      	mov	r3, r1
 8001632:	607a      	str	r2, [r7, #4]
 8001634:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001642:	7afb      	ldrb	r3, [r7, #11]
 8001644:	b29a      	uxth	r2, r3
 8001646:	8af9      	ldrh	r1, [r7, #22]
 8001648:	f241 3388 	movw	r3, #5000	; 0x1388
 800164c:	9302      	str	r3, [sp, #8]
 800164e:	2302      	movs	r3, #2
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2301      	movs	r3, #1
 800165a:	f005 fa69 	bl	8006b30 <HAL_I2C_Mem_Read>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d10b      	bne.n	800167c <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8001664:	7d7b      	ldrb	r3, [r7, #21]
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	b21a      	sxth	r2, r3
 800166a:	7d3b      	ldrb	r3, [r7, #20]
 800166c:	b21b      	sxth	r3, r3
 800166e:	4313      	orrs	r3, r2
 8001670:	b21b      	sxth	r3, r3
 8001672:	b29a      	uxth	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	801a      	strh	r2, [r3, #0]
		return true;
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <read_register16+0x56>
	} else
		return false;
 800167c:	2300      	movs	r3, #0

}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8001686:	b590      	push	{r4, r7, lr}
 8001688:	b08b      	sub	sp, #44	; 0x2c
 800168a:	af04      	add	r7, sp, #16
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	607a      	str	r2, [r7, #4]
 8001690:	461a      	mov	r2, r3
 8001692:	460b      	mov	r3, r1
 8001694:	72fb      	strb	r3, [r7, #11]
 8001696:	4613      	mov	r3, r2
 8001698:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	7abb      	ldrb	r3, [r7, #10]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	8af9      	ldrh	r1, [r7, #22]
 80016b0:	f241 3488 	movw	r4, #5000	; 0x1388
 80016b4:	9402      	str	r4, [sp, #8]
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2301      	movs	r3, #1
 80016be:	f005 fa37 	bl	8006b30 <HAL_I2C_Mem_Read>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <read_data+0x46>
		return 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	e000      	b.n	80016ce <read_data+0x48>
	else
		return 1;
 80016cc:	2301      	movs	r3, #1

}
 80016ce:	4618      	mov	r0, r3
 80016d0:	371c      	adds	r7, #28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}

080016d6 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	461a      	mov	r2, r3
 80016e2:	2188      	movs	r1, #136	; 0x88
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ff9f 	bl	8001628 <read_register16>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d06f      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3302      	adds	r3, #2
 80016f4:	461a      	mov	r2, r3
 80016f6:	218a      	movs	r1, #138	; 0x8a
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ff95 	bl	8001628 <read_register16>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d065      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3304      	adds	r3, #4
 8001708:	461a      	mov	r2, r3
 800170a:	218c      	movs	r1, #140	; 0x8c
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff8b 	bl	8001628 <read_register16>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d05b      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3306      	adds	r3, #6
 800171c:	461a      	mov	r2, r3
 800171e:	218e      	movs	r1, #142	; 0x8e
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff81 	bl	8001628 <read_register16>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d051      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3308      	adds	r3, #8
 8001730:	461a      	mov	r2, r3
 8001732:	2190      	movs	r1, #144	; 0x90
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff77 	bl	8001628 <read_register16>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d047      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	330a      	adds	r3, #10
 8001744:	461a      	mov	r2, r3
 8001746:	2192      	movs	r1, #146	; 0x92
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff6d 	bl	8001628 <read_register16>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d03d      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	330c      	adds	r3, #12
 8001758:	461a      	mov	r2, r3
 800175a:	2194      	movs	r1, #148	; 0x94
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7ff ff63 	bl	8001628 <read_register16>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d033      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	330e      	adds	r3, #14
 800176c:	461a      	mov	r2, r3
 800176e:	2196      	movs	r1, #150	; 0x96
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ff59 	bl	8001628 <read_register16>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d029      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3310      	adds	r3, #16
 8001780:	461a      	mov	r2, r3
 8001782:	2198      	movs	r1, #152	; 0x98
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7ff ff4f 	bl	8001628 <read_register16>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d01f      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3312      	adds	r3, #18
 8001794:	461a      	mov	r2, r3
 8001796:	219a      	movs	r1, #154	; 0x9a
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff45 	bl	8001628 <read_register16>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d015      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3314      	adds	r3, #20
 80017a8:	461a      	mov	r2, r3
 80017aa:	219c      	movs	r1, #156	; 0x9c
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff3b 	bl	8001628 <read_register16>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80017bc:	461a      	mov	r2, r3
 80017be:	219e      	movs	r1, #158	; 0x9e
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff ff31 	bl	8001628 <read_register16>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <read_calibration_data+0xfa>

		return true;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <read_calibration_data+0xfc>
	}

	return false;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f103 0218 	add.w	r2, r3, #24
 80017e8:	2301      	movs	r3, #1
 80017ea:	21a1      	movs	r1, #161	; 0xa1
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ff4a 	bl	8001686 <read_data>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d14b      	bne.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	331a      	adds	r3, #26
 80017fc:	461a      	mov	r2, r3
 80017fe:	21e1      	movs	r1, #225	; 0xe1
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ff11 	bl	8001628 <read_register16>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d041      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f103 021c 	add.w	r2, r3, #28
 8001812:	2301      	movs	r3, #1
 8001814:	21e3      	movs	r1, #227	; 0xe3
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ff35 	bl	8001686 <read_data>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d136      	bne.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 8001822:	f107 030e 	add.w	r3, r7, #14
 8001826:	461a      	mov	r2, r3
 8001828:	21e4      	movs	r1, #228	; 0xe4
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff fefc 	bl	8001628 <read_register16>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d02c      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8001836:	f107 030c 	add.w	r3, r7, #12
 800183a:	461a      	mov	r2, r3
 800183c:	21e5      	movs	r1, #229	; 0xe5
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff fef2 	bl	8001628 <read_register16>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d022      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8001850:	2301      	movs	r3, #1
 8001852:	21e7      	movs	r1, #231	; 0xe7
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff16 	bl	8001686 <read_data>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d117      	bne.n	8001890 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	b21b      	sxth	r3, r3
 8001866:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 800186a:	b21a      	sxth	r2, r3
 800186c:	89fb      	ldrh	r3, [r7, #14]
 800186e:	121b      	asrs	r3, r3, #8
 8001870:	b21b      	sxth	r3, r3
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	b21b      	sxth	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b21a      	sxth	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8001880:	89bb      	ldrh	r3, [r7, #12]
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	b29b      	uxth	r3, r3
 8001886:	b21a      	sxth	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	841a      	strh	r2, [r3, #32]

		return true;
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <read_hum_calibration_data+0xb8>
	}

	return false;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 800189a:	b580      	push	{r7, lr}
 800189c:	b088      	sub	sp, #32
 800189e:	af04      	add	r7, sp, #16
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	70fb      	strb	r3, [r7, #3]
 80018a6:	4613      	mov	r3, r2
 80018a8:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80018b6:	78fb      	ldrb	r3, [r7, #3]
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	89f9      	ldrh	r1, [r7, #14]
 80018bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80018c0:	9302      	str	r3, [sp, #8]
 80018c2:	2301      	movs	r3, #1
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	1cbb      	adds	r3, r7, #2
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2301      	movs	r3, #1
 80018cc:	f005 f82a 	bl	8006924 <HAL_I2C_Mem_Write>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <write_register8+0x40>
		return false;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e000      	b.n	80018dc <write_register8+0x42>
	else
		return true;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018f2:	2b76      	cmp	r3, #118	; 0x76
 80018f4:	d005      	beq.n	8001902 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018fa:	2b77      	cmp	r3, #119	; 0x77
 80018fc:	d001      	beq.n	8001902 <bmp280_init+0x1e>

		return false;
 80018fe:	2300      	movs	r3, #0
 8001900:	e099      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001908:	2301      	movs	r3, #1
 800190a:	21d0      	movs	r1, #208	; 0xd0
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff feba 	bl	8001686 <read_data>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <bmp280_init+0x38>
		return false;
 8001918:	2300      	movs	r3, #0
 800191a:	e08c      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001922:	2b58      	cmp	r3, #88	; 0x58
 8001924:	d006      	beq.n	8001934 <bmp280_init+0x50>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800192c:	2b60      	cmp	r3, #96	; 0x60
 800192e:	d001      	beq.n	8001934 <bmp280_init+0x50>

		return false;
 8001930:	2300      	movs	r3, #0
 8001932:	e080      	b.n	8001a36 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8001934:	22b6      	movs	r2, #182	; 0xb6
 8001936:	21e0      	movs	r1, #224	; 0xe0
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffae 	bl	800189a <write_register8>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <bmp280_init+0x64>
		return false;
 8001944:	2300      	movs	r3, #0
 8001946:	e076      	b.n	8001a36 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001948:	f107 020c 	add.w	r2, r7, #12
 800194c:	2301      	movs	r3, #1
 800194e:	21f3      	movs	r1, #243	; 0xf3
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff fe98 	bl	8001686 <read_data>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f5      	bne.n	8001948 <bmp280_init+0x64>
				&& (status & 1) == 0)
 800195c:	7b3b      	ldrb	r3, [r7, #12]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff feb5 	bl	80016d6 <read_calibration_data>
 800196c:	4603      	mov	r3, r0
 800196e:	f083 0301 	eor.w	r3, r3, #1
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d100      	bne.n	800197a <bmp280_init+0x96>
 8001978:	e001      	b.n	800197e <bmp280_init+0x9a>
		return false;
 800197a:	2300      	movs	r3, #0
 800197c:	e05b      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001984:	2b60      	cmp	r3, #96	; 0x60
 8001986:	d10a      	bne.n	800199e <bmp280_init+0xba>
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff26 	bl	80017da <read_hum_calibration_data>
 800198e:	4603      	mov	r3, r0
 8001990:	f083 0301 	eor.w	r3, r3, #1
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <bmp280_init+0xba>
		return false;
 800199a:	2300      	movs	r3, #0
 800199c:	e04b      	b.n	8001a36 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	795b      	ldrb	r3, [r3, #5]
 80019a2:	015b      	lsls	r3, r3, #5
 80019a4:	b25a      	sxtb	r2, r3
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	785b      	ldrb	r3, [r3, #1]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	4313      	orrs	r3, r2
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	461a      	mov	r2, r3
 80019b8:	21f5      	movs	r1, #245	; 0xf5
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff6d 	bl	800189a <write_register8>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <bmp280_init+0xe6>
		return false;
 80019c6:	2300      	movs	r3, #0
 80019c8:	e035      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d102      	bne.n	80019d8 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	78db      	ldrb	r3, [r3, #3]
 80019dc:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	789b      	ldrb	r3, [r3, #2]
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	4313      	orrs	r3, r2
 80019ea:	b25a      	sxtb	r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	4313      	orrs	r3, r2
 80019f4:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80019f6:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80019fe:	2b60      	cmp	r3, #96	; 0x60
 8001a00:	d10d      	bne.n	8001a1e <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	791b      	ldrb	r3, [r3, #4]
 8001a06:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001a08:	7b7b      	ldrb	r3, [r7, #13]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	21f2      	movs	r1, #242	; 0xf2
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ff43 	bl	800189a <write_register8>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <bmp280_init+0x13a>
			return false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e00b      	b.n	8001a36 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001a1e:	7bbb      	ldrb	r3, [r7, #14]
 8001a20:	461a      	mov	r2, r3
 8001a22:	21f4      	movs	r1, #244	; 0xf4
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff38 	bl	800189a <write_register8>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <bmp280_init+0x150>
		return false;
 8001a30:	2300      	movs	r3, #0
 8001a32:	e000      	b.n	8001a36 <bmp280_init+0x152>
	}

	return true;
 8001a34:	2301      	movs	r3, #1
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8001a3e:	b480      	push	{r7}
 8001a40:	b087      	sub	sp, #28
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	10da      	asrs	r2, r3, #3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001a5c:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001a60:	12db      	asrs	r3, r3, #11
 8001a62:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	111b      	asrs	r3, r3, #4
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	8812      	ldrh	r2, [r2, #0]
 8001a6c:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	1112      	asrs	r2, r2, #4
 8001a72:	68f9      	ldr	r1, [r7, #12]
 8001a74:	8809      	ldrh	r1, [r1, #0]
 8001a76:	1a52      	subs	r2, r2, r1
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001a84:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001a88:	139b      	asrs	r3, r3, #14
 8001a8a:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	441a      	add	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3380      	adds	r3, #128	; 0x80
 8001aa2:	121b      	asrs	r3, r3, #8
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ab4:	b0cc      	sub	sp, #304	; 0x130
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8001abc:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001ac0:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8001ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ac8:	17da      	asrs	r2, r3, #31
 8001aca:	461c      	mov	r4, r3
 8001acc:	4615      	mov	r5, r2
 8001ace:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001ad2:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001ad6:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	; 0x128
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8001ada:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001ade:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ae2:	fb03 f102 	mul.w	r1, r3, r2
 8001ae6:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001aea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001aee:	fb02 f303 	mul.w	r3, r2, r3
 8001af2:	18ca      	adds	r2, r1, r3
 8001af4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001af8:	fba3 8903 	umull	r8, r9, r3, r3
 8001afc:	eb02 0309 	add.w	r3, r2, r9
 8001b00:	4699      	mov	r9, r3
 8001b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b06:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001b12:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001b16:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	fb03 f209 	mul.w	r2, r3, r9
 8001b20:	460b      	mov	r3, r1
 8001b22:	fb08 f303 	mul.w	r3, r8, r3
 8001b26:	4413      	add	r3, r2
 8001b28:	4602      	mov	r2, r0
 8001b2a:	fba8 1202 	umull	r1, r2, r8, r2
 8001b2e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001b32:	460a      	mov	r2, r1
 8001b34:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8001b38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001b42:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001b46:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
 8001b4a:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b52:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	17da      	asrs	r2, r3, #31
 8001b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001b5e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001b62:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b66:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001b6a:	462a      	mov	r2, r5
 8001b6c:	fb02 f203 	mul.w	r2, r2, r3
 8001b70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001b74:	4621      	mov	r1, r4
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	441a      	add	r2, r3
 8001b7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b80:	4621      	mov	r1, r4
 8001b82:	fba3 1301 	umull	r1, r3, r3, r1
 8001b86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	0459      	lsls	r1, r3, #17
 8001baa:	4623      	mov	r3, r4
 8001bac:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	0458      	lsls	r0, r3, #17
 8001bb4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bb8:	1814      	adds	r4, r2, r0
 8001bba:	643c      	str	r4, [r7, #64]	; 0x40
 8001bbc:	414b      	adcs	r3, r1
 8001bbe:	647b      	str	r3, [r7, #68]	; 0x44
 8001bc0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001bc4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8001bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001bcc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001bd0:	b21b      	sxth	r3, r3
 8001bd2:	17da      	asrs	r2, r3, #31
 8001bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001bd8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001bdc:	f04f 0000 	mov.w	r0, #0
 8001be0:	f04f 0100 	mov.w	r1, #0
 8001be4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001be8:	00d9      	lsls	r1, r3, #3
 8001bea:	2000      	movs	r0, #0
 8001bec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bf0:	1814      	adds	r4, r2, r0
 8001bf2:	63bc      	str	r4, [r7, #56]	; 0x38
 8001bf4:	414b      	adcs	r3, r1
 8001bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bf8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001bfc:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001c00:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001c04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c08:	fb03 f102 	mul.w	r1, r3, r2
 8001c0c:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001c10:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c14:	fb02 f303 	mul.w	r3, r2, r3
 8001c18:	18ca      	adds	r2, r1, r3
 8001c1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c1e:	fba3 1303 	umull	r1, r3, r3, r3
 8001c22:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001c26:	460b      	mov	r3, r1
 8001c28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c30:	18d3      	adds	r3, r2, r3
 8001c32:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001c3a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	17da      	asrs	r2, r3, #31
 8001c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001c46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001c4a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001c4e:	462b      	mov	r3, r5
 8001c50:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001c54:	4642      	mov	r2, r8
 8001c56:	fb02 f203 	mul.w	r2, r2, r3
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	fb01 f303 	mul.w	r3, r1, r3
 8001c62:	4413      	add	r3, r2
 8001c64:	4622      	mov	r2, r4
 8001c66:	4641      	mov	r1, r8
 8001c68:	fba2 1201 	umull	r1, r2, r2, r1
 8001c6c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001c70:	460a      	mov	r2, r1
 8001c72:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001c76:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001c80:	f04f 0000 	mov.w	r0, #0
 8001c84:	f04f 0100 	mov.w	r1, #0
 8001c88:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001c8c:	4623      	mov	r3, r4
 8001c8e:	0a18      	lsrs	r0, r3, #8
 8001c90:	462b      	mov	r3, r5
 8001c92:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001c96:	462b      	mov	r3, r5
 8001c98:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8001c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001c9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	17da      	asrs	r2, r3, #31
 8001ca6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001caa:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001cae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001cb2:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001cb6:	464a      	mov	r2, r9
 8001cb8:	fb02 f203 	mul.w	r2, r2, r3
 8001cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001cc0:	4644      	mov	r4, r8
 8001cc2:	fb04 f303 	mul.w	r3, r4, r3
 8001cc6:	441a      	add	r2, r3
 8001cc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ccc:	4644      	mov	r4, r8
 8001cce:	fba3 4304 	umull	r4, r3, r3, r4
 8001cd2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001cdc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001ce0:	18d3      	adds	r3, r2, r3
 8001ce2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001cf2:	464c      	mov	r4, r9
 8001cf4:	0323      	lsls	r3, r4, #12
 8001cf6:	4644      	mov	r4, r8
 8001cf8:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001cfc:	4644      	mov	r4, r8
 8001cfe:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001d00:	1884      	adds	r4, r0, r2
 8001d02:	633c      	str	r4, [r7, #48]	; 0x30
 8001d04:	eb41 0303 	adc.w	r3, r1, r3
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
 8001d0a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001d0e:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8001d12:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001d16:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001d1a:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001d1e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001d26:	88db      	ldrh	r3, [r3, #6]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001d30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001d34:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001d38:	462b      	mov	r3, r5
 8001d3a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001d3e:	4642      	mov	r2, r8
 8001d40:	fb02 f203 	mul.w	r2, r2, r3
 8001d44:	464b      	mov	r3, r9
 8001d46:	4621      	mov	r1, r4
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4622      	mov	r2, r4
 8001d50:	4641      	mov	r1, r8
 8001d52:	fba2 1201 	umull	r1, r2, r2, r1
 8001d56:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8001d5a:	460a      	mov	r2, r1
 8001d5c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001d60:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001d64:	4413      	add	r3, r2
 8001d66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001d76:	4629      	mov	r1, r5
 8001d78:	104a      	asrs	r2, r1, #1
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	17cb      	asrs	r3, r1, #31
 8001d7e:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128

	if (var1 == 0) {
 8001d82:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001d86:	4313      	orrs	r3, r2
 8001d88:	d101      	bne.n	8001d8e <compensate_pressure+0x2de>
		return 0;  // avoid exception caused by division by zero
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	e148      	b.n	8002020 <compensate_pressure+0x570>
	}

	p = 1048576 - adc_press;
 8001d8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001d92:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d9c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001da0:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001da4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001da8:	105b      	asrs	r3, r3, #1
 8001daa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001dae:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001db2:	07db      	lsls	r3, r3, #31
 8001db4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001db8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001dbc:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	1a89      	subs	r1, r1, r2
 8001dc4:	67b9      	str	r1, [r7, #120]	; 0x78
 8001dc6:	4629      	mov	r1, r5
 8001dc8:	eb61 0303 	sbc.w	r3, r1, r3
 8001dcc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001dce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001dd2:	4622      	mov	r2, r4
 8001dd4:	462b      	mov	r3, r5
 8001dd6:	1891      	adds	r1, r2, r2
 8001dd8:	6239      	str	r1, [r7, #32]
 8001dda:	415b      	adcs	r3, r3
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001de2:	4621      	mov	r1, r4
 8001de4:	1851      	adds	r1, r2, r1
 8001de6:	61b9      	str	r1, [r7, #24]
 8001de8:	4629      	mov	r1, r5
 8001dea:	414b      	adcs	r3, r1
 8001dec:	61fb      	str	r3, [r7, #28]
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001dfa:	4649      	mov	r1, r9
 8001dfc:	018b      	lsls	r3, r1, #6
 8001dfe:	4641      	mov	r1, r8
 8001e00:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e04:	4641      	mov	r1, r8
 8001e06:	018a      	lsls	r2, r1, #6
 8001e08:	4641      	mov	r1, r8
 8001e0a:	1889      	adds	r1, r1, r2
 8001e0c:	6139      	str	r1, [r7, #16]
 8001e0e:	4649      	mov	r1, r9
 8001e10:	eb43 0101 	adc.w	r1, r3, r1
 8001e14:	6179      	str	r1, [r7, #20]
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	f04f 0300 	mov.w	r3, #0
 8001e1e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001e22:	4649      	mov	r1, r9
 8001e24:	008b      	lsls	r3, r1, #2
 8001e26:	4641      	mov	r1, r8
 8001e28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e2c:	4641      	mov	r1, r8
 8001e2e:	008a      	lsls	r2, r1, #2
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	4603      	mov	r3, r0
 8001e36:	4622      	mov	r2, r4
 8001e38:	189b      	adds	r3, r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	462a      	mov	r2, r5
 8001e40:	eb42 0303 	adc.w	r3, r2, r3
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001e52:	4649      	mov	r1, r9
 8001e54:	008b      	lsls	r3, r1, #2
 8001e56:	4641      	mov	r1, r8
 8001e58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e5c:	4641      	mov	r1, r8
 8001e5e:	008a      	lsls	r2, r1, #2
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	4603      	mov	r3, r0
 8001e66:	4622      	mov	r2, r4
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	673b      	str	r3, [r7, #112]	; 0x70
 8001e6c:	462b      	mov	r3, r5
 8001e6e:	460a      	mov	r2, r1
 8001e70:	eb42 0303 	adc.w	r3, r2, r3
 8001e74:	677b      	str	r3, [r7, #116]	; 0x74
 8001e76:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001e7a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001e7e:	f7fe ff1b 	bl	8000cb8 <__aeabi_ldivmod>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e8e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	17da      	asrs	r2, r3, #31
 8001e96:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e98:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001e9a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001e9e:	f04f 0000 	mov.w	r0, #0
 8001ea2:	f04f 0100 	mov.w	r1, #0
 8001ea6:	0b50      	lsrs	r0, r2, #13
 8001ea8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001eac:	1359      	asrs	r1, r3, #13
 8001eae:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001eb2:	462b      	mov	r3, r5
 8001eb4:	fb00 f203 	mul.w	r2, r0, r3
 8001eb8:	4623      	mov	r3, r4
 8001eba:	fb03 f301 	mul.w	r3, r3, r1
 8001ebe:	4413      	add	r3, r2
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	fba2 1200 	umull	r1, r2, r2, r0
 8001ec6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001eca:	460a      	mov	r2, r1
 8001ecc:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001ed0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001eda:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001ede:	f04f 0000 	mov.w	r0, #0
 8001ee2:	f04f 0100 	mov.w	r1, #0
 8001ee6:	0b50      	lsrs	r0, r2, #13
 8001ee8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001eec:	1359      	asrs	r1, r3, #13
 8001eee:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001ef2:	462b      	mov	r3, r5
 8001ef4:	fb00 f203 	mul.w	r2, r0, r3
 8001ef8:	4623      	mov	r3, r4
 8001efa:	fb03 f301 	mul.w	r3, r3, r1
 8001efe:	4413      	add	r3, r2
 8001f00:	4622      	mov	r2, r4
 8001f02:	fba2 1200 	umull	r1, r2, r2, r0
 8001f06:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001f0a:	460a      	mov	r2, r1
 8001f0c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001f10:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001f14:	4413      	add	r3, r2
 8001f16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001f26:	4621      	mov	r1, r4
 8001f28:	0e4a      	lsrs	r2, r1, #25
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001f30:	4629      	mov	r1, r5
 8001f32:	164b      	asrs	r3, r1, #25
 8001f34:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8001f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f3c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f40:	b21b      	sxth	r3, r3
 8001f42:	17da      	asrs	r2, r3, #31
 8001f44:	663b      	str	r3, [r7, #96]	; 0x60
 8001f46:	667a      	str	r2, [r7, #100]	; 0x64
 8001f48:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f4c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001f50:	462a      	mov	r2, r5
 8001f52:	fb02 f203 	mul.w	r2, r2, r3
 8001f56:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f66:	4621      	mov	r1, r4
 8001f68:	fba2 1201 	umull	r1, r2, r2, r1
 8001f6c:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001f70:	460a      	mov	r2, r1
 8001f72:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001f76:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	f04f 0300 	mov.w	r3, #0
 8001f88:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	0cca      	lsrs	r2, r1, #19
 8001f90:	4629      	mov	r1, r5
 8001f92:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001f96:	4629      	mov	r1, r5
 8001f98:	14cb      	asrs	r3, r1, #19
 8001f9a:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8001f9e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8001fa2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001fa6:	1884      	adds	r4, r0, r2
 8001fa8:	65bc      	str	r4, [r7, #88]	; 0x58
 8001faa:	eb41 0303 	adc.w	r3, r1, r3
 8001fae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fb0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001fb4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001fb8:	4621      	mov	r1, r4
 8001fba:	1889      	adds	r1, r1, r2
 8001fbc:	6539      	str	r1, [r7, #80]	; 0x50
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	eb43 0101 	adc.w	r1, r3, r1
 8001fc4:	6579      	str	r1, [r7, #84]	; 0x54
 8001fc6:	f04f 0000 	mov.w	r0, #0
 8001fca:	f04f 0100 	mov.w	r1, #0
 8001fce:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001fd2:	4623      	mov	r3, r4
 8001fd4:	0a18      	lsrs	r0, r3, #8
 8001fd6:	462b      	mov	r3, r5
 8001fd8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fdc:	462b      	mov	r3, r5
 8001fde:	1219      	asrs	r1, r3, #8
 8001fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001fe4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	17da      	asrs	r2, r3, #31
 8001fec:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fee:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001ffc:	464c      	mov	r4, r9
 8001ffe:	0123      	lsls	r3, r4, #4
 8002000:	4644      	mov	r4, r8
 8002002:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002006:	4644      	mov	r4, r8
 8002008:	0122      	lsls	r2, r4, #4
 800200a:	1884      	adds	r4, r0, r2
 800200c:	603c      	str	r4, [r7, #0]
 800200e:	eb41 0303 	adc.w	r3, r1, r3
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002018:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	return p;
 800201c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
}
 8002020:	4618      	mov	r0, r3
 8002022:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8002026:	46bd      	mov	sp, r7
 8002028:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800202c <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 800203e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	039a      	lsls	r2, r3, #14
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800204a:	051b      	lsls	r3, r3, #20
 800204c:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002054:	4619      	mov	r1, r3
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002062:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 800206a:	4611      	mov	r1, r2
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	fb01 f202 	mul.w	r2, r1, r2
 8002072:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002074:	68f9      	ldr	r1, [r7, #12]
 8002076:	7f09      	ldrb	r1, [r1, #28]
 8002078:	4608      	mov	r0, r1
 800207a:	6979      	ldr	r1, [r7, #20]
 800207c:	fb00 f101 	mul.w	r1, r0, r1
 8002080:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8002082:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002086:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800208a:	1292      	asrs	r2, r2, #10
 800208c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8002096:	fb01 f202 	mul.w	r2, r1, r2
 800209a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800209e:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	13db      	asrs	r3, r3, #15
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	13d2      	asrs	r2, r2, #15
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	7e12      	ldrb	r2, [r2, #24]
 80020b8:	fb02 f303 	mul.w	r3, r2, r3
 80020bc:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80020ca:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80020d2:	bfa8      	it	ge
 80020d4:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80020d8:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	131b      	asrs	r3, r3, #12
}
 80020de:	4618      	mov	r0, r3
 80020e0:	371c      	adds	r7, #28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b08c      	sub	sp, #48	; 0x30
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	60f8      	str	r0, [r7, #12]
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80020fe:	2b60      	cmp	r3, #96	; 0x60
 8002100:	d007      	beq.n	8002112 <bmp280_read_fixed+0x28>
		if (humidity)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <bmp280_read_fixed+0x24>
			*humidity = 0;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 800210e:	2300      	movs	r3, #0
 8002110:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <bmp280_read_fixed+0x32>
 8002118:	2308      	movs	r3, #8
 800211a:	e000      	b.n	800211e <bmp280_read_fixed+0x34>
 800211c:	2306      	movs	r3, #6
 800211e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8002120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f107 0218 	add.w	r2, r7, #24
 8002128:	21f7      	movs	r1, #247	; 0xf7
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f7ff faab 	bl	8001686 <read_data>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <bmp280_read_fixed+0x50>
		return false;
 8002136:	2300      	movs	r3, #0
 8002138:	e038      	b.n	80021ac <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800213a:	7e3b      	ldrb	r3, [r7, #24]
 800213c:	031a      	lsls	r2, r3, #12
 800213e:	7e7b      	ldrb	r3, [r7, #25]
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	4313      	orrs	r3, r2
 8002144:	7eba      	ldrb	r2, [r7, #26]
 8002146:	0912      	lsrs	r2, r2, #4
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	4313      	orrs	r3, r2
 800214c:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 800214e:	7efb      	ldrb	r3, [r7, #27]
 8002150:	031a      	lsls	r2, r3, #12
 8002152:	7f3b      	ldrb	r3, [r7, #28]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4313      	orrs	r3, r2
 8002158:	7f7a      	ldrb	r2, [r7, #29]
 800215a:	0912      	lsrs	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	4313      	orrs	r3, r2
 8002160:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	461a      	mov	r2, r3
 8002168:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f7ff fc67 	bl	8001a3e <compensate_temperature>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	461a      	mov	r2, r3
 800217a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff fc97 	bl	8001ab0 <compensate_pressure>
 8002182:	4602      	mov	r2, r0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 800218e:	7fbb      	ldrb	r3, [r7, #30]
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	7ffa      	ldrb	r2, [r7, #31]
 8002194:	4313      	orrs	r3, r2
 8002196:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	461a      	mov	r2, r3
 800219c:	6a39      	ldr	r1, [r7, #32]
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f7ff ff44 	bl	800202c <compensate_humidity>
 80021a4:	4602      	mov	r2, r0
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	601a      	str	r2, [r3, #0]
	}

	return true;
 80021aa:	2301      	movs	r3, #1
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3730      	adds	r7, #48	; 0x30
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <bmp280_read_float+0x1a>
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	e000      	b.n	80021d0 <bmp280_read_float+0x1c>
 80021ce:	2300      	movs	r3, #0
 80021d0:	f107 0218 	add.w	r2, r7, #24
 80021d4:	f107 011c 	add.w	r1, r7, #28
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7ff ff86 	bl	80020ea <bmp280_read_fixed>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d028      	beq.n	8002236 <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ee:	eddf 6a14 	vldr	s13, [pc, #80]	; 8002240 <bmp280_read_float+0x8c>
 80021f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002206:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002244 <bmp280_read_float+0x90>
 800220a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	ee07 3a90 	vmov	s15, r3
 8002220:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002224:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002248 <bmp280_read_float+0x94>
 8002228:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <bmp280_read_float+0x84>
	}

	return false;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3720      	adds	r7, #32
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000
 8002244:	43800000 	.word	0x43800000
 8002248:	44800000 	.word	0x44800000

0800224c <Hz_to_ms>:
	}

	return (uint8_t)value; //  long  uint8_t
}

uint16_t Hz_to_ms(uint16_t frequency){
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	80fb      	strh	r3, [r7, #6]
	uint16_t ms = 1000/frequency;
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800225c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002260:	81fb      	strh	r3, [r7, #14]
	return ms;
 8002262:	89fb      	ldrh	r3, [r7, #14]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <receive_data>:

void receive_data(char* rx_buffer, struct Rocket* rocket, struct Radio* radio){
 8002270:	b580      	push	{r7, lr}
 8002272:	b0b8      	sub	sp, #224	; 0xe0
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
	char *token = strtok(rx_buffer, ":");
 800227c:	4998      	ldr	r1, [pc, #608]	; (80024e0 <receive_data+0x270>)
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f00a fcae 	bl	800cbe0 <strtok>
 8002284:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	if (token != NULL) {
 8002288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 8123 	beq.w	80024d8 <receive_data+0x268>
		char *var_name = token;
 8002292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002296:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		token = strtok(NULL, ":");
 800229a:	4991      	ldr	r1, [pc, #580]	; (80024e0 <receive_data+0x270>)
 800229c:	2000      	movs	r0, #0
 800229e:	f00a fc9f 	bl	800cbe0 <strtok>
 80022a2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		if (token != NULL) {
 80022a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 80b5 	beq.w	800241a <receive_data+0x1aa>
			float value = atof(token); //    float
 80022b0:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 80022b4:	f008 ff42 	bl	800b13c <atof>
 80022b8:	ec53 2b10 	vmov	r2, r3, d0
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fcaa 	bl	8000c18 <__aeabi_d2f>
 80022c4:	4603      	mov	r3, r0
 80022c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

			//   
			if (strcmp(var_name, "delta_apogee") == 0) {
 80022ca:	4986      	ldr	r1, [pc, #536]	; (80024e4 <receive_data+0x274>)
 80022cc:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80022d0:	f7fd ff86 	bl	80001e0 <strcmp>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d122      	bne.n	8002320 <receive_data+0xb0>
				rocket->delta_apogee = value;
 80022da:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80022de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e2:	edc7 7a00 	vstr	s15, [r7]
 80022e6:	783b      	ldrb	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	751a      	strb	r2, [r3, #20]
				WriteToFlash(rocket);
 80022ee:	68b8      	ldr	r0, [r7, #8]
 80022f0:	f000 f95e 	bl	80025b0 <WriteToFlash>
				char buf[30];
				snprintf(buf,sizeof(buf),"delta_apogee = %u\n", rocket->delta_apogee);
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	7d1b      	ldrb	r3, [r3, #20]
 80022f8:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 80022fc:	4a7a      	ldr	r2, [pc, #488]	; (80024e8 <receive_data+0x278>)
 80022fe:	211e      	movs	r1, #30
 8002300:	f009 fdd2 	bl	800bea8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002304:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002308:	4618      	mov	r0, r3
 800230a:	f7fd ff73 	bl	80001f4 <strlen>
 800230e:	4603      	mov	r3, r0
 8002310:	b29a      	uxth	r2, r3
 8002312:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8002316:	23c8      	movs	r3, #200	; 0xc8
 8002318:	4874      	ldr	r0, [pc, #464]	; (80024ec <receive_data+0x27c>)
 800231a:	f007 fe6b 	bl	8009ff4 <HAL_UART_Transmit>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
			}
		}
	}
}
 800231e:	e0db      	b.n	80024d8 <receive_data+0x268>
			} else if (strcmp(var_name, "delta_activate") == 0) {
 8002320:	4973      	ldr	r1, [pc, #460]	; (80024f0 <receive_data+0x280>)
 8002322:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002326:	f7fd ff5b 	bl	80001e0 <strcmp>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d122      	bne.n	8002376 <receive_data+0x106>
				rocket->delta_activate = value;
 8002330:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002334:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002338:	edc7 7a00 	vstr	s15, [r7]
 800233c:	783b      	ldrb	r3, [r7, #0]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	755a      	strb	r2, [r3, #21]
				WriteToFlash(rocket);
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f000 f933 	bl	80025b0 <WriteToFlash>
				snprintf(buf,sizeof(buf),"delta_activate = %u\n", rocket->delta_activate);
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	7d5b      	ldrb	r3, [r3, #21]
 800234e:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8002352:	4a68      	ldr	r2, [pc, #416]	; (80024f4 <receive_data+0x284>)
 8002354:	211e      	movs	r1, #30
 8002356:	f009 fda7 	bl	800bea8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 800235a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800235e:	4618      	mov	r0, r3
 8002360:	f7fd ff48 	bl	80001f4 <strlen>
 8002364:	4603      	mov	r3, r0
 8002366:	b29a      	uxth	r2, r3
 8002368:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800236c:	23c8      	movs	r3, #200	; 0xc8
 800236e:	485f      	ldr	r0, [pc, #380]	; (80024ec <receive_data+0x27c>)
 8002370:	f007 fe40 	bl	8009ff4 <HAL_UART_Transmit>
}
 8002374:	e0b0      	b.n	80024d8 <receive_data+0x268>
			} else if (strcmp(var_name, "starting_height") == 0) {
 8002376:	4960      	ldr	r1, [pc, #384]	; (80024f8 <receive_data+0x288>)
 8002378:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800237c:	f7fd ff30 	bl	80001e0 <strcmp>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d122      	bne.n	80023cc <receive_data+0x15c>
				rocket->starting_height = value;
 8002386:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800238a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238e:	edc7 7a00 	vstr	s15, [r7]
 8002392:	783b      	ldrb	r3, [r7, #0]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	759a      	strb	r2, [r3, #22]
				WriteToFlash(rocket);
 800239a:	68b8      	ldr	r0, [r7, #8]
 800239c:	f000 f908 	bl	80025b0 <WriteToFlash>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	7d9b      	ldrb	r3, [r3, #22]
 80023a4:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80023a8:	4a54      	ldr	r2, [pc, #336]	; (80024fc <receive_data+0x28c>)
 80023aa:	211e      	movs	r1, #30
 80023ac:	f009 fd7c 	bl	800bea8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 80023b0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fd ff1d 	bl	80001f4 <strlen>
 80023ba:	4603      	mov	r3, r0
 80023bc:	b29a      	uxth	r2, r3
 80023be:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80023c2:	23c8      	movs	r3, #200	; 0xc8
 80023c4:	4849      	ldr	r0, [pc, #292]	; (80024ec <receive_data+0x27c>)
 80023c6:	f007 fe15 	bl	8009ff4 <HAL_UART_Transmit>
}
 80023ca:	e085      	b.n	80024d8 <receive_data+0x268>
			} else if (strcmp(var_name, "TRANSMIT_IS_OK") == 0) {
 80023cc:	494c      	ldr	r1, [pc, #304]	; (8002500 <receive_data+0x290>)
 80023ce:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80023d2:	f7fd ff05 	bl	80001e0 <strcmp>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10c      	bne.n	80023f6 <receive_data+0x186>
				radio->TRANSMIT_IS_OK = value;
 80023dc:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80023e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	bf14      	ite	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	2300      	moveq	r3, #0
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	701a      	strb	r2, [r3, #0]
}
 80023f4:	e070      	b.n	80024d8 <receive_data+0x268>
			else if (strcmp(var_name, "frequency_data_transmission") == 0) {
 80023f6:	4943      	ldr	r1, [pc, #268]	; (8002504 <receive_data+0x294>)
 80023f8:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80023fc:	f7fd fef0 	bl	80001e0 <strcmp>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d168      	bne.n	80024d8 <receive_data+0x268>
				radio->frequency_data_transmission = value;
 8002406:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800240a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800240e:	ee17 3a90 	vmov	r3, s15
 8002412:	b29a      	uxth	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	805a      	strh	r2, [r3, #2]
}
 8002418:	e05e      	b.n	80024d8 <receive_data+0x268>
			char *command = strtok(rx_buffer, ";");
 800241a:	493b      	ldr	r1, [pc, #236]	; (8002508 <receive_data+0x298>)
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f00a fbdf 	bl	800cbe0 <strtok>
 8002422:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
			if (strcmp(command, "get_delta_apogee") == 0){
 8002426:	4939      	ldr	r1, [pc, #228]	; (800250c <receive_data+0x29c>)
 8002428:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800242c:	f7fd fed8 	bl	80001e0 <strcmp>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d115      	bne.n	8002462 <receive_data+0x1f2>
				snprintf(buf,sizeof(buf),"delta_apogee = %u\n", rocket->delta_apogee);
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	7d1b      	ldrb	r3, [r3, #20]
 800243a:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800243e:	4a2a      	ldr	r2, [pc, #168]	; (80024e8 <receive_data+0x278>)
 8002440:	211e      	movs	r1, #30
 8002442:	f009 fd31 	bl	800bea8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002446:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800244a:	4618      	mov	r0, r3
 800244c:	f7fd fed2 	bl	80001f4 <strlen>
 8002450:	4603      	mov	r3, r0
 8002452:	b29a      	uxth	r2, r3
 8002454:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002458:	23c8      	movs	r3, #200	; 0xc8
 800245a:	4824      	ldr	r0, [pc, #144]	; (80024ec <receive_data+0x27c>)
 800245c:	f007 fdca 	bl	8009ff4 <HAL_UART_Transmit>
}
 8002460:	e03a      	b.n	80024d8 <receive_data+0x268>
			else if (strcmp(command, "get_delta_activate") == 0){
 8002462:	492b      	ldr	r1, [pc, #172]	; (8002510 <receive_data+0x2a0>)
 8002464:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8002468:	f7fd feba 	bl	80001e0 <strcmp>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d115      	bne.n	800249e <receive_data+0x22e>
				snprintf(buf,sizeof(buf),"delta_activate = %u\n", rocket->delta_activate);
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	7d5b      	ldrb	r3, [r3, #21]
 8002476:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800247a:	4a1e      	ldr	r2, [pc, #120]	; (80024f4 <receive_data+0x284>)
 800247c:	211e      	movs	r1, #30
 800247e:	f009 fd13 	bl	800bea8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002482:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002486:	4618      	mov	r0, r3
 8002488:	f7fd feb4 	bl	80001f4 <strlen>
 800248c:	4603      	mov	r3, r0
 800248e:	b29a      	uxth	r2, r3
 8002490:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002494:	23c8      	movs	r3, #200	; 0xc8
 8002496:	4815      	ldr	r0, [pc, #84]	; (80024ec <receive_data+0x27c>)
 8002498:	f007 fdac 	bl	8009ff4 <HAL_UART_Transmit>
}
 800249c:	e01c      	b.n	80024d8 <receive_data+0x268>
			else if (strcmp(command, "get_starting_height") == 0){
 800249e:	491d      	ldr	r1, [pc, #116]	; (8002514 <receive_data+0x2a4>)
 80024a0:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80024a4:	f7fd fe9c 	bl	80001e0 <strcmp>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d114      	bne.n	80024d8 <receive_data+0x268>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	7d9b      	ldrb	r3, [r3, #22]
 80024b2:	f107 0010 	add.w	r0, r7, #16
 80024b6:	4a11      	ldr	r2, [pc, #68]	; (80024fc <receive_data+0x28c>)
 80024b8:	211e      	movs	r1, #30
 80024ba:	f009 fcf5 	bl	800bea8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 80024be:	f107 0310 	add.w	r3, r7, #16
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fd fe96 	bl	80001f4 <strlen>
 80024c8:	4603      	mov	r3, r0
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	f107 0110 	add.w	r1, r7, #16
 80024d0:	23c8      	movs	r3, #200	; 0xc8
 80024d2:	4806      	ldr	r0, [pc, #24]	; (80024ec <receive_data+0x27c>)
 80024d4:	f007 fd8e 	bl	8009ff4 <HAL_UART_Transmit>
}
 80024d8:	bf00      	nop
 80024da:	37e0      	adds	r7, #224	; 0xe0
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	08010750 	.word	0x08010750
 80024e4:	08010754 	.word	0x08010754
 80024e8:	08010764 	.word	0x08010764
 80024ec:	200006c0 	.word	0x200006c0
 80024f0:	08010778 	.word	0x08010778
 80024f4:	08010788 	.word	0x08010788
 80024f8:	080107a0 	.word	0x080107a0
 80024fc:	080107b0 	.word	0x080107b0
 8002500:	080107c8 	.word	0x080107c8
 8002504:	080107d8 	.word	0x080107d8
 8002508:	080107f4 	.word	0x080107f4
 800250c:	080107f8 	.word	0x080107f8
 8002510:	0801080c 	.word	0x0801080c
 8002514:	08010820 	.word	0x08010820

08002518 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	807b      	strh	r3, [r7, #2]

	receive_data(rx_buffer, &rocket, &radio);
 8002524:	4a06      	ldr	r2, [pc, #24]	; (8002540 <HAL_UARTEx_RxEventCallback+0x28>)
 8002526:	4907      	ldr	r1, [pc, #28]	; (8002544 <HAL_UARTEx_RxEventCallback+0x2c>)
 8002528:	4807      	ldr	r0, [pc, #28]	; (8002548 <HAL_UARTEx_RxEventCallback+0x30>)
 800252a:	f7ff fea1 	bl	8002270 <receive_data>
	//    
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)&rx_buffer, 100);
 800252e:	2264      	movs	r2, #100	; 0x64
 8002530:	4905      	ldr	r1, [pc, #20]	; (8002548 <HAL_UARTEx_RxEventCallback+0x30>)
 8002532:	4806      	ldr	r0, [pc, #24]	; (800254c <HAL_UARTEx_RxEventCallback+0x34>)
 8002534:	f007 fdf0 	bl	800a118 <HAL_UARTEx_ReceiveToIdle_IT>

}
 8002538:	bf00      	nop
 800253a:	3708      	adds	r7, #8
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	20000344 	.word	0x20000344
 8002544:	200002a8 	.word	0x200002a8
 8002548:	20000568 	.word	0x20000568
 800254c:	200006c0 	.word	0x200006c0

08002550 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a05      	ldr	r2, [pc, #20]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d102      	bne.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x18>
		PID_WORK = true;
 8002562:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]

		//get_PID_out(&pid, &angle, &angle_velocity, set_data);
	}

}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	40000400 	.word	0x40000400
 8002578:	200005d8 	.word	0x200005d8

0800257c <CheckFlashData>:
#include "flash.h"


//       Flash
int CheckFlashData() {
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
    uint32_t address = FLASH_USER_START_ADDR;
 8002582:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <CheckFlashData+0x30>)
 8002584:	60fb      	str	r3, [r7, #12]

    //       
    uint32_t checksum = *(uint32_t*)address; // ,    -   
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	60bb      	str	r3, [r7, #8]
    uint32_t calculated_checksum = MAGIC_CHECKSUM_NUMBER; //      
 800258c:	2310      	movs	r3, #16
 800258e:	607b      	str	r3, [r7, #4]
    }*/
    //calculated_checksum += rocket.delta_apogee;
    //calculated_checksum += rocket.delta_activate;
    //calculated_checksum += rocket.starting_height;

    return (checksum == calculated_checksum); //  true,   
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	429a      	cmp	r2, r3
 8002596:	bf0c      	ite	eq
 8002598:	2301      	moveq	r3, #1
 800259a:	2300      	movne	r3, #0
 800259c:	b2db      	uxtb	r3, r3
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	08060000 	.word	0x08060000

080025b0 <WriteToFlash>:

//     Flash
HAL_StatusTypeDef WriteToFlash(struct Rocket *rocket) {
 80025b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025b4:	b08c      	sub	sp, #48	; 0x30
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	60f8      	str	r0, [r7, #12]

    HAL_FLASH_Unlock(); //  Flash
 80025ba:	f003 f829 	bl	8005610 <HAL_FLASH_Unlock>

    uint32_t address = FLASH_USER_START_ADDR;
 80025be:	4b3e      	ldr	r3, [pc, #248]	; (80026b8 <WriteToFlash+0x108>)
 80025c0:	62fb      	str	r3, [r7, #44]	; 0x2c

    //    
    FLASH_EraseInitTypeDef FlashErase;                     //     
	uint32_t pageError = 0;                                //         
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c6:	b672      	cpsid	i
}
 80025c8:	bf00      	nop

	__disable_irq();                                       //  
	//HAL_FLASH_Unlock();
	FlashErase.TypeErase = FLASH_TYPEERASE_SECTORS;          //  
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
	FlashErase.NbSectors = 1;         //   ,    
 80025ce:	2301      	movs	r3, #1
 80025d0:	623b      	str	r3, [r7, #32]
	FlashErase.Sector = FLASH_SECTOR_7;
 80025d2:	2307      	movs	r3, #7
 80025d4:	61fb      	str	r3, [r7, #28]
	FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 80025d6:	2302      	movs	r3, #2
 80025d8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_FLASHEx_Erase(&FlashErase, &pageError) != HAL_OK)   //   
 80025da:	f107 0210 	add.w	r2, r7, #16
 80025de:	f107 0314 	add.w	r3, r7, #20
 80025e2:	4611      	mov	r1, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f003 f9f1 	bl	80059cc <HAL_FLASHEx_Erase>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <WriteToFlash+0x48>
	{
		HAL_FLASH_Lock();                                  //    ,      
 80025f0:	f003 f830 	bl	8005654 <HAL_FLASH_Lock>
		return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e059      	b.n	80026ac <WriteToFlash+0xfc>
	}

    //    Flash


    uint32_t checksum = MAGIC_CHECKSUM_NUMBER; //   
 80025f8:	2310      	movs	r3, #16
 80025fa:	62bb      	str	r3, [r7, #40]	; 0x28
    //checksum += rocket->delta_activate;
    //checksum += rocket->starting_height;


    //       Flash
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, checksum) != HAL_OK) {
 80025fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fe:	2200      	movs	r2, #0
 8002600:	603b      	str	r3, [r7, #0]
 8002602:	607a      	str	r2, [r7, #4]
 8002604:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002608:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800260a:	2002      	movs	r0, #2
 800260c:	f002 ff9a 	bl	8005544 <HAL_FLASH_Program>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <WriteToFlash+0x6e>
        HAL_FLASH_Lock();
 8002616:	f003 f81d 	bl	8005654 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 800261a:	2301      	movs	r3, #1
 800261c:	e046      	b.n	80026ac <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 800261e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002620:	3304      	adds	r3, #4
 8002622:	62fb      	str	r3, [r7, #44]	; 0x2c

    //    Flash*((uint32_t*)&value)
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->delta_apogee) != HAL_OK) {
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	7d1b      	ldrb	r3, [r3, #20]
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2200      	movs	r2, #0
 800262c:	469a      	mov	sl, r3
 800262e:	4693      	mov	fp, r2
 8002630:	4652      	mov	r2, sl
 8002632:	465b      	mov	r3, fp
 8002634:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002636:	2002      	movs	r0, #2
 8002638:	f002 ff84 	bl	8005544 <HAL_FLASH_Program>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <WriteToFlash+0x9a>
        HAL_FLASH_Lock();
 8002642:	f003 f807 	bl	8005654 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 8002646:	2301      	movs	r3, #1
 8002648:	e030      	b.n	80026ac <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 800264a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264c:	3304      	adds	r3, #4
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->delta_activate) != HAL_OK) {
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	7d5b      	ldrb	r3, [r3, #21]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2200      	movs	r2, #0
 8002658:	4698      	mov	r8, r3
 800265a:	4691      	mov	r9, r2
 800265c:	4642      	mov	r2, r8
 800265e:	464b      	mov	r3, r9
 8002660:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002662:	2002      	movs	r0, #2
 8002664:	f002 ff6e 	bl	8005544 <HAL_FLASH_Program>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <WriteToFlash+0xc6>
        HAL_FLASH_Lock();
 800266e:	f002 fff1 	bl	8005654 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 8002672:	2301      	movs	r3, #1
 8002674:	e01a      	b.n	80026ac <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 8002676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002678:	3304      	adds	r3, #4
 800267a:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->starting_height) != HAL_OK) {
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	7d9b      	ldrb	r3, [r3, #22]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2200      	movs	r2, #0
 8002684:	461c      	mov	r4, r3
 8002686:	4615      	mov	r5, r2
 8002688:	4622      	mov	r2, r4
 800268a:	462b      	mov	r3, r5
 800268c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800268e:	2002      	movs	r0, #2
 8002690:	f002 ff58 	bl	8005544 <HAL_FLASH_Program>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <WriteToFlash+0xf2>
            HAL_FLASH_Lock();
 800269a:	f002 ffdb 	bl	8005654 <HAL_FLASH_Lock>
            return HAL_ERROR; //  
 800269e:	2301      	movs	r3, #1
 80026a0:	e004      	b.n	80026ac <WriteToFlash+0xfc>
    }


    HAL_FLASH_Lock(); //  Flash
 80026a2:	f002 ffd7 	bl	8005654 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80026a6:	b662      	cpsie	i
}
 80026a8:	bf00      	nop
    __enable_irq();                                        //   
    return HAL_OK; // 
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3730      	adds	r7, #48	; 0x30
 80026b0:	46bd      	mov	sp, r7
 80026b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026b6:	bf00      	nop
 80026b8:	08060000 	.word	0x08060000

080026bc <ReadFromFlash>:

//     Flash
void ReadFromFlash(struct Rocket *rocket) {
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
    uint32_t address = FLASH_USER_START_ADDR + 4; //   
 80026c4:	4b12      	ldr	r3, [pc, #72]	; (8002710 <ReadFromFlash+0x54>)
 80026c6:	60fb      	str	r3, [r7, #12]

    if (address % 4 != 0) {
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d118      	bne.n	8002704 <ReadFromFlash+0x48>
            //  :   
            return;
        }

    rocket->delta_apogee = *(__IO uint32_t*)address; //   
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	751a      	strb	r2, [r3, #20]
    address += 4;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	3304      	adds	r3, #4
 80026e0:	60fb      	str	r3, [r7, #12]

    rocket->delta_activate = *(__IO uint32_t*)address; //   
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	755a      	strb	r2, [r3, #21]
    address += 4;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	3304      	adds	r3, #4
 80026f0:	60fb      	str	r3, [r7, #12]

    rocket->starting_height = *(__IO uint32_t*)address; //   
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	759a      	strb	r2, [r3, #22]
    address += 4;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	3304      	adds	r3, #4
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	e000      	b.n	8002706 <ReadFromFlash+0x4a>
            return;
 8002704:	bf00      	nop

    //return HAL_OK; // 
}
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	08060004 	.word	0x08060004

08002714 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b088      	sub	sp, #32
 8002718:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
 8002728:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	4b2b      	ldr	r3, [pc, #172]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a2a      	ldr	r2, [pc, #168]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b28      	ldr	r3, [pc, #160]	; (80027dc <MX_GPIO_Init+0xc8>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
 800274a:	4b24      	ldr	r3, [pc, #144]	; (80027dc <MX_GPIO_Init+0xc8>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a23      	ldr	r2, [pc, #140]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b21      	ldr	r3, [pc, #132]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	603b      	str	r3, [r7, #0]
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a1c      	ldr	r2, [pc, #112]	; (80027dc <MX_GPIO_Init+0xc8>)
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800277e:	2200      	movs	r2, #0
 8002780:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002784:	4816      	ldr	r0, [pc, #88]	; (80027e0 <MX_GPIO_Init+0xcc>)
 8002786:	f003 fe6b 	bl	8006460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_Pin;
 800278a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800278e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002790:	2301      	movs	r3, #1
 8002792:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002798:	2300      	movs	r3, #0
 800279a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 800279c:	f107 030c 	add.w	r3, r7, #12
 80027a0:	4619      	mov	r1, r3
 80027a2:	480f      	ldr	r0, [pc, #60]	; (80027e0 <MX_GPIO_Init+0xcc>)
 80027a4:	f003 fa9a 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = btn_Pin;
 80027a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027ae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80027b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b4:	2301      	movs	r3, #1
 80027b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	4619      	mov	r1, r3
 80027be:	4808      	ldr	r0, [pc, #32]	; (80027e0 <MX_GPIO_Init+0xcc>)
 80027c0:	f003 fa8c 	bl	8005cdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2100      	movs	r1, #0
 80027c8:	2028      	movs	r0, #40	; 0x28
 80027ca:	f002 fdc1 	bl	8005350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80027ce:	2028      	movs	r0, #40	; 0x28
 80027d0:	f002 fdea 	bl	80053a8 <HAL_NVIC_EnableIRQ>

}
 80027d4:	bf00      	nop
 80027d6:	3720      	adds	r7, #32
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40020800 	.word	0x40020800

080027e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <MX_I2C1_Init+0x50>)
 80027ea:	4a13      	ldr	r2, [pc, #76]	; (8002838 <MX_I2C1_Init+0x54>)
 80027ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027ee:	4b11      	ldr	r3, [pc, #68]	; (8002834 <MX_I2C1_Init+0x50>)
 80027f0:	4a12      	ldr	r2, [pc, #72]	; (800283c <MX_I2C1_Init+0x58>)
 80027f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027f4:	4b0f      	ldr	r3, [pc, #60]	; (8002834 <MX_I2C1_Init+0x50>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027fa:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <MX_I2C1_Init+0x50>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002800:	4b0c      	ldr	r3, [pc, #48]	; (8002834 <MX_I2C1_Init+0x50>)
 8002802:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002806:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002808:	4b0a      	ldr	r3, [pc, #40]	; (8002834 <MX_I2C1_Init+0x50>)
 800280a:	2200      	movs	r2, #0
 800280c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800280e:	4b09      	ldr	r3, [pc, #36]	; (8002834 <MX_I2C1_Init+0x50>)
 8002810:	2200      	movs	r2, #0
 8002812:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002814:	4b07      	ldr	r3, [pc, #28]	; (8002834 <MX_I2C1_Init+0x50>)
 8002816:	2200      	movs	r2, #0
 8002818:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800281a:	4b06      	ldr	r3, [pc, #24]	; (8002834 <MX_I2C1_Init+0x50>)
 800281c:	2200      	movs	r2, #0
 800281e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002820:	4804      	ldr	r0, [pc, #16]	; (8002834 <MX_I2C1_Init+0x50>)
 8002822:	f003 fe67 	bl	80064f4 <HAL_I2C_Init>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800282c:	f000 fa9c 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002830:	bf00      	nop
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000254 	.word	0x20000254
 8002838:	40005400 	.word	0x40005400
 800283c:	000186a0 	.word	0x000186a0

08002840 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	; 0x28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a20      	ldr	r2, [pc, #128]	; (80028e0 <HAL_I2C_MspInit+0xa0>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d139      	bne.n	80028d6 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	4b1f      	ldr	r3, [pc, #124]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	4a1e      	ldr	r2, [pc, #120]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 800286c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002870:	6413      	str	r3, [r2, #64]	; 0x40
 8002872:	4b1c      	ldr	r3, [pc, #112]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002876:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a17      	ldr	r2, [pc, #92]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800289a:	23c0      	movs	r3, #192	; 0xc0
 800289c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800289e:	2312      	movs	r3, #18
 80028a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a6:	2303      	movs	r3, #3
 80028a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028aa:	2304      	movs	r3, #4
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ae:	f107 0314 	add.w	r3, r7, #20
 80028b2:	4619      	mov	r1, r3
 80028b4:	480c      	ldr	r0, [pc, #48]	; (80028e8 <HAL_I2C_MspInit+0xa8>)
 80028b6:	f003 fa11 	bl	8005cdc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	4a08      	ldr	r2, [pc, #32]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 80028c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028c8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ca:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80028d6:	bf00      	nop
 80028d8:	3728      	adds	r7, #40	; 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40005400 	.word	0x40005400
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40020400 	.word	0x40020400

080028ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <HAL_I2C_MspDeInit+0x38>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d10d      	bne.n	800291a <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80028fe:	4b0a      	ldr	r3, [pc, #40]	; (8002928 <HAL_I2C_MspDeInit+0x3c>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	4a09      	ldr	r2, [pc, #36]	; (8002928 <HAL_I2C_MspDeInit+0x3c>)
 8002904:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002908:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800290a:	2140      	movs	r1, #64	; 0x40
 800290c:	4807      	ldr	r0, [pc, #28]	; (800292c <HAL_I2C_MspDeInit+0x40>)
 800290e:	f003 fc7f 	bl	8006210 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002912:	2180      	movs	r1, #128	; 0x80
 8002914:	4805      	ldr	r0, [pc, #20]	; (800292c <HAL_I2C_MspDeInit+0x40>)
 8002916:	f003 fc7b 	bl	8006210 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40005400 	.word	0x40005400
 8002928:	40023800 	.word	0x40023800
 800292c:	40020400 	.word	0x40020400

08002930 <start_blink_led>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void start_blink_led(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint16_t time){
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	807b      	strh	r3, [r7, #2]
 800293c:	4613      	mov	r3, r2
 800293e:	803b      	strh	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	2201      	movs	r2, #1
 8002944:	4619      	mov	r1, r3
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f003 fd8a 	bl	8006460 <HAL_GPIO_WritePin>
	HAL_Delay(time);
 800294c:	883b      	ldrh	r3, [r7, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f001 ff02 	bl	8004758 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002954:	887b      	ldrh	r3, [r7, #2]
 8002956:	2200      	movs	r2, #0
 8002958:	4619      	mov	r1, r3
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f003 fd80 	bl	8006460 <HAL_GPIO_WritePin>

}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <tick_to_sec>:

float tick_to_sec(uint32_t tick){
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	return tick/(float)1000;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	ee07 3a90 	vmov	s15, r3
 8002976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800297a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002994 <tick_to_sec+0x2c>
 800297e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002982:	eef0 7a66 	vmov.f32	s15, s13
}
 8002986:	eeb0 0a67 	vmov.f32	s0, s15
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	447a0000 	.word	0x447a0000

08002998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002998:	b590      	push	{r4, r7, lr}
 800299a:	b085      	sub	sp, #20
 800299c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800299e:	f001 fe69 	bl	8004674 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029a2:	f000 f967 	bl	8002c74 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_I2C1_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	4b94      	ldr	r3, [pc, #592]	; (8002bfc <main+0x264>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	4a93      	ldr	r2, [pc, #588]	; (8002bfc <main+0x264>)
 80029b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029b4:	6413      	str	r3, [r2, #64]	; 0x40
 80029b6:	4b91      	ldr	r3, [pc, #580]	; (8002bfc <main+0x264>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	683b      	ldr	r3, [r7, #0]
    HAL_Delay(100);
 80029c2:	2064      	movs	r0, #100	; 0x64
 80029c4:	f001 fec8 	bl	8004758 <HAL_Delay>
    __HAL_RCC_I2C1_FORCE_RESET();
 80029c8:	4b8c      	ldr	r3, [pc, #560]	; (8002bfc <main+0x264>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	4a8b      	ldr	r2, [pc, #556]	; (8002bfc <main+0x264>)
 80029ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029d2:	6213      	str	r3, [r2, #32]
    HAL_Delay(100);
 80029d4:	2064      	movs	r0, #100	; 0x64
 80029d6:	f001 febf 	bl	8004758 <HAL_Delay>
    __HAL_RCC_I2C1_RELEASE_RESET();
 80029da:	4b88      	ldr	r3, [pc, #544]	; (8002bfc <main+0x264>)
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	4a87      	ldr	r2, [pc, #540]	; (8002bfc <main+0x264>)
 80029e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029e4:	6213      	str	r3, [r2, #32]
    HAL_Delay(100);
 80029e6:	2064      	movs	r0, #100	; 0x64
 80029e8:	f001 feb6 	bl	8004758 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029ec:	f7ff fe92 	bl	8002714 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80029f0:	f000 fd44 	bl	800347c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80029f4:	f7fe fd3c 	bl	8001470 <MX_ADC1_Init>
  MX_I2C1_Init();
 80029f8:	f7ff fef4 	bl	80027e4 <MX_I2C1_Init>
  MX_TIM1_Init();
 80029fc:	f000 fb0a 	bl	8003014 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002a00:	f000 fc3e 	bl	8003280 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002a04:	f000 fba6 	bl	8003154 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)&rx_buffer, 100);
 8002a08:	2264      	movs	r2, #100	; 0x64
 8002a0a:	497d      	ldr	r1, [pc, #500]	; (8002c00 <main+0x268>)
 8002a0c:	487d      	ldr	r0, [pc, #500]	; (8002c04 <main+0x26c>)
 8002a0e:	f007 fb83 	bl	800a118 <HAL_UARTEx_ReceiveToIdle_IT>

    //HAL_ADCEx_Calibration_Start(&hadc1);

    HAL_ADC_Start(&hadc1);
 8002a12:	487d      	ldr	r0, [pc, #500]	; (8002c08 <main+0x270>)
 8002a14:	f002 f822 	bl	8004a5c <HAL_ADC_Start>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002a18:	2100      	movs	r1, #0
 8002a1a:	487c      	ldr	r0, [pc, #496]	; (8002c0c <main+0x274>)
 8002a1c:	f005 fdee 	bl	80085fc <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002a20:	2104      	movs	r1, #4
 8002a22:	487b      	ldr	r0, [pc, #492]	; (8002c10 <main+0x278>)
 8002a24:	f005 fdea 	bl	80085fc <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002a28:	2108      	movs	r1, #8
 8002a2a:	4879      	ldr	r0, [pc, #484]	; (8002c10 <main+0x278>)
 8002a2c:	f005 fde6 	bl	80085fc <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002a30:	210c      	movs	r1, #12
 8002a32:	4877      	ldr	r0, [pc, #476]	; (8002c10 <main+0x278>)
 8002a34:	f005 fde2 	bl	80085fc <HAL_TIM_PWM_Start>

    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a3e:	4875      	ldr	r0, [pc, #468]	; (8002c14 <main+0x27c>)
 8002a40:	f003 fd0e 	bl	8006460 <HAL_GPIO_WritePin>

    atmosphere_init(&atmosphere);
 8002a44:	4874      	ldr	r0, [pc, #464]	; (8002c18 <main+0x280>)
 8002a46:	f001 fd27 	bl	8004498 <atmosphere_init>

    rocket_init(&rocket, "1A", &altitude, &atmosphere, &accelerate, &gyro);
 8002a4a:	4b74      	ldr	r3, [pc, #464]	; (8002c1c <main+0x284>)
 8002a4c:	9301      	str	r3, [sp, #4]
 8002a4e:	4b74      	ldr	r3, [pc, #464]	; (8002c20 <main+0x288>)
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	4b71      	ldr	r3, [pc, #452]	; (8002c18 <main+0x280>)
 8002a54:	4a73      	ldr	r2, [pc, #460]	; (8002c24 <main+0x28c>)
 8002a56:	4974      	ldr	r1, [pc, #464]	; (8002c28 <main+0x290>)
 8002a58:	4874      	ldr	r0, [pc, #464]	; (8002c2c <main+0x294>)
 8002a5a:	f001 fcdc 	bl	8004416 <rocket_init>

    if (CheckFlashData()) {
 8002a5e:	f7ff fd8d 	bl	800257c <CheckFlashData>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d003      	beq.n	8002a70 <main+0xd8>
  	  ReadFromFlash(&rocket); //    Flash,   
 8002a68:	4870      	ldr	r0, [pc, #448]	; (8002c2c <main+0x294>)
 8002a6a:	f7ff fe27 	bl	80026bc <ReadFromFlash>
 8002a6e:	e002      	b.n	8002a76 <main+0xde>
    }
    else {
  	  delta_init(&rocket);
 8002a70:	486e      	ldr	r0, [pc, #440]	; (8002c2c <main+0x294>)
 8002a72:	f001 fdc2 	bl	80045fa <delta_init>
    }

    angle_init(&angle);
 8002a76:	486e      	ldr	r0, [pc, #440]	; (8002c30 <main+0x298>)
 8002a78:	f000 fd7a 	bl	8003570 <angle_init>

    angle_velocity_init(&angle_velocity);
 8002a7c:	486d      	ldr	r0, [pc, #436]	; (8002c34 <main+0x29c>)
 8002a7e:	f000 fd8d 	bl	800359c <angle_velocity_init>

    PID_init(&pid);
 8002a82:	486d      	ldr	r0, [pc, #436]	; (8002c38 <main+0x2a0>)
 8002a84:	f000 ffc5 	bl	8003a12 <PID_init>

    set_PID_coefficients(&pid, Kp, Ki, Kd);
 8002a88:	4b6c      	ldr	r3, [pc, #432]	; (8002c3c <main+0x2a4>)
 8002a8a:	edd3 7a00 	vldr	s15, [r3]
 8002a8e:	4b6c      	ldr	r3, [pc, #432]	; (8002c40 <main+0x2a8>)
 8002a90:	ed93 7a00 	vldr	s14, [r3]
 8002a94:	4b6b      	ldr	r3, [pc, #428]	; (8002c44 <main+0x2ac>)
 8002a96:	edd3 6a00 	vldr	s13, [r3]
 8002a9a:	eeb0 1a66 	vmov.f32	s2, s13
 8002a9e:	eef0 0a47 	vmov.f32	s1, s14
 8002aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8002aa6:	4864      	ldr	r0, [pc, #400]	; (8002c38 <main+0x2a0>)
 8002aa8:	f001 f80f 	bl	8003aca <set_PID_coefficients>

    altitude_init(&rocket);
 8002aac:	485f      	ldr	r0, [pc, #380]	; (8002c2c <main+0x294>)
 8002aae:	f001 f973 	bl	8003d98 <altitude_init>

    rescue_system_init(TIM1);
 8002ab2:	4865      	ldr	r0, [pc, #404]	; (8002c48 <main+0x2b0>)
 8002ab4:	f001 fca0 	bl	80043f8 <rescue_system_init>

    initGMedian(&gmedian_alt);
 8002ab8:	4864      	ldr	r0, [pc, #400]	; (8002c4c <main+0x2b4>)
 8002aba:	f000 fecd 	bl	8003858 <initGMedian>

    for(int i = 0; i < 3; i++){
 8002abe:	2300      	movs	r3, #0
 8002ac0:	607b      	str	r3, [r7, #4]
 8002ac2:	e016      	b.n	8002af2 <main+0x15a>
  	  initGMedian(&(gmedian_a[i]));
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4413      	add	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	4a60      	ldr	r2, [pc, #384]	; (8002c50 <main+0x2b8>)
 8002ad0:	4413      	add	r3, r2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 fec0 	bl	8003858 <initGMedian>
  	  initGMedian(&(gmedian_g[i]));
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	4413      	add	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	4a5c      	ldr	r2, [pc, #368]	; (8002c54 <main+0x2bc>)
 8002ae4:	4413      	add	r3, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 feb6 	bl	8003858 <initGMedian>
    for(int i = 0; i < 3; i++){
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3301      	adds	r3, #1
 8002af0:	607b      	str	r3, [r7, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	dde5      	ble.n	8002ac4 <main+0x12c>
    }

    radio_init(&radio);
 8002af8:	4857      	ldr	r0, [pc, #348]	; (8002c58 <main+0x2c0>)
 8002afa:	f001 fb91 	bl	8004220 <radio_init>

    HAL_TIM_Base_Start_IT(&htim3);
 8002afe:	4857      	ldr	r0, [pc, #348]	; (8002c5c <main+0x2c4>)
 8002b00:	f005 fc1a 	bl	8008338 <HAL_TIM_Base_Start_IT>

    HAL_Delay(500);
 8002b04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b08:	f001 fe26 	bl	8004758 <HAL_Delay>
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b12:	4840      	ldr	r0, [pc, #256]	; (8002c14 <main+0x27c>)
 8002b14:	f003 fca4 	bl	8006460 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8002b18:	20c8      	movs	r0, #200	; 0xc8
 8002b1a:	f001 fe1d 	bl	8004758 <HAL_Delay>
    start_blink_led(led_GPIO_Port, led_Pin, 200);
 8002b1e:	22c8      	movs	r2, #200	; 0xc8
 8002b20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b24:	483b      	ldr	r0, [pc, #236]	; (8002c14 <main+0x27c>)
 8002b26:	f7ff ff03 	bl	8002930 <start_blink_led>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  get_inertia_measurement(&rocket);
 8002b2a:	4840      	ldr	r0, [pc, #256]	; (8002c2c <main+0x294>)
 8002b2c:	f001 fa6b 	bl	8004006 <get_inertia_measurement>

	  filtered_inertia_measurement(&rocket,gmedian_a,gmedian_g);
 8002b30:	4a48      	ldr	r2, [pc, #288]	; (8002c54 <main+0x2bc>)
 8002b32:	4947      	ldr	r1, [pc, #284]	; (8002c50 <main+0x2b8>)
 8002b34:	483d      	ldr	r0, [pc, #244]	; (8002c2c <main+0x294>)
 8002b36:	f001 fa79 	bl	800402c <filtered_inertia_measurement>

	  get_inertia_measurement_mod(&rocket);
 8002b3a:	483c      	ldr	r0, [pc, #240]	; (8002c2c <main+0x294>)
 8002b3c:	f001 fb22 	bl	8004184 <get_inertia_measurement_mod>

	  angle_calculate(&angle, rocket.accelerate);
 8002b40:	4b3a      	ldr	r3, [pc, #232]	; (8002c2c <main+0x294>)
 8002b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b44:	4619      	mov	r1, r3
 8002b46:	483a      	ldr	r0, [pc, #232]	; (8002c30 <main+0x298>)
 8002b48:	f000 fd52 	bl	80035f0 <angle_calculate>

	  angle_velocity_calculate(&angle_velocity, &gyro);
 8002b4c:	4933      	ldr	r1, [pc, #204]	; (8002c1c <main+0x284>)
 8002b4e:	4839      	ldr	r0, [pc, #228]	; (8002c34 <main+0x29c>)
 8002b50:	f000 fe48 	bl	80037e4 <angle_velocity_calculate>

	  get_altitude_measurement(&rocket);
 8002b54:	4835      	ldr	r0, [pc, #212]	; (8002c2c <main+0x294>)
 8002b56:	f001 f9ab 	bl	8003eb0 <get_altitude_measurement>

	  filtered_altitude_measurement(&rocket, &gmedian_alt);
 8002b5a:	493c      	ldr	r1, [pc, #240]	; (8002c4c <main+0x2b4>)
 8002b5c:	4833      	ldr	r0, [pc, #204]	; (8002c2c <main+0x294>)
 8002b5e:	f001 f9cf 	bl	8003f00 <filtered_altitude_measurement>

	  if(flag_irq && (HAL_GetTick() - time_irq) > btn_time)
 8002b62:	4b3f      	ldr	r3, [pc, #252]	; (8002c60 <main+0x2c8>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00a      	beq.n	8002b80 <main+0x1e8>
 8002b6a:	f001 fde9 	bl	8004740 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	4b3c      	ldr	r3, [pc, #240]	; (8002c64 <main+0x2cc>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2bc8      	cmp	r3, #200	; 0xc8
 8002b78:	d902      	bls.n	8002b80 <main+0x1e8>
		  {
		  turn_servo(90);
 8002b7a:	205a      	movs	r0, #90	; 0x5a
 8002b7c:	f001 fc0c 	bl	8004398 <turn_servo>
		  }

	  fly_control(&rocket);
 8002b80:	482a      	ldr	r0, [pc, #168]	; (8002c2c <main+0x294>)
 8002b82:	f001 fcab 	bl	80044dc <fly_control>

	  if(rocket.activate_point){
		 //turn_servo(90);
	  }
	  rocket.time = tick_to_sec(HAL_GetTick());
 8002b86:	f001 fddb 	bl	8004740 <HAL_GetTick>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff feeb 	bl	8002968 <tick_to_sec>
 8002b92:	eef0 7a40 	vmov.f32	s15, s0
 8002b96:	4b25      	ldr	r3, [pc, #148]	; (8002c2c <main+0x294>)
 8002b98:	edc3 7a07 	vstr	s15, [r3, #28]
	  rocket.battery_voltage = get_mcu_voltage();
 8002b9c:	f001 fb14 	bl	80041c8 <get_mcu_voltage>
 8002ba0:	eef0 7a40 	vmov.f32	s15, s0
 8002ba4:	4b21      	ldr	r3, [pc, #132]	; (8002c2c <main+0x294>)
 8002ba6:	edc3 7a06 	vstr	s15, [r3, #24]

	  if(PID_WORK == true){
 8002baa:	4b2f      	ldr	r3, [pc, #188]	; (8002c68 <main+0x2d0>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00b      	beq.n	8002bca <main+0x232>
		  get_PID_out(&pid, &angle, &angle_velocity, set_data);
 8002bb2:	4b2e      	ldr	r3, [pc, #184]	; (8002c6c <main+0x2d4>)
 8002bb4:	4a1f      	ldr	r2, [pc, #124]	; (8002c34 <main+0x29c>)
 8002bb6:	491e      	ldr	r1, [pc, #120]	; (8002c30 <main+0x298>)
 8002bb8:	481f      	ldr	r0, [pc, #124]	; (8002c38 <main+0x2a0>)
 8002bba:	f001 f81f 	bl	8003bfc <get_PID_out>
		  set_pwm(&pid);
 8002bbe:	481e      	ldr	r0, [pc, #120]	; (8002c38 <main+0x2a0>)
 8002bc0:	f001 f8b5 	bl	8003d2e <set_pwm>
		  PID_WORK = false;
 8002bc4:	4b28      	ldr	r3, [pc, #160]	; (8002c68 <main+0x2d0>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
	  }

	  if(HAL_GetTick() - time > Hz_to_ms(radio.frequency_data_transmission)){
 8002bca:	f001 fdb9 	bl	8004740 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	4b27      	ldr	r3, [pc, #156]	; (8002c70 <main+0x2d8>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	1ad4      	subs	r4, r2, r3
 8002bd6:	4b20      	ldr	r3, [pc, #128]	; (8002c58 <main+0x2c0>)
 8002bd8:	885b      	ldrh	r3, [r3, #2]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fb36 	bl	800224c <Hz_to_ms>
 8002be0:	4603      	mov	r3, r0
 8002be2:	429c      	cmp	r4, r3
 8002be4:	d9a1      	bls.n	8002b2a <main+0x192>
		  time = HAL_GetTick();
 8002be6:	f001 fdab 	bl	8004740 <HAL_GetTick>
 8002bea:	4603      	mov	r3, r0
 8002bec:	4a20      	ldr	r2, [pc, #128]	; (8002c70 <main+0x2d8>)
 8002bee:	6013      	str	r3, [r2, #0]

		  transmit_data(&rocket, &radio);
 8002bf0:	4919      	ldr	r1, [pc, #100]	; (8002c58 <main+0x2c0>)
 8002bf2:	480e      	ldr	r0, [pc, #56]	; (8002c2c <main+0x294>)
 8002bf4:	f001 fb24 	bl	8004240 <transmit_data>
	  get_inertia_measurement(&rocket);
 8002bf8:	e797      	b.n	8002b2a <main+0x192>
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	20000568 	.word	0x20000568
 8002c04:	200006c0 	.word	0x200006c0
 8002c08:	2000020c 	.word	0x2000020c
 8002c0c:	200005e8 	.word	0x200005e8
 8002c10:	20000630 	.word	0x20000630
 8002c14:	40020800 	.word	0x40020800
 8002c18:	200002e8 	.word	0x200002e8
 8002c1c:	20000328 	.word	0x20000328
 8002c20:	2000030c 	.word	0x2000030c
 8002c24:	20000300 	.word	0x20000300
 8002c28:	08010834 	.word	0x08010834
 8002c2c:	200002a8 	.word	0x200002a8
 8002c30:	20000498 	.word	0x20000498
 8002c34:	200004b0 	.word	0x200004b0
 8002c38:	200004c8 	.word	0x200004c8
 8002c3c:	20000000 	.word	0x20000000
 8002c40:	20000560 	.word	0x20000560
 8002c44:	20000564 	.word	0x20000564
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	20000468 	.word	0x20000468
 8002c50:	20000348 	.word	0x20000348
 8002c54:	200003d8 	.word	0x200003d8
 8002c58:	20000344 	.word	0x20000344
 8002c5c:	20000678 	.word	0x20000678
 8002c60:	200005cc 	.word	0x200005cc
 8002c64:	200005d0 	.word	0x200005d0
 8002c68:	200005d8 	.word	0x200005d8
 8002c6c:	200005dc 	.word	0x200005dc
 8002c70:	200005d4 	.word	0x200005d4

08002c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b094      	sub	sp, #80	; 0x50
 8002c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c7a:	f107 0320 	add.w	r3, r7, #32
 8002c7e:	2230      	movs	r2, #48	; 0x30
 8002c80:	2100      	movs	r1, #0
 8002c82:	4618      	mov	r0, r3
 8002c84:	f008 fa88 	bl	800b198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c88:	f107 030c 	add.w	r3, r7, #12
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	60da      	str	r2, [r3, #12]
 8002c96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	4b22      	ldr	r3, [pc, #136]	; (8002d28 <SystemClock_Config+0xb4>)
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	4a21      	ldr	r2, [pc, #132]	; (8002d28 <SystemClock_Config+0xb4>)
 8002ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca8:	4b1f      	ldr	r3, [pc, #124]	; (8002d28 <SystemClock_Config+0xb4>)
 8002caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	60bb      	str	r3, [r7, #8]
 8002cb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	607b      	str	r3, [r7, #4]
 8002cb8:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <SystemClock_Config+0xb8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a1b      	ldr	r2, [pc, #108]	; (8002d2c <SystemClock_Config+0xb8>)
 8002cbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cc2:	6013      	str	r3, [r2, #0]
 8002cc4:	4b19      	ldr	r3, [pc, #100]	; (8002d2c <SystemClock_Config+0xb8>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ccc:	607b      	str	r3, [r7, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cd8:	2310      	movs	r3, #16
 8002cda:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ce0:	f107 0320 	add.w	r3, r7, #32
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f004 fcb1 	bl	800764c <HAL_RCC_OscConfig>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002cf0:	f000 f83a 	bl	8002d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cf4:	230f      	movs	r3, #15
 8002cf6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d00:	2300      	movs	r3, #0
 8002d02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d08:	f107 030c 	add.w	r3, r7, #12
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f004 ffc4 	bl	8007c9c <HAL_RCC_ClockConfig>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002d1a:	f000 f825 	bl	8002d68 <Error_Handler>
  }
}
 8002d1e:	bf00      	nop
 8002d20:	3750      	adds	r7, #80	; 0x50
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40023800 	.word	0x40023800
 8002d2c:	40007000 	.word	0x40007000

08002d30 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == btn_Pin){
 8002d3a:	88fb      	ldrh	r3, [r7, #6]
 8002d3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d40:	d10a      	bne.n	8002d58 <HAL_GPIO_EXTI_Callback+0x28>
  	  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);  //       
 8002d42:	2028      	movs	r0, #40	; 0x28
 8002d44:	f002 fb48 	bl	80053d8 <HAL_NVIC_DisableIRQ>
  	  flag_irq = 1;							// 
 8002d48:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_GPIO_EXTI_Callback+0x30>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
  	  time_irq = HAL_GetTick();				//  
 8002d4e:	f001 fcf7 	bl	8004740 <HAL_GetTick>
 8002d52:	4603      	mov	r3, r0
 8002d54:	4a03      	ldr	r2, [pc, #12]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x34>)
 8002d56:	6013      	str	r3, [r2, #0]
    }
}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	200005cc 	.word	0x200005cc
 8002d64:	200005d0 	.word	0x200005d0

08002d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d6c:	b672      	cpsid	i
}
 8002d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d70:	e7fe      	b.n	8002d70 <Error_Handler+0x8>

08002d72 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
 8002d7a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <HAL_MspInit+0x4c>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	4a0f      	ldr	r2, [pc, #60]	; (8002dd4 <HAL_MspInit+0x4c>)
 8002d98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d9e:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <HAL_MspInit+0x4c>)
 8002da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002da6:	607b      	str	r3, [r7, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	603b      	str	r3, [r7, #0]
 8002dae:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <HAL_MspInit+0x4c>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	4a08      	ldr	r2, [pc, #32]	; (8002dd4 <HAL_MspInit+0x4c>)
 8002db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_MspInit+0x4c>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40023800 	.word	0x40023800

08002dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ddc:	e7fe      	b.n	8002ddc <NMI_Handler+0x4>

08002dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dde:	b480      	push	{r7}
 8002de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de2:	e7fe      	b.n	8002de2 <HardFault_Handler+0x4>

08002de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002de8:	e7fe      	b.n	8002de8 <MemManage_Handler+0x4>

08002dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dea:	b480      	push	{r7}
 8002dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dee:	e7fe      	b.n	8002dee <BusFault_Handler+0x4>

08002df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df4:	e7fe      	b.n	8002df4 <UsageFault_Handler+0x4>

08002df6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002df6:	b480      	push	{r7}
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e12:	b480      	push	{r7}
 8002e14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e16:	bf00      	nop
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e24:	f001 fc78 	bl	8004718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e28:	bf00      	nop
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e30:	4802      	ldr	r0, [pc, #8]	; (8002e3c <TIM3_IRQHandler+0x10>)
 8002e32:	f005 fd0f 	bl	8008854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000678 	.word	0x20000678

08002e40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e44:	4802      	ldr	r0, [pc, #8]	; (8002e50 <USART1_IRQHandler+0x10>)
 8002e46:	f007 f9cd 	bl	800a1e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	200006c0 	.word	0x200006c0

08002e54 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(btn_Pin);
 8002e58:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e5c:	f003 fb32 	bl	80064c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e60:	bf00      	nop
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  return 1;
 8002e68:	2301      	movs	r3, #1
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <_kill>:

int _kill(int pid, int sig)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e7e:	f008 f961 	bl	800b144 <__errno>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2216      	movs	r2, #22
 8002e86:	601a      	str	r2, [r3, #0]
  return -1;
 8002e88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <_exit>:

void _exit (int status)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff ffe7 	bl	8002e74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ea6:	e7fe      	b.n	8002ea6 <_exit+0x12>

08002ea8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]
 8002eb8:	e00a      	b.n	8002ed0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002eba:	f3af 8000 	nop.w
 8002ebe:	4601      	mov	r1, r0
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	60ba      	str	r2, [r7, #8]
 8002ec6:	b2ca      	uxtb	r2, r1
 8002ec8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	dbf0      	blt.n	8002eba <_read+0x12>
  }

  return len;
 8002ed8:	687b      	ldr	r3, [r7, #4]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	60f8      	str	r0, [r7, #12]
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	e009      	b.n	8002f08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	1c5a      	adds	r2, r3, #1
 8002ef8:	60ba      	str	r2, [r7, #8]
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	3301      	adds	r3, #1
 8002f06:	617b      	str	r3, [r7, #20]
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	dbf1      	blt.n	8002ef4 <_write+0x12>
  }
  return len;
 8002f10:	687b      	ldr	r3, [r7, #4]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <_close>:

int _close(int file)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b083      	sub	sp, #12
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f42:	605a      	str	r2, [r3, #4]
  return 0;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <_isatty>:

int _isatty(int file)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f5a:	2301      	movs	r3, #1
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
	...

08002f84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f8c:	4a14      	ldr	r2, [pc, #80]	; (8002fe0 <_sbrk+0x5c>)
 8002f8e:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <_sbrk+0x60>)
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f98:	4b13      	ldr	r3, [pc, #76]	; (8002fe8 <_sbrk+0x64>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d102      	bne.n	8002fa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fa0:	4b11      	ldr	r3, [pc, #68]	; (8002fe8 <_sbrk+0x64>)
 8002fa2:	4a12      	ldr	r2, [pc, #72]	; (8002fec <_sbrk+0x68>)
 8002fa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fa6:	4b10      	ldr	r3, [pc, #64]	; (8002fe8 <_sbrk+0x64>)
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4413      	add	r3, r2
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d207      	bcs.n	8002fc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fb4:	f008 f8c6 	bl	800b144 <__errno>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	220c      	movs	r2, #12
 8002fbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc2:	e009      	b.n	8002fd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fc4:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <_sbrk+0x64>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fca:	4b07      	ldr	r3, [pc, #28]	; (8002fe8 <_sbrk+0x64>)
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	4a05      	ldr	r2, [pc, #20]	; (8002fe8 <_sbrk+0x64>)
 8002fd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3718      	adds	r7, #24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20020000 	.word	0x20020000
 8002fe4:	00000400 	.word	0x00000400
 8002fe8:	200005e4 	.word	0x200005e4
 8002fec:	20000878 	.word	0x20000878

08002ff0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ff4:	4b06      	ldr	r3, [pc, #24]	; (8003010 <SystemInit+0x20>)
 8002ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ffa:	4a05      	ldr	r2, [pc, #20]	; (8003010 <SystemInit+0x20>)
 8002ffc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003000:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b096      	sub	sp, #88	; 0x58
 8003018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800301a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	605a      	str	r2, [r3, #4]
 8003024:	609a      	str	r2, [r3, #8]
 8003026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003028:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003032:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]
 800303c:	609a      	str	r2, [r3, #8]
 800303e:	60da      	str	r2, [r3, #12]
 8003040:	611a      	str	r2, [r3, #16]
 8003042:	615a      	str	r2, [r3, #20]
 8003044:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003046:	1d3b      	adds	r3, r7, #4
 8003048:	2220      	movs	r2, #32
 800304a:	2100      	movs	r1, #0
 800304c:	4618      	mov	r0, r3
 800304e:	f008 f8a3 	bl	800b198 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003052:	4b3e      	ldr	r3, [pc, #248]	; (800314c <MX_TIM1_Init+0x138>)
 8003054:	4a3e      	ldr	r2, [pc, #248]	; (8003150 <MX_TIM1_Init+0x13c>)
 8003056:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8003058:	4b3c      	ldr	r3, [pc, #240]	; (800314c <MX_TIM1_Init+0x138>)
 800305a:	220f      	movs	r2, #15
 800305c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800305e:	4b3b      	ldr	r3, [pc, #236]	; (800314c <MX_TIM1_Init+0x138>)
 8003060:	2200      	movs	r2, #0
 8003062:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8003064:	4b39      	ldr	r3, [pc, #228]	; (800314c <MX_TIM1_Init+0x138>)
 8003066:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800306a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800306c:	4b37      	ldr	r3, [pc, #220]	; (800314c <MX_TIM1_Init+0x138>)
 800306e:	2200      	movs	r2, #0
 8003070:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003072:	4b36      	ldr	r3, [pc, #216]	; (800314c <MX_TIM1_Init+0x138>)
 8003074:	2200      	movs	r2, #0
 8003076:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003078:	4b34      	ldr	r3, [pc, #208]	; (800314c <MX_TIM1_Init+0x138>)
 800307a:	2280      	movs	r2, #128	; 0x80
 800307c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800307e:	4833      	ldr	r0, [pc, #204]	; (800314c <MX_TIM1_Init+0x138>)
 8003080:	f005 f894 	bl	80081ac <HAL_TIM_Base_Init>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800308a:	f7ff fe6d 	bl	8002d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800308e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003092:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003094:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003098:	4619      	mov	r1, r3
 800309a:	482c      	ldr	r0, [pc, #176]	; (800314c <MX_TIM1_Init+0x138>)
 800309c:	f005 fe88 	bl	8008db0 <HAL_TIM_ConfigClockSource>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80030a6:	f7ff fe5f 	bl	8002d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030aa:	4828      	ldr	r0, [pc, #160]	; (800314c <MX_TIM1_Init+0x138>)
 80030ac:	f005 f9d6 	bl	800845c <HAL_TIM_PWM_Init>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80030b6:	f7ff fe57 	bl	8002d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ba:	2300      	movs	r3, #0
 80030bc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80030c6:	4619      	mov	r1, r3
 80030c8:	4820      	ldr	r0, [pc, #128]	; (800314c <MX_TIM1_Init+0x138>)
 80030ca:	f006 fd45 	bl	8009b58 <HAL_TIMEx_MasterConfigSynchronization>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80030d4:	f7ff fe48 	bl	8002d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030d8:	2360      	movs	r3, #96	; 0x60
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80030dc:	2300      	movs	r3, #0
 80030de:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80030e4:	2300      	movs	r3, #0
 80030e6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030e8:	2300      	movs	r3, #0
 80030ea:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80030ec:	2300      	movs	r3, #0
 80030ee:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80030f0:	2300      	movs	r3, #0
 80030f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030f8:	2200      	movs	r2, #0
 80030fa:	4619      	mov	r1, r3
 80030fc:	4813      	ldr	r0, [pc, #76]	; (800314c <MX_TIM1_Init+0x138>)
 80030fe:	f005 fcb1 	bl	8008a64 <HAL_TIM_PWM_ConfigChannel>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003108:	f7ff fe2e 	bl	8002d68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800310c:	2300      	movs	r3, #0
 800310e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003110:	2300      	movs	r3, #0
 8003112:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003114:	2300      	movs	r3, #0
 8003116:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003120:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003124:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003126:	2300      	movs	r3, #0
 8003128:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800312a:	1d3b      	adds	r3, r7, #4
 800312c:	4619      	mov	r1, r3
 800312e:	4807      	ldr	r0, [pc, #28]	; (800314c <MX_TIM1_Init+0x138>)
 8003130:	f006 fdd0 	bl	8009cd4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800313a:	f7ff fe15 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800313e:	4803      	ldr	r0, [pc, #12]	; (800314c <MX_TIM1_Init+0x138>)
 8003140:	f000 f93e 	bl	80033c0 <HAL_TIM_MspPostInit>

}
 8003144:	bf00      	nop
 8003146:	3758      	adds	r7, #88	; 0x58
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	200005e8 	.word	0x200005e8
 8003150:	40010000 	.word	0x40010000

08003154 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08e      	sub	sp, #56	; 0x38
 8003158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800315a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800315e:	2200      	movs	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	605a      	str	r2, [r3, #4]
 8003164:	609a      	str	r2, [r3, #8]
 8003166:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003168:	f107 0320 	add.w	r3, r7, #32
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003172:	1d3b      	adds	r3, r7, #4
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	611a      	str	r2, [r3, #16]
 8003180:	615a      	str	r2, [r3, #20]
 8003182:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003184:	4b3d      	ldr	r3, [pc, #244]	; (800327c <MX_TIM2_Init+0x128>)
 8003186:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800318a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800318c:	4b3b      	ldr	r3, [pc, #236]	; (800327c <MX_TIM2_Init+0x128>)
 800318e:	220f      	movs	r2, #15
 8003190:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003192:	4b3a      	ldr	r3, [pc, #232]	; (800327c <MX_TIM2_Init+0x128>)
 8003194:	2200      	movs	r2, #0
 8003196:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8003198:	4b38      	ldr	r3, [pc, #224]	; (800327c <MX_TIM2_Init+0x128>)
 800319a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800319e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031a0:	4b36      	ldr	r3, [pc, #216]	; (800327c <MX_TIM2_Init+0x128>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031a6:	4b35      	ldr	r3, [pc, #212]	; (800327c <MX_TIM2_Init+0x128>)
 80031a8:	2280      	movs	r2, #128	; 0x80
 80031aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031ac:	4833      	ldr	r0, [pc, #204]	; (800327c <MX_TIM2_Init+0x128>)
 80031ae:	f004 fffd 	bl	80081ac <HAL_TIM_Base_Init>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80031b8:	f7ff fdd6 	bl	8002d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031c0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031c6:	4619      	mov	r1, r3
 80031c8:	482c      	ldr	r0, [pc, #176]	; (800327c <MX_TIM2_Init+0x128>)
 80031ca:	f005 fdf1 	bl	8008db0 <HAL_TIM_ConfigClockSource>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80031d4:	f7ff fdc8 	bl	8002d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80031d8:	4828      	ldr	r0, [pc, #160]	; (800327c <MX_TIM2_Init+0x128>)
 80031da:	f005 f93f 	bl	800845c <HAL_TIM_PWM_Init>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80031e4:	f7ff fdc0 	bl	8002d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031e8:	2300      	movs	r3, #0
 80031ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031ec:	2300      	movs	r3, #0
 80031ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031f0:	f107 0320 	add.w	r3, r7, #32
 80031f4:	4619      	mov	r1, r3
 80031f6:	4821      	ldr	r0, [pc, #132]	; (800327c <MX_TIM2_Init+0x128>)
 80031f8:	f006 fcae 	bl	8009b58 <HAL_TIMEx_MasterConfigSynchronization>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003202:	f7ff fdb1 	bl	8002d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003206:	2360      	movs	r3, #96	; 0x60
 8003208:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800320a:	2300      	movs	r3, #0
 800320c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003216:	1d3b      	adds	r3, r7, #4
 8003218:	2200      	movs	r2, #0
 800321a:	4619      	mov	r1, r3
 800321c:	4817      	ldr	r0, [pc, #92]	; (800327c <MX_TIM2_Init+0x128>)
 800321e:	f005 fc21 	bl	8008a64 <HAL_TIM_PWM_ConfigChannel>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003228:	f7ff fd9e 	bl	8002d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800322c:	1d3b      	adds	r3, r7, #4
 800322e:	2204      	movs	r2, #4
 8003230:	4619      	mov	r1, r3
 8003232:	4812      	ldr	r0, [pc, #72]	; (800327c <MX_TIM2_Init+0x128>)
 8003234:	f005 fc16 	bl	8008a64 <HAL_TIM_PWM_ConfigChannel>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800323e:	f7ff fd93 	bl	8002d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003242:	1d3b      	adds	r3, r7, #4
 8003244:	2208      	movs	r2, #8
 8003246:	4619      	mov	r1, r3
 8003248:	480c      	ldr	r0, [pc, #48]	; (800327c <MX_TIM2_Init+0x128>)
 800324a:	f005 fc0b 	bl	8008a64 <HAL_TIM_PWM_ConfigChannel>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8003254:	f7ff fd88 	bl	8002d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003258:	1d3b      	adds	r3, r7, #4
 800325a:	220c      	movs	r2, #12
 800325c:	4619      	mov	r1, r3
 800325e:	4807      	ldr	r0, [pc, #28]	; (800327c <MX_TIM2_Init+0x128>)
 8003260:	f005 fc00 	bl	8008a64 <HAL_TIM_PWM_ConfigChannel>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800326a:	f7ff fd7d 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800326e:	4803      	ldr	r0, [pc, #12]	; (800327c <MX_TIM2_Init+0x128>)
 8003270:	f000 f8a6 	bl	80033c0 <HAL_TIM_MspPostInit>

}
 8003274:	bf00      	nop
 8003276:	3738      	adds	r7, #56	; 0x38
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	20000630 	.word	0x20000630

08003280 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003286:	f107 0308 	add.w	r3, r7, #8
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003294:	463b      	mov	r3, r7
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800329c:	4b1d      	ldr	r3, [pc, #116]	; (8003314 <MX_TIM3_Init+0x94>)
 800329e:	4a1e      	ldr	r2, [pc, #120]	; (8003318 <MX_TIM3_Init+0x98>)
 80032a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 80032a2:	4b1c      	ldr	r3, [pc, #112]	; (8003314 <MX_TIM3_Init+0x94>)
 80032a4:	220f      	movs	r2, #15
 80032a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032a8:	4b1a      	ldr	r3, [pc, #104]	; (8003314 <MX_TIM3_Init+0x94>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80032ae:	4b19      	ldr	r3, [pc, #100]	; (8003314 <MX_TIM3_Init+0x94>)
 80032b0:	f242 720f 	movw	r2, #9999	; 0x270f
 80032b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032b6:	4b17      	ldr	r3, [pc, #92]	; (8003314 <MX_TIM3_Init+0x94>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80032bc:	4b15      	ldr	r3, [pc, #84]	; (8003314 <MX_TIM3_Init+0x94>)
 80032be:	2280      	movs	r2, #128	; 0x80
 80032c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80032c2:	4814      	ldr	r0, [pc, #80]	; (8003314 <MX_TIM3_Init+0x94>)
 80032c4:	f004 ff72 	bl	80081ac <HAL_TIM_Base_Init>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80032ce:	f7ff fd4b 	bl	8002d68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80032d8:	f107 0308 	add.w	r3, r7, #8
 80032dc:	4619      	mov	r1, r3
 80032de:	480d      	ldr	r0, [pc, #52]	; (8003314 <MX_TIM3_Init+0x94>)
 80032e0:	f005 fd66 	bl	8008db0 <HAL_TIM_ConfigClockSource>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80032ea:	f7ff fd3d 	bl	8002d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032ee:	2300      	movs	r3, #0
 80032f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032f2:	2300      	movs	r3, #0
 80032f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032f6:	463b      	mov	r3, r7
 80032f8:	4619      	mov	r1, r3
 80032fa:	4806      	ldr	r0, [pc, #24]	; (8003314 <MX_TIM3_Init+0x94>)
 80032fc:	f006 fc2c 	bl	8009b58 <HAL_TIMEx_MasterConfigSynchronization>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003306:	f7ff fd2f 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800330a:	bf00      	nop
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	20000678 	.word	0x20000678
 8003318:	40000400 	.word	0x40000400

0800331c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a22      	ldr	r2, [pc, #136]	; (80033b4 <HAL_TIM_Base_MspInit+0x98>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d10e      	bne.n	800334c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	4b21      	ldr	r3, [pc, #132]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003336:	4a20      	ldr	r2, [pc, #128]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	6453      	str	r3, [r2, #68]	; 0x44
 800333e:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800334a:	e02e      	b.n	80033aa <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003354:	d10e      	bne.n	8003374 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	4b17      	ldr	r3, [pc, #92]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	4a16      	ldr	r2, [pc, #88]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	6413      	str	r3, [r2, #64]	; 0x40
 8003366:	4b14      	ldr	r3, [pc, #80]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	613b      	str	r3, [r7, #16]
 8003370:	693b      	ldr	r3, [r7, #16]
}
 8003372:	e01a      	b.n	80033aa <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a10      	ldr	r2, [pc, #64]	; (80033bc <HAL_TIM_Base_MspInit+0xa0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d115      	bne.n	80033aa <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800337e:	2300      	movs	r3, #0
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	4a0c      	ldr	r2, [pc, #48]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003388:	f043 0302 	orr.w	r3, r3, #2
 800338c:	6413      	str	r3, [r2, #64]	; 0x40
 800338e:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <HAL_TIM_Base_MspInit+0x9c>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800339a:	2200      	movs	r2, #0
 800339c:	2100      	movs	r1, #0
 800339e:	201d      	movs	r0, #29
 80033a0:	f001 ffd6 	bl	8005350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80033a4:	201d      	movs	r0, #29
 80033a6:	f001 ffff 	bl	80053a8 <HAL_NVIC_EnableIRQ>
}
 80033aa:	bf00      	nop
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40010000 	.word	0x40010000
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40000400 	.word	0x40000400

080033c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08a      	sub	sp, #40	; 0x28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c8:	f107 0314 	add.w	r3, r7, #20
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	605a      	str	r2, [r3, #4]
 80033d2:	609a      	str	r2, [r3, #8]
 80033d4:	60da      	str	r2, [r3, #12]
 80033d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a24      	ldr	r2, [pc, #144]	; (8003470 <HAL_TIM_MspPostInit+0xb0>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d11f      	bne.n	8003422 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	613b      	str	r3, [r7, #16]
 80033e6:	4b23      	ldr	r3, [pc, #140]	; (8003474 <HAL_TIM_MspPostInit+0xb4>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	4a22      	ldr	r2, [pc, #136]	; (8003474 <HAL_TIM_MspPostInit+0xb4>)
 80033ec:	f043 0301 	orr.w	r3, r3, #1
 80033f0:	6313      	str	r3, [r2, #48]	; 0x30
 80033f2:	4b20      	ldr	r3, [pc, #128]	; (8003474 <HAL_TIM_MspPostInit+0xb4>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	613b      	str	r3, [r7, #16]
 80033fc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80033fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003404:	2302      	movs	r3, #2
 8003406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003408:	2300      	movs	r3, #0
 800340a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340c:	2300      	movs	r3, #0
 800340e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003410:	2301      	movs	r3, #1
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003414:	f107 0314 	add.w	r3, r7, #20
 8003418:	4619      	mov	r1, r3
 800341a:	4817      	ldr	r0, [pc, #92]	; (8003478 <HAL_TIM_MspPostInit+0xb8>)
 800341c:	f002 fc5e 	bl	8005cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003420:	e022      	b.n	8003468 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800342a:	d11d      	bne.n	8003468 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	4b10      	ldr	r3, [pc, #64]	; (8003474 <HAL_TIM_MspPostInit+0xb4>)
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	4a0f      	ldr	r2, [pc, #60]	; (8003474 <HAL_TIM_MspPostInit+0xb4>)
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	6313      	str	r3, [r2, #48]	; 0x30
 800343c:	4b0d      	ldr	r3, [pc, #52]	; (8003474 <HAL_TIM_MspPostInit+0xb4>)
 800343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003448:	230f      	movs	r3, #15
 800344a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344c:	2302      	movs	r3, #2
 800344e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003454:	2300      	movs	r3, #0
 8003456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003458:	2301      	movs	r3, #1
 800345a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800345c:	f107 0314 	add.w	r3, r7, #20
 8003460:	4619      	mov	r1, r3
 8003462:	4805      	ldr	r0, [pc, #20]	; (8003478 <HAL_TIM_MspPostInit+0xb8>)
 8003464:	f002 fc3a 	bl	8005cdc <HAL_GPIO_Init>
}
 8003468:	bf00      	nop
 800346a:	3728      	adds	r7, #40	; 0x28
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40010000 	.word	0x40010000
 8003474:	40023800 	.word	0x40023800
 8003478:	40020000 	.word	0x40020000

0800347c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003480:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 8003482:	4a12      	ldr	r2, [pc, #72]	; (80034cc <MX_USART1_UART_Init+0x50>)
 8003484:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 8003488:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800348c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800348e:	4b0e      	ldr	r3, [pc, #56]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 8003490:	2200      	movs	r2, #0
 8003492:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003494:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 8003496:	2200      	movs	r2, #0
 8003498:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800349a:	4b0b      	ldr	r3, [pc, #44]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 800349c:	2200      	movs	r2, #0
 800349e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80034a0:	4b09      	ldr	r3, [pc, #36]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 80034a2:	220c      	movs	r2, #12
 80034a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034a6:	4b08      	ldr	r3, [pc, #32]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80034ac:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80034b2:	4805      	ldr	r0, [pc, #20]	; (80034c8 <MX_USART1_UART_Init+0x4c>)
 80034b4:	f006 fce8 	bl	8009e88 <HAL_UART_Init>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80034be:	f7ff fc53 	bl	8002d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80034c2:	bf00      	nop
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	200006c0 	.word	0x200006c0
 80034cc:	40011000 	.word	0x40011000

080034d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b08a      	sub	sp, #40	; 0x28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d8:	f107 0314 	add.w	r3, r7, #20
 80034dc:	2200      	movs	r2, #0
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	605a      	str	r2, [r3, #4]
 80034e2:	609a      	str	r2, [r3, #8]
 80034e4:	60da      	str	r2, [r3, #12]
 80034e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a1d      	ldr	r2, [pc, #116]	; (8003564 <HAL_UART_MspInit+0x94>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d134      	bne.n	800355c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034f2:	2300      	movs	r3, #0
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	4b1c      	ldr	r3, [pc, #112]	; (8003568 <HAL_UART_MspInit+0x98>)
 80034f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fa:	4a1b      	ldr	r2, [pc, #108]	; (8003568 <HAL_UART_MspInit+0x98>)
 80034fc:	f043 0310 	orr.w	r3, r3, #16
 8003500:	6453      	str	r3, [r2, #68]	; 0x44
 8003502:	4b19      	ldr	r3, [pc, #100]	; (8003568 <HAL_UART_MspInit+0x98>)
 8003504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003506:	f003 0310 	and.w	r3, r3, #16
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	4b15      	ldr	r3, [pc, #84]	; (8003568 <HAL_UART_MspInit+0x98>)
 8003514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003516:	4a14      	ldr	r2, [pc, #80]	; (8003568 <HAL_UART_MspInit+0x98>)
 8003518:	f043 0301 	orr.w	r3, r3, #1
 800351c:	6313      	str	r3, [r2, #48]	; 0x30
 800351e:	4b12      	ldr	r3, [pc, #72]	; (8003568 <HAL_UART_MspInit+0x98>)
 8003520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800352a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800352e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003530:	2302      	movs	r3, #2
 8003532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003534:	2300      	movs	r3, #0
 8003536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003538:	2303      	movs	r3, #3
 800353a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800353c:	2307      	movs	r3, #7
 800353e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003540:	f107 0314 	add.w	r3, r7, #20
 8003544:	4619      	mov	r1, r3
 8003546:	4809      	ldr	r0, [pc, #36]	; (800356c <HAL_UART_MspInit+0x9c>)
 8003548:	f002 fbc8 	bl	8005cdc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800354c:	2200      	movs	r2, #0
 800354e:	2100      	movs	r1, #0
 8003550:	2025      	movs	r0, #37	; 0x25
 8003552:	f001 fefd 	bl	8005350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003556:	2025      	movs	r0, #37	; 0x25
 8003558:	f001 ff26 	bl	80053a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800355c:	bf00      	nop
 800355e:	3728      	adds	r7, #40	; 0x28
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40011000 	.word	0x40011000
 8003568:	40023800 	.word	0x40023800
 800356c:	40020000 	.word	0x40020000

08003570 <angle_init>:
#include "math/angle.h"
#include <stdint.h>
#include <stdio.h>
#include <math.h>

void angle_init(struct Angle* angle){
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
	angle->pitch = 0;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f04f 0200 	mov.w	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
	angle->roll = 0;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	605a      	str	r2, [r3, #4]
	angle->yaw = 0;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	609a      	str	r2, [r3, #8]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <angle_velocity_init>:

void angle_velocity_init(struct Angle_velocity* angle_velocity){
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
	angle_velocity->d_pitch = 0;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
	angle_velocity->d_roll = 0;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	605a      	str	r2, [r3, #4]
	angle_velocity->d_yaw = 0;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	609a      	str	r2, [r3, #8]
	for(int i = 0; i < dimension_in; i++){
 80035bc:	2300      	movs	r3, #0
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	e00b      	b.n	80035da <angle_velocity_init+0x3e>
		angle_velocity->d_angle[i] = 0;
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	3302      	adds	r3, #2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	3304      	adds	r3, #4
 80035ce:	f04f 0200 	mov.w	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < dimension_in; i++){
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	3301      	adds	r3, #1
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	ddf0      	ble.n	80035c2 <angle_velocity_init+0x26>
	}
}
 80035e0:	bf00      	nop
 80035e2:	bf00      	nop
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
	...

080035f0 <angle_calculate>:

void angle_calculate(struct Angle* angle, struct Accelerate* accelerate){
 80035f0:	b5b0      	push	{r4, r5, r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]

	float Bx = accelerate->destination_a_f[0];
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	617b      	str	r3, [r7, #20]
	float By = accelerate->destination_a_f[1];
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	613b      	str	r3, [r7, #16]
	float Bz = accelerate->destination_a_f[2];
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	60fb      	str	r3, [r7, #12]

	angle->pitch = atan2(-Bx, sqrt(By * By + Bz * Bz) / M_PI * 180);
 800360c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003610:	eef1 7a67 	vneg.f32	s15, s15
 8003614:	ee17 3a90 	vmov	r3, s15
 8003618:	4618      	mov	r0, r3
 800361a:	f7fc ffad 	bl	8000578 <__aeabi_f2d>
 800361e:	4604      	mov	r4, r0
 8003620:	460d      	mov	r5, r1
 8003622:	edd7 7a04 	vldr	s15, [r7, #16]
 8003626:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800362a:	edd7 7a03 	vldr	s15, [r7, #12]
 800362e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003636:	ee17 0a90 	vmov	r0, s15
 800363a:	f7fc ff9d 	bl	8000578 <__aeabi_f2d>
 800363e:	4602      	mov	r2, r0
 8003640:	460b      	mov	r3, r1
 8003642:	ec43 2b10 	vmov	d0, r2, r3
 8003646:	f00c fb65 	bl	800fd14 <sqrt>
 800364a:	ec51 0b10 	vmov	r0, r1, d0
 800364e:	a362      	add	r3, pc, #392	; (adr r3, 80037d8 <angle_calculate+0x1e8>)
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f7fd f912 	bl	800087c <__aeabi_ddiv>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	f04f 0200 	mov.w	r2, #0
 8003664:	4b5e      	ldr	r3, [pc, #376]	; (80037e0 <angle_calculate+0x1f0>)
 8003666:	f7fc ffdf 	bl	8000628 <__aeabi_dmul>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	ec43 2b17 	vmov	d7, r2, r3
 8003672:	eeb0 1a47 	vmov.f32	s2, s14
 8003676:	eef0 1a67 	vmov.f32	s3, s15
 800367a:	ec45 4b10 	vmov	d0, r4, r5
 800367e:	f00c fb09 	bl	800fc94 <atan2>
 8003682:	ec53 2b10 	vmov	r2, r3, d0
 8003686:	4610      	mov	r0, r2
 8003688:	4619      	mov	r1, r3
 800368a:	f7fd fac5 	bl	8000c18 <__aeabi_d2f>
 800368e:	4602      	mov	r2, r0
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	601a      	str	r2, [r3, #0]
	angle->roll = atan2(By, Bz) / M_PI * 180;
 8003694:	6938      	ldr	r0, [r7, #16]
 8003696:	f7fc ff6f 	bl	8000578 <__aeabi_f2d>
 800369a:	4604      	mov	r4, r0
 800369c:	460d      	mov	r5, r1
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f7fc ff6a 	bl	8000578 <__aeabi_f2d>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	ec43 2b11 	vmov	d1, r2, r3
 80036ac:	ec45 4b10 	vmov	d0, r4, r5
 80036b0:	f00c faf0 	bl	800fc94 <atan2>
 80036b4:	ec51 0b10 	vmov	r0, r1, d0
 80036b8:	a347      	add	r3, pc, #284	; (adr r3, 80037d8 <angle_calculate+0x1e8>)
 80036ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036be:	f7fd f8dd 	bl	800087c <__aeabi_ddiv>
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	4610      	mov	r0, r2
 80036c8:	4619      	mov	r1, r3
 80036ca:	f04f 0200 	mov.w	r2, #0
 80036ce:	4b44      	ldr	r3, [pc, #272]	; (80037e0 <angle_calculate+0x1f0>)
 80036d0:	f7fc ffaa 	bl	8000628 <__aeabi_dmul>
 80036d4:	4602      	mov	r2, r0
 80036d6:	460b      	mov	r3, r1
 80036d8:	4610      	mov	r0, r2
 80036da:	4619      	mov	r1, r3
 80036dc:	f7fd fa9c 	bl	8000c18 <__aeabi_d2f>
 80036e0:	4602      	mov	r2, r0
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	605a      	str	r2, [r3, #4]
	angle->yaw = 0;// 
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f04f 0200 	mov.w	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]

	angle->angle[0] = atan2(-Bx, sqrt(By * By + Bz * Bz)) / M_PI * 180;
 80036ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80036f2:	eef1 7a67 	vneg.f32	s15, s15
 80036f6:	ee17 3a90 	vmov	r3, s15
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fc ff3c 	bl	8000578 <__aeabi_f2d>
 8003700:	4604      	mov	r4, r0
 8003702:	460d      	mov	r5, r1
 8003704:	edd7 7a04 	vldr	s15, [r7, #16]
 8003708:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800370c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003710:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003718:	ee17 0a90 	vmov	r0, s15
 800371c:	f7fc ff2c 	bl	8000578 <__aeabi_f2d>
 8003720:	4602      	mov	r2, r0
 8003722:	460b      	mov	r3, r1
 8003724:	ec43 2b10 	vmov	d0, r2, r3
 8003728:	f00c faf4 	bl	800fd14 <sqrt>
 800372c:	eeb0 7a40 	vmov.f32	s14, s0
 8003730:	eef0 7a60 	vmov.f32	s15, s1
 8003734:	eeb0 1a47 	vmov.f32	s2, s14
 8003738:	eef0 1a67 	vmov.f32	s3, s15
 800373c:	ec45 4b10 	vmov	d0, r4, r5
 8003740:	f00c faa8 	bl	800fc94 <atan2>
 8003744:	ec51 0b10 	vmov	r0, r1, d0
 8003748:	a323      	add	r3, pc, #140	; (adr r3, 80037d8 <angle_calculate+0x1e8>)
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	f7fd f895 	bl	800087c <__aeabi_ddiv>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	4610      	mov	r0, r2
 8003758:	4619      	mov	r1, r3
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	4b20      	ldr	r3, [pc, #128]	; (80037e0 <angle_calculate+0x1f0>)
 8003760:	f7fc ff62 	bl	8000628 <__aeabi_dmul>
 8003764:	4602      	mov	r2, r0
 8003766:	460b      	mov	r3, r1
 8003768:	4610      	mov	r0, r2
 800376a:	4619      	mov	r1, r3
 800376c:	f7fd fa54 	bl	8000c18 <__aeabi_d2f>
 8003770:	4602      	mov	r2, r0
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	60da      	str	r2, [r3, #12]
	angle->angle[1] = atan2(By, Bz) / M_PI * 180;
 8003776:	6938      	ldr	r0, [r7, #16]
 8003778:	f7fc fefe 	bl	8000578 <__aeabi_f2d>
 800377c:	4604      	mov	r4, r0
 800377e:	460d      	mov	r5, r1
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f7fc fef9 	bl	8000578 <__aeabi_f2d>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	ec43 2b11 	vmov	d1, r2, r3
 800378e:	ec45 4b10 	vmov	d0, r4, r5
 8003792:	f00c fa7f 	bl	800fc94 <atan2>
 8003796:	ec51 0b10 	vmov	r0, r1, d0
 800379a:	a30f      	add	r3, pc, #60	; (adr r3, 80037d8 <angle_calculate+0x1e8>)
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f7fd f86c 	bl	800087c <__aeabi_ddiv>
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4610      	mov	r0, r2
 80037aa:	4619      	mov	r1, r3
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	4b0b      	ldr	r3, [pc, #44]	; (80037e0 <angle_calculate+0x1f0>)
 80037b2:	f7fc ff39 	bl	8000628 <__aeabi_dmul>
 80037b6:	4602      	mov	r2, r0
 80037b8:	460b      	mov	r3, r1
 80037ba:	4610      	mov	r0, r2
 80037bc:	4619      	mov	r1, r3
 80037be:	f7fd fa2b 	bl	8000c18 <__aeabi_d2f>
 80037c2:	4602      	mov	r2, r0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	611a      	str	r2, [r3, #16]
	angle->angle[2] = 0;// 
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	615a      	str	r2, [r3, #20]
}
 80037d0:	bf00      	nop
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bdb0      	pop	{r4, r5, r7, pc}
 80037d8:	54442d18 	.word	0x54442d18
 80037dc:	400921fb 	.word	0x400921fb
 80037e0:	40668000 	.word	0x40668000

080037e4 <angle_velocity_calculate>:


void angle_velocity_calculate(struct Angle_velocity* angle_velocity, struct Gyro* gyro){
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]

	angle_velocity->d_pitch = gyro->destination_g_f[0];
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	601a      	str	r2, [r3, #0]
	angle_velocity->d_roll = gyro->destination_g_f[1];
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	691a      	ldr	r2, [r3, #16]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	605a      	str	r2, [r3, #4]
	angle_velocity->d_yaw = gyro->destination_g_f[2];
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	609a      	str	r2, [r3, #8]
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr

08003812 <average_filter>:

float k_gyro = 0.09;															//       

float k_alt = 0.09;																//       

float average_filter(float newVal, float filVal, float k){
 8003812:	b480      	push	{r7}
 8003814:	b085      	sub	sp, #20
 8003816:	af00      	add	r7, sp, #0
 8003818:	ed87 0a03 	vstr	s0, [r7, #12]
 800381c:	edc7 0a02 	vstr	s1, [r7, #8]
 8003820:	ed87 1a01 	vstr	s2, [r7, #4]
	filVal += (newVal - filVal)*k;
 8003824:	ed97 7a03 	vldr	s14, [r7, #12]
 8003828:	edd7 7a02 	vldr	s15, [r7, #8]
 800382c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003830:	edd7 7a01 	vldr	s15, [r7, #4]
 8003834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003838:	ed97 7a02 	vldr	s14, [r7, #8]
 800383c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003840:	edc7 7a02 	vstr	s15, [r7, #8]
	return filVal;
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	ee07 3a90 	vmov	s15, r3
}
 800384a:	eeb0 0a67 	vmov.f32	s0, s15
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <initGMedian>:


void initGMedian(struct GMedian* gmedian) {
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
    gmedian->count = 0;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gmedian->destination_f_m = 0;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <filtered>:

TYPE filtered(struct GMedian* gmedian, TYPE newVal) {
 800387c:	b480      	push	{r7}
 800387e:	b087      	sub	sp, #28
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	ed87 0a00 	vstr	s0, [r7]
    gmedian->buffer[gmedian->count] = newVal;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	601a      	str	r2, [r3, #0]

    if ((gmedian->count < MAX_SIZE - 1) && (gmedian->buffer[gmedian->count] > gmedian->buffer[gmedian->count + 1])) {
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d84b      	bhi.n	800393a <filtered+0xbe>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4413      	add	r3, r2
 80038ae:	ed93 7a00 	vldr	s14, [r3]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038b8:	3301      	adds	r3, #1
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	edd3 7a00 	vldr	s15, [r3]
 80038c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038cc:	dd35      	ble.n	800393a <filtered+0xbe>
        for (int i = gmedian->count; i < MAX_SIZE - 1; i++) {
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	e02c      	b.n	8003932 <filtered+0xb6>
            if (gmedian->buffer[i] > gmedian->buffer[i + 1]) {
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	ed93 7a00 	vldr	s14, [r3]
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	3301      	adds	r3, #1
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4413      	add	r3, r2
 80038ee:	edd3 7a00 	vldr	s15, [r3]
 80038f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fa:	dd17      	ble.n	800392c <filtered+0xb0>
                TYPE buff = gmedian->buffer[i];
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60fb      	str	r3, [r7, #12]
                gmedian->buffer[i] = gmedian->buffer[i + 1];
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	3301      	adds	r3, #1
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	601a      	str	r2, [r3, #0]
                gmedian->buffer[i + 1] = buff;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	3301      	adds	r3, #1
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4413      	add	r3, r2
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	601a      	str	r2, [r3, #0]
        for (int i = gmedian->count; i < MAX_SIZE - 1; i++) {
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	3301      	adds	r3, #1
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	2b08      	cmp	r3, #8
 8003936:	ddcf      	ble.n	80038d8 <filtered+0x5c>
 8003938:	e04f      	b.n	80039da <filtered+0x15e>
            }
        }
    } else {
        if ((gmedian->count > 0) && (gmedian->buffer[gmedian->count - 1] > gmedian->buffer[gmedian->count])) {
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003940:	2b00      	cmp	r3, #0
 8003942:	d04a      	beq.n	80039da <filtered+0x15e>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800394a:	3b01      	subs	r3, #1
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	ed93 7a00 	vldr	s14, [r3]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	edd3 7a00 	vldr	s15, [r3]
 8003966:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800396a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800396e:	dd34      	ble.n	80039da <filtered+0x15e>
            for (int i = gmedian->count; i > 0; i--) {
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003976:	613b      	str	r3, [r7, #16]
 8003978:	e02c      	b.n	80039d4 <filtered+0x158>
                if (gmedian->buffer[i] < gmedian->buffer[i - 1]) {
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	ed93 7a00 	vldr	s14, [r3]
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	3b01      	subs	r3, #1
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	edd3 7a00 	vldr	s15, [r3]
 8003994:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800399c:	d517      	bpl.n	80039ce <filtered+0x152>
                    TYPE buff = gmedian->buffer[i];
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60bb      	str	r3, [r7, #8]
                    gmedian->buffer[i] = gmedian->buffer[i - 1];
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4413      	add	r3, r2
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	601a      	str	r2, [r3, #0]
                    gmedian->buffer[i - 1] = buff;
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	4413      	add	r3, r2
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	601a      	str	r2, [r3, #0]
            for (int i = gmedian->count; i > 0; i--) {
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	3b01      	subs	r3, #1
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	dccf      	bgt.n	800397a <filtered+0xfe>
                }
            }
        }
    }

    if (++gmedian->count >= MAX_SIZE) {
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039e0:	3301      	adds	r3, #1
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039f0:	2b09      	cmp	r3, #9
 80039f2:	d903      	bls.n	80039fc <filtered+0x180>
        gmedian->count = 0;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    return gmedian->buffer[MAX_SIZE / 2];
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	ee07 3a90 	vmov	s15, r3
}
 8003a04:	eeb0 0a67 	vmov.f32	s0, s15
 8003a08:	371c      	adds	r7, #28
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <PID_init>:
#include "math/pid.h"


void PID_init(struct PID* pid){
 8003a12:	b480      	push	{r7}
 8003a14:	b087      	sub	sp, #28
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < dimension_in; i++){
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	e02b      	b.n	8003a78 <PID_init+0x66>
		for(int j = 0; j < dimension_out; j++){
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	e022      	b.n	8003a6c <PID_init+0x5a>
			pid->kp[i][j] = 0;
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	0059      	lsls	r1, r3, #1
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	440b      	add	r3, r1
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
			pid->ki[i][j] = 0;
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	0059      	lsls	r1, r3, #1
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	440b      	add	r3, r1
 8003a44:	3308      	adds	r3, #8
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	f04f 0200 	mov.w	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]
			pid->kd[i][j] = 0;
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	0059      	lsls	r1, r3, #1
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	440b      	add	r3, r1
 8003a5a:	3310      	adds	r3, #16
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
		for(int j = 0; j < dimension_out; j++){
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	2b03      	cmp	r3, #3
 8003a70:	ddd9      	ble.n	8003a26 <PID_init+0x14>
	for(int i = 0; i < dimension_in; i++){
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	3301      	adds	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	ddd0      	ble.n	8003a20 <PID_init+0xe>
		}
	}
	for(int j = 0; j < dimension_out; j++){
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	e018      	b.n	8003ab6 <PID_init+0xa4>
		pid->prev_data[j] = 0;
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	331a      	adds	r3, #26
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4413      	add	r3, r2
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]
		pid->error[j] = 0;
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	331c      	adds	r3, #28
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	4413      	add	r3, r2
 8003a9e:	f04f 0200 	mov.w	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
		pid->out[j] = 0;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	3248      	adds	r2, #72	; 0x48
 8003aaa:	2100      	movs	r1, #0
 8003aac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int j = 0; j < dimension_out; j++){
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2b03      	cmp	r3, #3
 8003aba:	dde3      	ble.n	8003a84 <PID_init+0x72>
	}
}
 8003abc:	bf00      	nop
 8003abe:	bf00      	nop
 8003ac0:	371c      	adds	r7, #28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <set_PID_coefficients>:
/*
 *  set_PID_coefficients       
 *  ,   
 *              
 */
void set_PID_coefficients(struct PID* pid,float Kp, float Ki, float Kd){
 8003aca:	b480      	push	{r7}
 8003acc:	b087      	sub	sp, #28
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	60f8      	str	r0, [r7, #12]
 8003ad2:	ed87 0a02 	vstr	s0, [r7, #8]
 8003ad6:	edc7 0a01 	vstr	s1, [r7, #4]
 8003ada:	ed87 1a00 	vstr	s2, [r7]

	for(int i = 0; i < dimension_out; i++){
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
 8003ae2:	e080      	b.n	8003be6 <set_PID_coefficients+0x11c>
			for(int j = 0; j < dimension_in; j++){
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	613b      	str	r3, [r7, #16]
 8003ae8:	e077      	b.n	8003bda <set_PID_coefficients+0x110>
				if((i + j) % 2 != 0){
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4413      	add	r3, r2
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d020      	beq.n	8003b3a <set_PID_coefficients+0x70>
					pid->kp[i][j] = 0;
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	0059      	lsls	r1, r3, #1
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	440b      	add	r3, r1
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	f04f 0200 	mov.w	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]
					pid->ki[i][j] = 0;
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	0059      	lsls	r1, r3, #1
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	440b      	add	r3, r1
 8003b16:	3308      	adds	r3, #8
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
					pid->kd[i][j] = 0;
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	0059      	lsls	r1, r3, #1
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	440b      	add	r3, r1
 8003b2c:	3310      	adds	r3, #16
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	f04f 0200 	mov.w	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	e04c      	b.n	8003bd4 <set_PID_coefficients+0x10a>
				} else {
					if(i == 0 || i == 1){
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d002      	beq.n	8003b46 <set_PID_coefficients+0x7c>
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d11d      	bne.n	8003b82 <set_PID_coefficients+0xb8>
						pid->kp[i][j] = Kp;
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	0059      	lsls	r1, r3, #1
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	440b      	add	r3, r1
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	601a      	str	r2, [r3, #0]
						pid->ki[i][j] = Ki;
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	0059      	lsls	r1, r3, #1
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	440b      	add	r3, r1
 8003b62:	3308      	adds	r3, #8
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4413      	add	r3, r2
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	601a      	str	r2, [r3, #0]
						pid->kd[i][j] = Kd;
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	0059      	lsls	r1, r3, #1
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	440b      	add	r3, r1
 8003b76:	3310      	adds	r3, #16
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	e028      	b.n	8003bd4 <set_PID_coefficients+0x10a>
					} else {
						pid->kp[i][j] = -Kp;
 8003b82:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b86:	eef1 7a67 	vneg.f32	s15, s15
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	0059      	lsls	r1, r3, #1
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	440b      	add	r3, r1
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	edc3 7a00 	vstr	s15, [r3]
						pid->ki[i][j] = -Ki;
 8003b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ba0:	eef1 7a67 	vneg.f32	s15, s15
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	0059      	lsls	r1, r3, #1
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	440b      	add	r3, r1
 8003bae:	3308      	adds	r3, #8
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	edc3 7a00 	vstr	s15, [r3]
						pid->kd[i][j] = -Kd;
 8003bb8:	edd7 7a00 	vldr	s15, [r7]
 8003bbc:	eef1 7a67 	vneg.f32	s15, s15
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	0059      	lsls	r1, r3, #1
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	440b      	add	r3, r1
 8003bca:	3310      	adds	r3, #16
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	edc3 7a00 	vstr	s15, [r3]
			for(int j = 0; j < dimension_in; j++){
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	dd84      	ble.n	8003aea <set_PID_coefficients+0x20>
	for(int i = 0; i < dimension_out; i++){
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	3301      	adds	r3, #1
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	f77f af7b 	ble.w	8003ae4 <set_PID_coefficients+0x1a>
					}
				}
			}
		}
}
 8003bee:	bf00      	nop
 8003bf0:	bf00      	nop
 8003bf2:	371c      	adds	r7, #28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <get_PID_out>:


void get_PID_out(struct PID* pid, struct Angle* angle, struct Angle_velocity* angle_velocity, float set_data[dimension_in]){
 8003bfc:	b480      	push	{r7}
 8003bfe:	b08b      	sub	sp, #44	; 0x2c
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
 8003c08:	603b      	str	r3, [r7, #0]

	int16_t protect_out[dimension_out] = {0,};
 8003c0a:	f107 0314 	add.w	r3, r7, #20
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	605a      	str	r2, [r3, #4]

	for(int i = 0;i < dimension_in; i++){
 8003c14:	2300      	movs	r3, #0
 8003c16:	627b      	str	r3, [r7, #36]	; 0x24
 8003c18:	e019      	b.n	8003c4e <get_PID_out+0x52>
		pid->error[i] = set_data[i] - angle->angle[i];
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	4413      	add	r3, r2
 8003c22:	ed93 7a00 	vldr	s14, [r3]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	3302      	adds	r3, #2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4413      	add	r3, r2
 8003c30:	3304      	adds	r3, #4
 8003c32:	edd3 7a00 	vldr	s15, [r3]
 8003c36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	331c      	adds	r3, #28
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0;i < dimension_in; i++){
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	dde2      	ble.n	8003c1a <get_PID_out+0x1e>
	}

	for(int i = 0; i < dimension_out; i++){
 8003c54:	2300      	movs	r3, #0
 8003c56:	623b      	str	r3, [r7, #32]
 8003c58:	e05f      	b.n	8003d1a <get_PID_out+0x11e>
		for(int j = 0; j < dimension_in; j++){
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61fb      	str	r3, [r7, #28]
 8003c5e:	e02b      	b.n	8003cb8 <get_PID_out+0xbc>
			protect_out[i] += pid->kp[i][j]*pid->error[j];
 8003c60:	6a3b      	ldr	r3, [r7, #32]
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	3328      	adds	r3, #40	; 0x28
 8003c66:	443b      	add	r3, r7
 8003c68:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003c6c:	ee07 3a90 	vmov	s15, r3
 8003c70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	0059      	lsls	r1, r3, #1
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	440b      	add	r3, r1
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	edd3 6a00 	vldr	s13, [r3]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	331c      	adds	r3, #28
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4413      	add	r3, r2
 8003c90:	edd3 7a00 	vldr	s15, [r3]
 8003c94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ca0:	ee17 3a90 	vmov	r3, s15
 8003ca4:	b21a      	sxth	r2, r3
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	3328      	adds	r3, #40	; 0x28
 8003cac:	443b      	add	r3, r7
 8003cae:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(int j = 0; j < dimension_in; j++){
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	61fb      	str	r3, [r7, #28]
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	ddd0      	ble.n	8003c60 <get_PID_out+0x64>
		}

		if(protect_out[i] > 90){
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	3328      	adds	r3, #40	; 0x28
 8003cc4:	443b      	add	r3, r7
 8003cc6:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003cca:	2b5a      	cmp	r3, #90	; 0x5a
 8003ccc:	dd06      	ble.n	8003cdc <get_PID_out+0xe0>
			pid->out[i] = 90;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a3a      	ldr	r2, [r7, #32]
 8003cd2:	3248      	adds	r2, #72	; 0x48
 8003cd4:	215a      	movs	r1, #90	; 0x5a
 8003cd6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003cda:	e01b      	b.n	8003d14 <get_PID_out+0x118>
		}
		else if (protect_out[i] < -90){
 8003cdc:	6a3b      	ldr	r3, [r7, #32]
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	3328      	adds	r3, #40	; 0x28
 8003ce2:	443b      	add	r3, r7
 8003ce4:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003ce8:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 8003cec:	da07      	bge.n	8003cfe <get_PID_out+0x102>
			pid->out[i] = -90;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a3a      	ldr	r2, [r7, #32]
 8003cf2:	3248      	adds	r2, #72	; 0x48
 8003cf4:	f64f 71a6 	movw	r1, #65446	; 0xffa6
 8003cf8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003cfc:	e00a      	b.n	8003d14 <get_PID_out+0x118>
		}
		else {
			pid->out[i] = protect_out[i];
 8003cfe:	6a3b      	ldr	r3, [r7, #32]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	3328      	adds	r3, #40	; 0x28
 8003d04:	443b      	add	r3, r7
 8003d06:	f933 1c14 	ldrsh.w	r1, [r3, #-20]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a3a      	ldr	r2, [r7, #32]
 8003d0e:	3248      	adds	r2, #72	; 0x48
 8003d10:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < dimension_out; i++){
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	3301      	adds	r3, #1
 8003d18:	623b      	str	r3, [r7, #32]
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	2b03      	cmp	r3, #3
 8003d1e:	dd9c      	ble.n	8003c5a <get_PID_out+0x5e>
		}
	}
}
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop
 8003d24:	372c      	adds	r7, #44	; 0x2c
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <set_pwm>:

void set_pwm(struct PID* pid){
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
	TIM2->CCR1 = degrees_to_pulse(pid->out[0]);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 faff 	bl	8004340 <degrees_to_pulse>
 8003d42:	4603      	mov	r3, r0
 8003d44:	461a      	mov	r2, r3
 8003d46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d4a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2 = degrees_to_pulse(pid->out[1]);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 faf4 	bl	8004340 <degrees_to_pulse>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d60:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3 = degrees_to_pulse(pid->out[2]);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f9b3 3094 	ldrsh.w	r3, [r3, #148]	; 0x94
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 fae9 	bl	8004340 <degrees_to_pulse>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	461a      	mov	r2, r3
 8003d72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d76:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM2->CCR4 = degrees_to_pulse(pid->out[3]);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f9b3 3096 	ldrsh.w	r3, [r3, #150]	; 0x96
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 fade 	bl	8004340 <degrees_to_pulse>
 8003d84:	4603      	mov	r3, r0
 8003d86:	461a      	mov	r2, r3
 8003d88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d8c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003d8e:	bf00      	nop
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <altitude_init>:
uint8_t Data[256];


BMP280_HandleTypedef bmp280;

void altitude_init(struct Rocket* rocket){
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]

	if (rocket->altitude == NULL) {
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d06a      	beq.n	8003e7e <altitude_init+0xe6>
		//  :   
		return;
	}

	rocket->altitude->altitude = 0;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]

	rocket->altitude->altitude_f = 0;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	605a      	str	r2, [r3, #4]

	rocket->altitude->max_altitude = 0;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f04f 0200 	mov.w	r2, #0
 8003dc4:	609a      	str	r2, [r3, #8]

	bmp280_init_default_params(&bmp280.params);
 8003dc6:	4830      	ldr	r0, [pc, #192]	; (8003e88 <altitude_init+0xf0>)
 8003dc8:	f7fd fc12 	bl	80015f0 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8003dcc:	4b2f      	ldr	r3, [pc, #188]	; (8003e8c <altitude_init+0xf4>)
 8003dce:	2276      	movs	r2, #118	; 0x76
 8003dd0:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 8003dd2:	4b2e      	ldr	r3, [pc, #184]	; (8003e8c <altitude_init+0xf4>)
 8003dd4:	4a2e      	ldr	r2, [pc, #184]	; (8003e90 <altitude_init+0xf8>)
 8003dd6:	629a      	str	r2, [r3, #40]	; 0x28

	while (!bmp280_init(&bmp280, &bmp280.params)) {
 8003dd8:	e013      	b.n	8003e02 <altitude_init+0x6a>
		size = sprintf((char *)Data, "BMP280 initialization failed\n");
 8003dda:	492e      	ldr	r1, [pc, #184]	; (8003e94 <altitude_init+0xfc>)
 8003ddc:	482e      	ldr	r0, [pc, #184]	; (8003e98 <altitude_init+0x100>)
 8003dde:	f008 f897 	bl	800bf10 <siprintf>
 8003de2:	4603      	mov	r3, r0
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	4b2d      	ldr	r3, [pc, #180]	; (8003e9c <altitude_init+0x104>)
 8003de8:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, Data, size, 1000);
 8003dea:	4b2c      	ldr	r3, [pc, #176]	; (8003e9c <altitude_init+0x104>)
 8003dec:	881a      	ldrh	r2, [r3, #0]
 8003dee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003df2:	4929      	ldr	r1, [pc, #164]	; (8003e98 <altitude_init+0x100>)
 8003df4:	482a      	ldr	r0, [pc, #168]	; (8003ea0 <altitude_init+0x108>)
 8003df6:	f006 f8fd 	bl	8009ff4 <HAL_UART_Transmit>
		HAL_Delay(2000);
 8003dfa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003dfe:	f000 fcab 	bl	8004758 <HAL_Delay>
	while (!bmp280_init(&bmp280, &bmp280.params)) {
 8003e02:	4921      	ldr	r1, [pc, #132]	; (8003e88 <altitude_init+0xf0>)
 8003e04:	4821      	ldr	r0, [pc, #132]	; (8003e8c <altitude_init+0xf4>)
 8003e06:	f7fd fd6d 	bl	80018e4 <bmp280_init>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	f083 0301 	eor.w	r3, r3, #1
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1e1      	bne.n	8003dda <altitude_init+0x42>
	}
	bool bme280p = bmp280.id == BME280_CHIP_ID;
 8003e16:	4b1d      	ldr	r3, [pc, #116]	; (8003e8c <altitude_init+0xf4>)
 8003e18:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003e1c:	2b60      	cmp	r3, #96	; 0x60
 8003e1e:	bf0c      	ite	eq
 8003e20:	2301      	moveq	r3, #1
 8003e22:	2300      	movne	r3, #0
 8003e24:	72fb      	strb	r3, [r7, #11]
	size = sprintf((char *)Data, "BMP280: found %s\n", bme280p ? "BME280" : "BMP280");
 8003e26:	7afb      	ldrb	r3, [r7, #11]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <altitude_init+0x98>
 8003e2c:	4b1d      	ldr	r3, [pc, #116]	; (8003ea4 <altitude_init+0x10c>)
 8003e2e:	e000      	b.n	8003e32 <altitude_init+0x9a>
 8003e30:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <altitude_init+0x110>)
 8003e32:	461a      	mov	r2, r3
 8003e34:	491d      	ldr	r1, [pc, #116]	; (8003eac <altitude_init+0x114>)
 8003e36:	4818      	ldr	r0, [pc, #96]	; (8003e98 <altitude_init+0x100>)
 8003e38:	f008 f86a 	bl	800bf10 <siprintf>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	4b16      	ldr	r3, [pc, #88]	; (8003e9c <altitude_init+0x104>)
 8003e42:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, Data, size, 1000);
 8003e44:	4b15      	ldr	r3, [pc, #84]	; (8003e9c <altitude_init+0x104>)
 8003e46:	881a      	ldrh	r2, [r3, #0]
 8003e48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e4c:	4912      	ldr	r1, [pc, #72]	; (8003e98 <altitude_init+0x100>)
 8003e4e:	4814      	ldr	r0, [pc, #80]	; (8003ea0 <altitude_init+0x108>)
 8003e50:	f006 f8d0 	bl	8009ff4 <HAL_UART_Transmit>
	for(int i = 0; i < 100; i++){
 8003e54:	2300      	movs	r3, #0
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	e00d      	b.n	8003e76 <altitude_init+0xde>
		bmp280_read_float(&bmp280, &(rocket->atmosphere.start_temperature), &(rocket->atmosphere.start_pressure), &(rocket->atmosphere.start_humidity));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	3334      	adds	r3, #52	; 0x34
 8003e6a:	4808      	ldr	r0, [pc, #32]	; (8003e8c <altitude_init+0xf4>)
 8003e6c:	f7fe f9a2 	bl	80021b4 <bmp280_read_float>
	for(int i = 0; i < 100; i++){
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	3301      	adds	r3, #1
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b63      	cmp	r3, #99	; 0x63
 8003e7a:	ddee      	ble.n	8003e5a <altitude_init+0xc2>
 8003e7c:	e000      	b.n	8003e80 <altitude_init+0xe8>
		return;
 8003e7e:	bf00      	nop
	}

}
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20000834 	.word	0x20000834
 8003e8c:	20000808 	.word	0x20000808
 8003e90:	20000254 	.word	0x20000254
 8003e94:	08010838 	.word	0x08010838
 8003e98:	20000708 	.word	0x20000708
 8003e9c:	20000704 	.word	0x20000704
 8003ea0:	200006c0 	.word	0x200006c0
 8003ea4:	08010858 	.word	0x08010858
 8003ea8:	08010860 	.word	0x08010860
 8003eac:	08010868 	.word	0x08010868

08003eb0 <get_altitude_measurement>:



void get_altitude_measurement(struct Rocket* rocket){
 8003eb0:	b590      	push	{r4, r7, lr}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
	  bmp280_read_float(&bmp280, &(rocket->atmosphere.temperature), &(rocket->atmosphere.pressure), &(rocket->atmosphere.humidity));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f103 0220 	add.w	r2, r3, #32
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3328      	adds	r3, #40	; 0x28
 8003ec8:	480c      	ldr	r0, [pc, #48]	; (8003efc <get_altitude_measurement+0x4c>)
 8003eca:	f7fe f973 	bl	80021b4 <bmp280_read_float>
	  rocket->altitude->altitude = pascal_to_metrs(rocket->atmosphere.pressure,rocket->atmosphere.start_pressure);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	edd3 7a08 	vldr	s15, [r3, #32]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68dc      	ldr	r4, [r3, #12]
 8003ede:	eef0 0a47 	vmov.f32	s1, s14
 8003ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ee6:	f7fd fb37 	bl	8001558 <pascal_to_metrs>
 8003eea:	eef0 7a40 	vmov.f32	s15, s0
 8003eee:	edc4 7a00 	vstr	s15, [r4]
	  //rocket->altitude->altitude_f = average_filter(rocket->altitude->altitude, rocket->altitude->altitude_f, k_alt);
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd90      	pop	{r4, r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000808 	.word	0x20000808

08003f00 <filtered_altitude_measurement>:

void filtered_altitude_measurement(struct Rocket* rocket, struct GMedian* gmedian_alt){
 8003f00:	b590      	push	{r4, r7, lr}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
	gmedian_alt->destination_f_m = filtered(gmedian_alt, rocket->altitude->altitude);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	edd3 7a00 	vldr	s15, [r3]
 8003f12:	eeb0 0a67 	vmov.f32	s0, s15
 8003f16:	6838      	ldr	r0, [r7, #0]
 8003f18:	f7ff fcb0 	bl	800387c <filtered>
 8003f1c:	eef0 7a40 	vmov.f32	s15, s0
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	rocket->altitude->altitude_f = average_filter(gmedian_alt->destination_f_m,rocket->altitude->altitude_f, k_alt);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	ed93 7a01 	vldr	s14, [r3, #4]
 8003f34:	4b0a      	ldr	r3, [pc, #40]	; (8003f60 <filtered_altitude_measurement+0x60>)
 8003f36:	edd3 6a00 	vldr	s13, [r3]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68dc      	ldr	r4, [r3, #12]
 8003f3e:	eeb0 1a66 	vmov.f32	s2, s13
 8003f42:	eef0 0a47 	vmov.f32	s1, s14
 8003f46:	eeb0 0a67 	vmov.f32	s0, s15
 8003f4a:	f7ff fc62 	bl	8003812 <average_filter>
 8003f4e:	eef0 7a40 	vmov.f32	s15, s0
 8003f52:	edc4 7a01 	vstr	s15, [r4, #4]

	//rocket->altitude->altitude_f = average_filter(rocket->altitude->altitude, rocket->altitude->altitude_f, k_alt);

}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd90      	pop	{r4, r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	20000010 	.word	0x20000010

08003f64 <pow2>:
//int16_t destination_m[3] = { 0, };
//float acceleration = 0;



float pow2(float a){
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	ed87 0a01 	vstr	s0, [r7, #4]
	return a*a;
 8003f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f72:	ee67 7aa7 	vmul.f32	s15, s15, s15
}
 8003f76:	eeb0 0a67 	vmov.f32	s0, s15
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <acceleration_modulus>:
		gyro->destination_g_f[i] = 0;
	}
	gyro->gyro_mod = 0;
}

float acceleration_modulus(float* destination_a){
 8003f84:	b580      	push	{r7, lr}
 8003f86:	ed2d 8b02 	vpush	{d8}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
	return sqrt(pow2(destination_a[0]) + pow2(destination_a[1]) + pow2(destination_a[2]));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	edd3 7a00 	vldr	s15, [r3]
 8003f96:	eeb0 0a67 	vmov.f32	s0, s15
 8003f9a:	f7ff ffe3 	bl	8003f64 <pow2>
 8003f9e:	eeb0 8a40 	vmov.f32	s16, s0
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	edd3 7a00 	vldr	s15, [r3]
 8003faa:	eeb0 0a67 	vmov.f32	s0, s15
 8003fae:	f7ff ffd9 	bl	8003f64 <pow2>
 8003fb2:	eef0 7a40 	vmov.f32	s15, s0
 8003fb6:	ee38 8a27 	vadd.f32	s16, s16, s15
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3308      	adds	r3, #8
 8003fbe:	edd3 7a00 	vldr	s15, [r3]
 8003fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003fc6:	f7ff ffcd 	bl	8003f64 <pow2>
 8003fca:	eef0 7a40 	vmov.f32	s15, s0
 8003fce:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003fd2:	ee17 0a90 	vmov	r0, s15
 8003fd6:	f7fc facf 	bl	8000578 <__aeabi_f2d>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	ec43 2b10 	vmov	d0, r2, r3
 8003fe2:	f00b fe97 	bl	800fd14 <sqrt>
 8003fe6:	ec53 2b10 	vmov	r2, r3, d0
 8003fea:	4610      	mov	r0, r2
 8003fec:	4619      	mov	r1, r3
 8003fee:	f7fc fe13 	bl	8000c18 <__aeabi_d2f>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	ee07 3a90 	vmov	s15, r3

}
 8003ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	ecbd 8b02 	vpop	{d8}
 8004004:	bd80      	pop	{r7, pc}

08004006 <get_inertia_measurement>:
	//accelerate_init(accelerate);
	//gyro_init(gyro);
	MPU_init();
}

void get_inertia_measurement(struct Rocket* rocket){
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
	MPU_get_accel(rocket->accelerate->destination_a);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004012:	4618      	mov	r0, r3
 8004014:	f7fd f940 	bl	8001298 <MPU_get_accel>
	MPU_get_gyro(rocket->gyro->destination_g);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401c:	4618      	mov	r0, r3
 800401e:	f7fd f9cb 	bl	80013b8 <MPU_get_gyro>
		rocket->gyro->destination_g_f[i] = average_filter(rocket->gyro->destination_g[i],rocket->gyro->destination_g_f[i], k_gyro);

	}*/// ,   for
	//destination_a_f_m[0] = filtered(&gmedian, rocket->accelerate->destination_a_f[0]);
	//rocket->accelerate->destination_a[i]
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
	...

0800402c <filtered_inertia_measurement>:

void filtered_inertia_measurement(struct Rocket* rocket, struct GMedian* gmedian_a, struct GMedian* gmedian_g){
 800402c:	b590      	push	{r4, r7, lr}
 800402e:	b087      	sub	sp, #28
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]

	for(int i = 0; i < 3; i++){
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	e094      	b.n	8004168 <filtered_inertia_measurement+0x13c>
			gmedian_a[i].destination_f_m = filtered(&(gmedian_a[i]), rocket->accelerate->destination_a[i]);
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	4613      	mov	r3, r2
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	4413      	add	r3, r2
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	461a      	mov	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	1899      	adds	r1, r3, r2
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	edd3 7a00 	vldr	s15, [r3]
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4613      	mov	r3, r2
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	4413      	add	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	461a      	mov	r2, r3
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	189c      	adds	r4, r3, r2
 800406c:	eeb0 0a67 	vmov.f32	s0, s15
 8004070:	4608      	mov	r0, r1
 8004072:	f7ff fc03 	bl	800387c <filtered>
 8004076:	eef0 7a40 	vmov.f32	s15, s0
 800407a:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			rocket->accelerate->destination_a_f[i] = average_filter(gmedian_a[i].destination_f_m,rocket->accelerate->destination_a_f[i], k_accel);
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	4613      	mov	r3, r2
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	4413      	add	r3, r2
 8004086:	011b      	lsls	r3, r3, #4
 8004088:	461a      	mov	r2, r3
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	4413      	add	r3, r2
 800408e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	3302      	adds	r3, #2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	3304      	adds	r3, #4
 80040a0:	ed93 7a00 	vldr	s14, [r3]
 80040a4:	4b35      	ldr	r3, [pc, #212]	; (800417c <filtered_inertia_measurement+0x150>)
 80040a6:	edd3 6a00 	vldr	s13, [r3]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80040ae:	eeb0 1a66 	vmov.f32	s2, s13
 80040b2:	eef0 0a47 	vmov.f32	s1, s14
 80040b6:	eeb0 0a67 	vmov.f32	s0, s15
 80040ba:	f7ff fbaa 	bl	8003812 <average_filter>
 80040be:	eef0 7a40 	vmov.f32	s15, s0
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	3302      	adds	r3, #2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4423      	add	r3, r4
 80040ca:	3304      	adds	r3, #4
 80040cc:	edc3 7a00 	vstr	s15, [r3]

			gmedian_g[i].destination_f_m = filtered(&(gmedian_g[i]), rocket->gyro->destination_g[i]);
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4613      	mov	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	4413      	add	r3, r2
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	461a      	mov	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	1899      	adds	r1, r3, r2
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	edd3 7a00 	vldr	s15, [r3]
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	4613      	mov	r3, r2
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	4413      	add	r3, r2
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	461a      	mov	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	189c      	adds	r4, r3, r2
 80040fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004102:	4608      	mov	r0, r1
 8004104:	f7ff fbba 	bl	800387c <filtered>
 8004108:	eef0 7a40 	vmov.f32	s15, s0
 800410c:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			rocket->gyro->destination_g_f[i] = average_filter(gmedian_g[i].destination_f_m,rocket->gyro->destination_g_f[i], k_gyro);
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4613      	mov	r3, r2
 8004114:	005b      	lsls	r3, r3, #1
 8004116:	4413      	add	r3, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	461a      	mov	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4413      	add	r3, r2
 8004120:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	3302      	adds	r3, #2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	4413      	add	r3, r2
 8004130:	3304      	adds	r3, #4
 8004132:	ed93 7a00 	vldr	s14, [r3]
 8004136:	4b12      	ldr	r3, [pc, #72]	; (8004180 <filtered_inertia_measurement+0x154>)
 8004138:	edd3 6a00 	vldr	s13, [r3]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 8004140:	eeb0 1a66 	vmov.f32	s2, s13
 8004144:	eef0 0a47 	vmov.f32	s1, s14
 8004148:	eeb0 0a67 	vmov.f32	s0, s15
 800414c:	f7ff fb61 	bl	8003812 <average_filter>
 8004150:	eef0 7a40 	vmov.f32	s15, s0
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	3302      	adds	r3, #2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4423      	add	r3, r4
 800415c:	3304      	adds	r3, #4
 800415e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	3301      	adds	r3, #1
 8004166:	617b      	str	r3, [r7, #20]
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2b02      	cmp	r3, #2
 800416c:	f77f af67 	ble.w	800403e <filtered_inertia_measurement+0x12>
		}
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop
 8004174:	371c      	adds	r7, #28
 8004176:	46bd      	mov	sp, r7
 8004178:	bd90      	pop	{r4, r7, pc}
 800417a:	bf00      	nop
 800417c:	20000008 	.word	0x20000008
 8004180:	2000000c 	.word	0x2000000c

08004184 <get_inertia_measurement_mod>:

void get_inertia_measurement_mod(struct Rocket* rocket){
 8004184:	b590      	push	{r4, r7, lr}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
	rocket->accelerate->accel_mod = acceleration_modulus(rocket->accelerate->destination_a_f);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004190:	f103 020c 	add.w	r2, r3, #12
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8004198:	4610      	mov	r0, r2
 800419a:	f7ff fef3 	bl	8003f84 <acceleration_modulus>
 800419e:	eef0 7a40 	vmov.f32	s15, s0
 80041a2:	edc4 7a06 	vstr	s15, [r4, #24]
	rocket->gyro->gyro_mod = acceleration_modulus(rocket->gyro->destination_g_f);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041aa:	f103 020c 	add.w	r2, r3, #12
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 80041b2:	4610      	mov	r0, r2
 80041b4:	f7ff fee6 	bl	8003f84 <acceleration_modulus>
 80041b8:	eef0 7a40 	vmov.f32	s15, s0
 80041bc:	edc4 7a06 	vstr	s15, [r4, #24]
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd90      	pop	{r4, r7, pc}

080041c8 <get_mcu_voltage>:
#include "system/power.h"

uint16_t adcData = 0;


float get_mcu_voltage(){
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
	//HAL_ADC_PollForConversion(&hadc1, 100); //   
	adcData = HAL_ADC_GetValue(&hadc1); //      adc
 80041cc:	4812      	ldr	r0, [pc, #72]	; (8004218 <get_mcu_voltage+0x50>)
 80041ce:	f000 fd1d 	bl	8004c0c <HAL_ADC_GetValue>
 80041d2:	4603      	mov	r3, r0
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	4b11      	ldr	r3, [pc, #68]	; (800421c <get_mcu_voltage+0x54>)
 80041d8:	801a      	strh	r2, [r3, #0]
	return ADC_MAX * ADC_REFERENCE_VOLTAGE / adcData;
 80041da:	4b10      	ldr	r3, [pc, #64]	; (800421c <get_mcu_voltage+0x54>)
 80041dc:	881b      	ldrh	r3, [r3, #0]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fc f9b8 	bl	8000554 <__aeabi_i2d>
 80041e4:	4602      	mov	r2, r0
 80041e6:	460b      	mov	r3, r1
 80041e8:	a109      	add	r1, pc, #36	; (adr r1, 8004210 <get_mcu_voltage+0x48>)
 80041ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041ee:	f7fc fb45 	bl	800087c <__aeabi_ddiv>
 80041f2:	4602      	mov	r2, r0
 80041f4:	460b      	mov	r3, r1
 80041f6:	4610      	mov	r0, r2
 80041f8:	4619      	mov	r1, r3
 80041fa:	f7fc fd0d 	bl	8000c18 <__aeabi_d2f>
 80041fe:	4603      	mov	r3, r0
 8004200:	ee07 3a90 	vmov	s15, r3
}
 8004204:	eeb0 0a67 	vmov.f32	s0, s15
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	f3af 8000 	nop.w
 8004210:	00000000 	.word	0x00000000
 8004214:	40b33200 	.word	0x40b33200
 8004218:	2000020c 	.word	0x2000020c
 800421c:	2000083c 	.word	0x2000083c

08004220 <radio_init>:
#include "system/radio.h"


void radio_init(struct Radio* radio){
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
	radio->TRANSMIT_IS_OK = false;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	701a      	strb	r2, [r3, #0]
	radio->frequency_data_transmission = 1;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	805a      	strh	r2, [r3, #2]
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <transmit_data>:

void set_data_transmit_frequency(TIM_HandleTypeDef *htim, struct Radio* radio){
	htim->Instance->ARR = 8*powf(10,6) / radio->frequency_data_transmission/ htim->Instance->PSC;
}

void transmit_data(struct Rocket* rocket, struct Radio* radio){
 8004240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004244:	b0ad      	sub	sp, #180	; 0xb4
 8004246:	af0c      	add	r7, sp, #48	; 0x30
 8004248:	6178      	str	r0, [r7, #20]
 800424a:	6139      	str	r1, [r7, #16]
	char buf[100];

	snprintf(buf, sizeof(buf), "%s %f %f %f %f %d %d %d %d;\n", rocket->teamId, rocket->time, rocket->battery_voltage, rocket->altitude->altitude_f, rocket->accelerate->accel_mod, rocket->start_point, rocket->apogee_point, rocket->activate_point, rocket->landing_point);
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	4618      	mov	r0, r3
 8004256:	f7fc f98f 	bl	8000578 <__aeabi_f2d>
 800425a:	4604      	mov	r4, r0
 800425c:	460d      	mov	r5, r1
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fc f988 	bl	8000578 <__aeabi_f2d>
 8004268:	4680      	mov	r8, r0
 800426a:	4689      	mov	r9, r1
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	4618      	mov	r0, r3
 8004274:	f7fc f980 	bl	8000578 <__aeabi_f2d>
 8004278:	4682      	mov	sl, r0
 800427a:	468b      	mov	fp, r1
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	4618      	mov	r0, r3
 8004284:	f7fc f978 	bl	8000578 <__aeabi_f2d>
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	7c1b      	ldrb	r3, [r3, #16]
 800428c:	461a      	mov	r2, r3
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	7c5b      	ldrb	r3, [r3, #17]
 8004292:	60bb      	str	r3, [r7, #8]
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	7c9b      	ldrb	r3, [r3, #18]
 8004298:	607b      	str	r3, [r7, #4]
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	7cdb      	ldrb	r3, [r3, #19]
 800429e:	f107 061c 	add.w	r6, r7, #28
 80042a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	930a      	str	r3, [sp, #40]	; 0x28
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	9309      	str	r3, [sp, #36]	; 0x24
 80042ac:	9208      	str	r2, [sp, #32]
 80042ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042b2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80042b6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80042ba:	e9cd 4500 	strd	r4, r5, [sp]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4a0d      	ldr	r2, [pc, #52]	; (80042f8 <transmit_data+0xb8>)
 80042c2:	2164      	movs	r1, #100	; 0x64
 80042c4:	4630      	mov	r0, r6
 80042c6:	f007 fdef 	bl	800bea8 <sniprintf>

	//sprintf(buf, "$%f %f %f %f;", rocket->atmosphere.pressure, rocket->accelerate->destination_a[0], rocket->accelerate->destination_a[1], rocket->accelerate->destination_a[2]);
	if(radio->TRANSMIT_IS_OK == true){
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00c      	beq.n	80042ec <transmit_data+0xac>
		HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 80042d2:	f107 031c 	add.w	r3, r7, #28
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fb ff8c 	bl	80001f4 <strlen>
 80042dc:	4603      	mov	r3, r0
 80042de:	b29a      	uxth	r2, r3
 80042e0:	f107 011c 	add.w	r1, r7, #28
 80042e4:	2364      	movs	r3, #100	; 0x64
 80042e6:	4805      	ldr	r0, [pc, #20]	; (80042fc <transmit_data+0xbc>)
 80042e8:	f005 fe84 	bl	8009ff4 <HAL_UART_Transmit>
	}
}
 80042ec:	bf00      	nop
 80042ee:	3784      	adds	r7, #132	; 0x84
 80042f0:	46bd      	mov	sp, r7
 80042f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042f6:	bf00      	nop
 80042f8:	0801087c 	.word	0x0801087c
 80042fc:	200006c0 	.word	0x200006c0

08004300 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800430a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430e:	2b00      	cmp	r3, #0
 8004310:	db0c      	blt.n	800432c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	f003 021f 	and.w	r2, r3, #31
 8004318:	4907      	ldr	r1, [pc, #28]	; (8004338 <__NVIC_ClearPendingIRQ+0x38>)
 800431a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431e:	095b      	lsrs	r3, r3, #5
 8004320:	2001      	movs	r0, #1
 8004322:	fa00 f202 	lsl.w	r2, r0, r2
 8004326:	3360      	adds	r3, #96	; 0x60
 8004328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	e000e100 	.word	0xe000e100
 800433c:	00000000 	.word	0x00000000

08004340 <degrees_to_pulse>:
#include "system/rescue.h"

uint16_t degrees_to_pulse(int16_t degrees){
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	80fb      	strh	r3, [r7, #6]
  return 11.1*degrees + 1500;
 800434a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800434e:	4618      	mov	r0, r3
 8004350:	f7fc f900 	bl	8000554 <__aeabi_i2d>
 8004354:	a30c      	add	r3, pc, #48	; (adr r3, 8004388 <degrees_to_pulse+0x48>)
 8004356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435a:	f7fc f965 	bl	8000628 <__aeabi_dmul>
 800435e:	4602      	mov	r2, r0
 8004360:	460b      	mov	r3, r1
 8004362:	4610      	mov	r0, r2
 8004364:	4619      	mov	r1, r3
 8004366:	a30a      	add	r3, pc, #40	; (adr r3, 8004390 <degrees_to_pulse+0x50>)
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f7fb ffa6 	bl	80002bc <__adddf3>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	4610      	mov	r0, r2
 8004376:	4619      	mov	r1, r3
 8004378:	f7fc fc2e 	bl	8000bd8 <__aeabi_d2uiz>
 800437c:	4603      	mov	r3, r0
 800437e:	b29b      	uxth	r3, r3
}
 8004380:	4618      	mov	r0, r3
 8004382:	3708      	adds	r7, #8
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	33333333 	.word	0x33333333
 800438c:	40263333 	.word	0x40263333
 8004390:	00000000 	.word	0x00000000
 8004394:	40977000 	.word	0x40977000

08004398 <turn_servo>:

void turn_servo(int16_t degrees){
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	4603      	mov	r3, r0
 80043a0:	80fb      	strh	r3, [r7, #6]
	__HAL_GPIO_EXTI_CLEAR_IT(btn_Pin);  //   EXTI_PR
 80043a2:	4b12      	ldr	r3, [pc, #72]	; (80043ec <turn_servo+0x54>)
 80043a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80043a8:	615a      	str	r2, [r3, #20]
	NVIC_ClearPendingIRQ(EXTI15_10_IRQn); //   NVIC_ICPRx
 80043aa:	2028      	movs	r0, #40	; 0x28
 80043ac:	f7ff ffa8 	bl	8004300 <__NVIC_ClearPendingIRQ>

	TIM1->CCR1 = degrees_to_pulse(degrees);
 80043b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7ff ffc3 	bl	8004340 <degrees_to_pulse>
 80043ba:	4603      	mov	r3, r0
 80043bc:	461a      	mov	r2, r3
 80043be:	4b0c      	ldr	r3, [pc, #48]	; (80043f0 <turn_servo+0x58>)
 80043c0:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(500);
 80043c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80043c6:	f000 f9c7 	bl	8004758 <HAL_Delay>
	TIM1->CCR1 = degrees_to_pulse(0);
 80043ca:	2000      	movs	r0, #0
 80043cc:	f7ff ffb8 	bl	8004340 <degrees_to_pulse>
 80043d0:	4603      	mov	r3, r0
 80043d2:	461a      	mov	r2, r3
 80043d4:	4b06      	ldr	r3, [pc, #24]	; (80043f0 <turn_servo+0x58>)
 80043d6:	635a      	str	r2, [r3, #52]	; 0x34

	//HAL_UART_Transmit(&huart1, (uint8_t*)"servo is turn\n", sizeof("servo is turn\n"), 200);

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);   //   
 80043d8:	2028      	movs	r0, #40	; 0x28
 80043da:	f000 ffe5 	bl	80053a8 <HAL_NVIC_EnableIRQ>

	flag_irq = 0;
 80043de:	4b05      	ldr	r3, [pc, #20]	; (80043f4 <turn_servo+0x5c>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	701a      	strb	r2, [r3, #0]
}
 80043e4:	bf00      	nop
 80043e6:	3708      	adds	r7, #8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	40013c00 	.word	0x40013c00
 80043f0:	40010000 	.word	0x40010000
 80043f4:	200005cc 	.word	0x200005cc

080043f8 <rescue_system_init>:

void rescue_system_init(TIM_TypeDef* TIM){
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
	TIM->CCR2 = degrees_to_pulse(0);
 8004400:	2000      	movs	r0, #0
 8004402:	f7ff ff9d 	bl	8004340 <degrees_to_pulse>
 8004406:	4603      	mov	r3, r0
 8004408:	461a      	mov	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800440e:	bf00      	nop
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <rocket_init>:
#include <stdio.h>
#include <string.h>
#include "system/rocket.h"
#include "MPU9250.h"

void rocket_init(struct Rocket *rocket, const char *teamId, struct Altitude* altitude, struct Atmosphere_param* atmosphere, struct Accelerate* accelerate, struct Gyro* gyro) {
 8004416:	b5b0      	push	{r4, r5, r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
 8004422:	603b      	str	r3, [r7, #0]

	strncpy(rocket->teamId, teamId, sizeof(rocket->teamId) - 1);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2209      	movs	r2, #9
 8004428:	68b9      	ldr	r1, [r7, #8]
 800442a:	4618      	mov	r0, r3
 800442c:	f007 fd90 	bl	800bf50 <strncpy>
	rocket->teamId[sizeof(rocket->teamId) - 1] = '\0'; //  -
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	725a      	strb	r2, [r3, #9]

	/*rocket->altitude = 0;

	rocket->max_altitude = 0;*/

	rocket->altitude = altitude;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	60da      	str	r2, [r3, #12]

    rocket->acceleration = 0;

    rocket->gyro = 0;*/

	rocket->accelerate = accelerate;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a3a      	ldr	r2, [r7, #32]
 8004440:	639a      	str	r2, [r3, #56]	; 0x38

	rocket->gyro = gyro;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004446:	63da      	str	r2, [r3, #60]	; 0x3c

    rocket->start_point = 0;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	741a      	strb	r2, [r3, #16]
    rocket->apogee_point = 0;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	745a      	strb	r2, [r3, #17]
    rocket->activate_point = 0;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	749a      	strb	r2, [r3, #18]
    rocket->landing_point = 0;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	74da      	strb	r2, [r3, #19]

    //rocket->delta_apogee = 1;
    //rocket->delta_activate = 1;
    //rocket->starting_height = 3;

    rocket->battery_voltage = 0;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f04f 0200 	mov.w	r2, #0
 8004466:	619a      	str	r2, [r3, #24]

    rocket->time = HAL_GetTick();
 8004468:	f000 f96a 	bl	8004740 <HAL_GetTick>
 800446c:	ee07 0a90 	vmov	s15, r0
 8004470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	edc3 7a07 	vstr	s15, [r3, #28]

    rocket->atmosphere = *atmosphere;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	683a      	ldr	r2, [r7, #0]
 800447e:	f103 0420 	add.w	r4, r3, #32
 8004482:	4615      	mov	r5, r2
 8004484:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004486:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004488:	e895 0003 	ldmia.w	r5, {r0, r1}
 800448c:	e884 0003 	stmia.w	r4, {r0, r1}

}
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bdb0      	pop	{r4, r5, r7, pc}

08004498 <atmosphere_init>:

void atmosphere_init(struct Atmosphere_param* atmosphere){
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
	atmosphere->pressure = 0;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]
	atmosphere->temperature = 0;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	605a      	str	r2, [r3, #4]
	atmosphere->humidity = 0;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f04f 0200 	mov.w	r2, #0
 80044b6:	609a      	str	r2, [r3, #8]

	atmosphere->start_pressure = 0;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f04f 0200 	mov.w	r2, #0
 80044be:	60da      	str	r2, [r3, #12]
	atmosphere->start_temperature = 0;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f04f 0200 	mov.w	r2, #0
 80044c6:	611a      	str	r2, [r3, #16]
	atmosphere->start_humidity = 0;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	615a      	str	r2, [r3, #20]
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <fly_control>:

void fly_control(struct Rocket* rocket){
 80044dc:	b5b0      	push	{r4, r5, r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
	if (rocket->altitude->altitude > rocket->starting_height)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	ed93 7a00 	vldr	s14, [r3]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	7d9b      	ldrb	r3, [r3, #22]
 80044f0:	ee07 3a90 	vmov	s15, r3
 80044f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004500:	dd02      	ble.n	8004508 <fly_control+0x2c>
	{
	  rocket->start_point = 1;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	741a      	strb	r2, [r3, #16]
	}

	rocket->altitude->max_altitude= fmax( rocket->altitude->max_altitude, rocket->altitude->altitude );
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	4618      	mov	r0, r3
 8004510:	f7fc f832 	bl	8000578 <__aeabi_f2d>
 8004514:	4604      	mov	r4, r0
 8004516:	460d      	mov	r5, r1
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f7fc f82a 	bl	8000578 <__aeabi_f2d>
 8004524:	4602      	mov	r2, r0
 8004526:	460b      	mov	r3, r1
 8004528:	ec43 2b11 	vmov	d1, r2, r3
 800452c:	ec45 4b10 	vmov	d0, r4, r5
 8004530:	f00b fb5e 	bl	800fbf0 <fmax>
 8004534:	ec51 0b10 	vmov	r0, r1, d0
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68dc      	ldr	r4, [r3, #12]
 800453c:	f7fc fb6c 	bl	8000c18 <__aeabi_d2f>
 8004540:	4603      	mov	r3, r0
 8004542:	60a3      	str	r3, [r4, #8]

	if ((rocket->altitude->max_altitude - rocket->altitude->altitude) > rocket->delta_apogee && rocket->start_point == 1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	ed93 7a02 	vldr	s14, [r3, #8]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	edd3 7a00 	vldr	s15, [r3]
 8004554:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	7d1b      	ldrb	r3, [r3, #20]
 800455c:	ee07 3a90 	vmov	s15, r3
 8004560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004564:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456c:	dd06      	ble.n	800457c <fly_control+0xa0>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	7c1b      	ldrb	r3, [r3, #16]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <fly_control+0xa0>
	{
	  rocket->apogee_point = 1;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	745a      	strb	r2, [r3, #17]
	}

	if ((rocket->altitude->max_altitude - rocket->altitude->altitude) > rocket->delta_activate && rocket->apogee_point == 1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	ed93 7a02 	vldr	s14, [r3, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	edd3 7a00 	vldr	s15, [r3]
 800458c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	7d5b      	ldrb	r3, [r3, #21]
 8004594:	ee07 3a90 	vmov	s15, r3
 8004598:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800459c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045a4:	dd06      	ble.n	80045b4 <fly_control+0xd8>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	7c5b      	ldrb	r3, [r3, #17]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <fly_control+0xd8>
	{
	  rocket->activate_point = 1;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	749a      	strb	r2, [r3, #18]
	}

	if(rocket->start_point == 1 && rocket->apogee_point == 1 && rocket->activate_point == 1 && rocket->altitude->altitude < rocket->starting_height)//  
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	7c1b      	ldrb	r3, [r3, #16]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01a      	beq.n	80045f2 <fly_control+0x116>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	7c5b      	ldrb	r3, [r3, #17]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d016      	beq.n	80045f2 <fly_control+0x116>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	7c9b      	ldrb	r3, [r3, #18]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d012      	beq.n	80045f2 <fly_control+0x116>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	ed93 7a00 	vldr	s14, [r3]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	7d9b      	ldrb	r3, [r3, #22]
 80045d8:	ee07 3a90 	vmov	s15, r3
 80045dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e8:	d400      	bmi.n	80045ec <fly_control+0x110>
	{
	  rocket->landing_point = 1;
	}
}
 80045ea:	e002      	b.n	80045f2 <fly_control+0x116>
	  rocket->landing_point = 1;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	74da      	strb	r2, [r3, #19]
}
 80045f2:	bf00      	nop
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bdb0      	pop	{r4, r5, r7, pc}

080045fa <delta_init>:

void delta_init(struct Rocket* rocket){
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
	rocket->delta_apogee = 1;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	751a      	strb	r2, [r3, #20]
	rocket->delta_activate = 1;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	755a      	strb	r2, [r3, #21]
	rocket->starting_height = 2;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2202      	movs	r2, #2
 8004612:	759a      	strb	r2, [r3, #22]
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004620:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004658 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004624:	480d      	ldr	r0, [pc, #52]	; (800465c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004626:	490e      	ldr	r1, [pc, #56]	; (8004660 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004628:	4a0e      	ldr	r2, [pc, #56]	; (8004664 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800462a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800462c:	e002      	b.n	8004634 <LoopCopyDataInit>

0800462e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800462e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004632:	3304      	adds	r3, #4

08004634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004638:	d3f9      	bcc.n	800462e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800463a:	4a0b      	ldr	r2, [pc, #44]	; (8004668 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800463c:	4c0b      	ldr	r4, [pc, #44]	; (800466c <LoopFillZerobss+0x26>)
  movs r3, #0
 800463e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004640:	e001      	b.n	8004646 <LoopFillZerobss>

08004642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004644:	3204      	adds	r2, #4

08004646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004648:	d3fb      	bcc.n	8004642 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800464a:	f7fe fcd1 	bl	8002ff0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800464e:	f006 fd7f 	bl	800b150 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004652:	f7fe f9a1 	bl	8002998 <main>
  bx  lr    
 8004656:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004658:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800465c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004660:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004664:	08011080 	.word	0x08011080
  ldr r2, =_sbss
 8004668:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800466c:	20000874 	.word	0x20000874

08004670 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004670:	e7fe      	b.n	8004670 <ADC_IRQHandler>
	...

08004674 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004678:	4b0e      	ldr	r3, [pc, #56]	; (80046b4 <HAL_Init+0x40>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a0d      	ldr	r2, [pc, #52]	; (80046b4 <HAL_Init+0x40>)
 800467e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004682:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004684:	4b0b      	ldr	r3, [pc, #44]	; (80046b4 <HAL_Init+0x40>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a0a      	ldr	r2, [pc, #40]	; (80046b4 <HAL_Init+0x40>)
 800468a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800468e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004690:	4b08      	ldr	r3, [pc, #32]	; (80046b4 <HAL_Init+0x40>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a07      	ldr	r2, [pc, #28]	; (80046b4 <HAL_Init+0x40>)
 8004696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800469a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800469c:	2003      	movs	r0, #3
 800469e:	f000 fe37 	bl	8005310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046a2:	200f      	movs	r0, #15
 80046a4:	f000 f808 	bl	80046b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046a8:	f7fe fb6e 	bl	8002d88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40023c00 	.word	0x40023c00

080046b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046c0:	4b12      	ldr	r3, [pc, #72]	; (800470c <HAL_InitTick+0x54>)
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	4b12      	ldr	r3, [pc, #72]	; (8004710 <HAL_InitTick+0x58>)
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	4619      	mov	r1, r3
 80046ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80046d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 fe96 	bl	8005408 <HAL_SYSTICK_Config>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e00e      	b.n	8004704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b0f      	cmp	r3, #15
 80046ea:	d80a      	bhi.n	8004702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046ec:	2200      	movs	r2, #0
 80046ee:	6879      	ldr	r1, [r7, #4]
 80046f0:	f04f 30ff 	mov.w	r0, #4294967295
 80046f4:	f000 fe2c 	bl	8005350 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80046f8:	4a06      	ldr	r2, [pc, #24]	; (8004714 <HAL_InitTick+0x5c>)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	e000      	b.n	8004704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
}
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000004 	.word	0x20000004
 8004710:	20000018 	.word	0x20000018
 8004714:	20000014 	.word	0x20000014

08004718 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800471c:	4b06      	ldr	r3, [pc, #24]	; (8004738 <HAL_IncTick+0x20>)
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	4b06      	ldr	r3, [pc, #24]	; (800473c <HAL_IncTick+0x24>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4413      	add	r3, r2
 8004728:	4a04      	ldr	r2, [pc, #16]	; (800473c <HAL_IncTick+0x24>)
 800472a:	6013      	str	r3, [r2, #0]
}
 800472c:	bf00      	nop
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	20000018 	.word	0x20000018
 800473c:	20000840 	.word	0x20000840

08004740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  return uwTick;
 8004744:	4b03      	ldr	r3, [pc, #12]	; (8004754 <HAL_GetTick+0x14>)
 8004746:	681b      	ldr	r3, [r3, #0]
}
 8004748:	4618      	mov	r0, r3
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	20000840 	.word	0x20000840

08004758 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004760:	f7ff ffee 	bl	8004740 <HAL_GetTick>
 8004764:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004770:	d005      	beq.n	800477e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004772:	4b0a      	ldr	r3, [pc, #40]	; (800479c <HAL_Delay+0x44>)
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	461a      	mov	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	4413      	add	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800477e:	bf00      	nop
 8004780:	f7ff ffde 	bl	8004740 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	429a      	cmp	r2, r3
 800478e:	d8f7      	bhi.n	8004780 <HAL_Delay+0x28>
  {
  }
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	3710      	adds	r7, #16
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20000018 	.word	0x20000018

080047a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e14e      	b.n	8004a54 <HAL_ADC_Init+0x2b4>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a90      	ldr	r2, [pc, #576]	; (80049fc <HAL_ADC_Init+0x25c>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d004      	beq.n	80047ca <HAL_ADC_Init+0x2a>
 80047c0:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80047c4:	488e      	ldr	r0, [pc, #568]	; (8004a00 <HAL_ADC_Init+0x260>)
 80047c6:	f7fe fad4 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d013      	beq.n	80047fa <HAL_ADC_Init+0x5a>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047da:	d00e      	beq.n	80047fa <HAL_ADC_Init+0x5a>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80047e4:	d009      	beq.n	80047fa <HAL_ADC_Init+0x5a>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80047ee:	d004      	beq.n	80047fa <HAL_ADC_Init+0x5a>
 80047f0:	f240 1143 	movw	r1, #323	; 0x143
 80047f4:	4882      	ldr	r0, [pc, #520]	; (8004a00 <HAL_ADC_Init+0x260>)
 80047f6:	f7fe fabc 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d013      	beq.n	800482a <HAL_ADC_Init+0x8a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800480a:	d00e      	beq.n	800482a <HAL_ADC_Init+0x8a>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004814:	d009      	beq.n	800482a <HAL_ADC_Init+0x8a>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800481e:	d004      	beq.n	800482a <HAL_ADC_Init+0x8a>
 8004820:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8004824:	4876      	ldr	r0, [pc, #472]	; (8004a00 <HAL_ADC_Init+0x260>)
 8004826:	f7fe faa4 	bl	8002d72 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d008      	beq.n	8004844 <HAL_ADC_Init+0xa4>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d004      	beq.n	8004844 <HAL_ADC_Init+0xa4>
 800483a:	f240 1145 	movw	r1, #325	; 0x145
 800483e:	4870      	ldr	r0, [pc, #448]	; (8004a00 <HAL_ADC_Init+0x260>)
 8004840:	f7fe fa97 	bl	8002d72 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	7e1b      	ldrb	r3, [r3, #24]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <HAL_ADC_Init+0xbe>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	7e1b      	ldrb	r3, [r3, #24]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d004      	beq.n	800485e <HAL_ADC_Init+0xbe>
 8004854:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8004858:	4869      	ldr	r0, [pc, #420]	; (8004a00 <HAL_ADC_Init+0x260>)
 800485a:	f7fe fa8a 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004862:	2b00      	cmp	r3, #0
 8004864:	d054      	beq.n	8004910 <HAL_ADC_Init+0x170>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800486a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800486e:	d04f      	beq.n	8004910 <HAL_ADC_Init+0x170>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004874:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004878:	d04a      	beq.n	8004910 <HAL_ADC_Init+0x170>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004882:	d045      	beq.n	8004910 <HAL_ADC_Init+0x170>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800488c:	d040      	beq.n	8004910 <HAL_ADC_Init+0x170>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004892:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004896:	d03b      	beq.n	8004910 <HAL_ADC_Init+0x170>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80048a0:	d036      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a6:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 80048aa:	d031      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048b4:	d02c      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ba:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 80048be:	d027      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 80048c8:	d022      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ce:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 80048d2:	d01d      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80048dc:	d018      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e2:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 80048e6:	d013      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ec:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 80048f0:	d00e      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f6:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80048fa:	d009      	beq.n	8004910 <HAL_ADC_Init+0x170>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	4a40      	ldr	r2, [pc, #256]	; (8004a04 <HAL_ADC_Init+0x264>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d004      	beq.n	8004910 <HAL_ADC_Init+0x170>
 8004906:	f240 1147 	movw	r1, #327	; 0x147
 800490a:	483d      	ldr	r0, [pc, #244]	; (8004a00 <HAL_ADC_Init+0x260>)
 800490c:	f7fe fa31 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d009      	beq.n	800492c <HAL_ADC_Init+0x18c>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004920:	d004      	beq.n	800492c <HAL_ADC_Init+0x18c>
 8004922:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004926:	4836      	ldr	r0, [pc, #216]	; (8004a00 <HAL_ADC_Init+0x260>)
 8004928:	f7fe fa23 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_ADC_Init+0x19c>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	2b10      	cmp	r3, #16
 800493a:	d904      	bls.n	8004946 <HAL_ADC_Init+0x1a6>
 800493c:	f240 1149 	movw	r1, #329	; 0x149
 8004940:	482f      	ldr	r0, [pc, #188]	; (8004a00 <HAL_ADC_Init+0x260>)
 8004942:	f7fe fa16 	bl	8002d72 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800494c:	2b00      	cmp	r3, #0
 800494e:	d009      	beq.n	8004964 <HAL_ADC_Init+0x1c4>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004956:	2b01      	cmp	r3, #1
 8004958:	d004      	beq.n	8004964 <HAL_ADC_Init+0x1c4>
 800495a:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800495e:	4828      	ldr	r0, [pc, #160]	; (8004a00 <HAL_ADC_Init+0x260>)
 8004960:	f7fe fa07 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d00c      	beq.n	8004986 <HAL_ADC_Init+0x1e6>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d008      	beq.n	8004986 <HAL_ADC_Init+0x1e6>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	2b02      	cmp	r3, #2
 800497a:	d004      	beq.n	8004986 <HAL_ADC_Init+0x1e6>
 800497c:	f240 114b 	movw	r1, #331	; 0x14b
 8004980:	481f      	ldr	r0, [pc, #124]	; (8004a00 <HAL_ADC_Init+0x260>)
 8004982:	f7fe f9f6 	bl	8002d72 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 3020 	ldrb.w	r3, [r3, #32]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d009      	beq.n	80049a4 <HAL_ADC_Init+0x204>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d004      	beq.n	80049a4 <HAL_ADC_Init+0x204>
 800499a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800499e:	4818      	ldr	r0, [pc, #96]	; (8004a00 <HAL_ADC_Init+0x260>)
 80049a0:	f7fe f9e7 	bl	8002d72 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a8:	4a16      	ldr	r2, [pc, #88]	; (8004a04 <HAL_ADC_Init+0x264>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d017      	beq.n	80049de <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d013      	beq.n	80049de <HAL_ADC_Init+0x23e>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049be:	d00e      	beq.n	80049de <HAL_ADC_Init+0x23e>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049c8:	d009      	beq.n	80049de <HAL_ADC_Init+0x23e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80049d2:	d004      	beq.n	80049de <HAL_ADC_Init+0x23e>
 80049d4:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80049d8:	4809      	ldr	r0, [pc, #36]	; (8004a00 <HAL_ADC_Init+0x260>)
 80049da:	f7fe f9ca 	bl	8002d72 <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d110      	bne.n	8004a08 <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f7fc fd94 	bl	8001514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80049fa:	e005      	b.n	8004a08 <HAL_ADC_Init+0x268>
 80049fc:	40012000 	.word	0x40012000
 8004a00:	0801089c 	.word	0x0801089c
 8004a04:	0f000001 	.word	0x0f000001
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0c:	f003 0310 	and.w	r3, r3, #16
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d118      	bne.n	8004a46 <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004a1c:	f023 0302 	bic.w	r3, r3, #2
 8004a20:	f043 0202 	orr.w	r2, r3, #2
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fa73 	bl	8004f14 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a38:	f023 0303 	bic.w	r3, r3, #3
 8004a3c:	f043 0201 	orr.w	r2, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	641a      	str	r2, [r3, #64]	; 0x40
 8004a44:	e001      	b.n	8004a4a <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004a64:	2300      	movs	r3, #0
 8004a66:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	7e1b      	ldrb	r3, [r3, #24]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d008      	beq.n	8004a82 <HAL_ADC_Start+0x26>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	7e1b      	ldrb	r3, [r3, #24]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d004      	beq.n	8004a82 <HAL_ADC_Start+0x26>
 8004a78:	f240 21d2 	movw	r1, #722	; 0x2d2
 8004a7c:	485e      	ldr	r0, [pc, #376]	; (8004bf8 <HAL_ADC_Start+0x19c>)
 8004a7e:	f7fe f978 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d013      	beq.n	8004ab2 <HAL_ADC_Start+0x56>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a92:	d00e      	beq.n	8004ab2 <HAL_ADC_Start+0x56>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a9c:	d009      	beq.n	8004ab2 <HAL_ADC_Start+0x56>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004aa6:	d004      	beq.n	8004ab2 <HAL_ADC_Start+0x56>
 8004aa8:	f240 21d3 	movw	r1, #723	; 0x2d3
 8004aac:	4852      	ldr	r0, [pc, #328]	; (8004bf8 <HAL_ADC_Start+0x19c>)
 8004aae:	f7fe f960 	bl	8002d72 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <HAL_ADC_Start+0x64>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e097      	b.n	8004bf0 <HAL_ADC_Start+0x194>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d018      	beq.n	8004b08 <HAL_ADC_Start+0xac>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f042 0201 	orr.w	r2, r2, #1
 8004ae4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004ae6:	4b45      	ldr	r3, [pc, #276]	; (8004bfc <HAL_ADC_Start+0x1a0>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a45      	ldr	r2, [pc, #276]	; (8004c00 <HAL_ADC_Start+0x1a4>)
 8004aec:	fba2 2303 	umull	r2, r3, r2, r3
 8004af0:	0c9a      	lsrs	r2, r3, #18
 8004af2:	4613      	mov	r3, r2
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	4413      	add	r3, r2
 8004af8:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004afa:	e002      	b.n	8004b02 <HAL_ADC_Start+0xa6>
    {
      counter--;
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f9      	bne.n	8004afc <HAL_ADC_Start+0xa0>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d15f      	bne.n	8004bd6 <HAL_ADC_Start+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d007      	beq.n	8004b48 <HAL_ADC_Start+0xec>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b40:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b54:	d106      	bne.n	8004b64 <HAL_ADC_Start+0x108>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b5a:	f023 0206 	bic.w	r2, r3, #6
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	645a      	str	r2, [r3, #68]	; 0x44
 8004b62:	e002      	b.n	8004b6a <HAL_ADC_Start+0x10e>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b72:	4b24      	ldr	r3, [pc, #144]	; (8004c04 <HAL_ADC_Start+0x1a8>)
 8004b74:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004b7e:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 031f 	and.w	r3, r3, #31
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10f      	bne.n	8004bac <HAL_ADC_Start+0x150>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d129      	bne.n	8004bee <HAL_ADC_Start+0x192>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ba8:	609a      	str	r2, [r3, #8]
 8004baa:	e020      	b.n	8004bee <HAL_ADC_Start+0x192>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a15      	ldr	r2, [pc, #84]	; (8004c08 <HAL_ADC_Start+0x1ac>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d11b      	bne.n	8004bee <HAL_ADC_Start+0x192>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d114      	bne.n	8004bee <HAL_ADC_Start+0x192>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689a      	ldr	r2, [r3, #8]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004bd2:	609a      	str	r2, [r3, #8]
 8004bd4:	e00b      	b.n	8004bee <HAL_ADC_Start+0x192>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	f043 0210 	orr.w	r2, r3, #16
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be6:	f043 0201 	orr.w	r2, r3, #1
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	0801089c 	.word	0x0801089c
 8004bfc:	20000004 	.word	0x20000004
 8004c00:	431bde83 	.word	0x431bde83
 8004c04:	40012300 	.word	0x40012300
 8004c08:	40012000 	.word	0x40012000

08004c0c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
	...

08004c28 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b12      	cmp	r3, #18
 8004c3c:	d909      	bls.n	8004c52 <HAL_ADC_ConfigChannel+0x2a>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a72      	ldr	r2, [pc, #456]	; (8004e0c <HAL_ADC_ConfigChannel+0x1e4>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d004      	beq.n	8004c52 <HAL_ADC_ConfigChannel+0x2a>
 8004c48:	f240 618b 	movw	r1, #1675	; 0x68b
 8004c4c:	4870      	ldr	r0, [pc, #448]	; (8004e10 <HAL_ADC_ConfigChannel+0x1e8>)
 8004c4e:	f7fe f890 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_ADC_ConfigChannel+0x3a>
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2b10      	cmp	r3, #16
 8004c60:	d904      	bls.n	8004c6c <HAL_ADC_ConfigChannel+0x44>
 8004c62:	f240 618c 	movw	r1, #1676	; 0x68c
 8004c66:	486a      	ldr	r0, [pc, #424]	; (8004e10 <HAL_ADC_ConfigChannel+0x1e8>)
 8004c68:	f7fe f883 	bl	8002d72 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d020      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d01c      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d018      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d014      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d010      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	2b05      	cmp	r3, #5
 8004c9a:	d00c      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	2b06      	cmp	r3, #6
 8004ca2:	d008      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	2b07      	cmp	r3, #7
 8004caa:	d004      	beq.n	8004cb6 <HAL_ADC_ConfigChannel+0x8e>
 8004cac:	f240 618d 	movw	r1, #1677	; 0x68d
 8004cb0:	4857      	ldr	r0, [pc, #348]	; (8004e10 <HAL_ADC_ConfigChannel+0x1e8>)
 8004cb2:	f7fe f85e 	bl	8002d72 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_ADC_ConfigChannel+0x9c>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e118      	b.n	8004ef6 <HAL_ADC_ConfigChannel+0x2ce>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b09      	cmp	r3, #9
 8004cd2:	d925      	bls.n	8004d20 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68d9      	ldr	r1, [r3, #12]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	4413      	add	r3, r2
 8004ce8:	3b1e      	subs	r3, #30
 8004cea:	2207      	movs	r2, #7
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	43da      	mvns	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	400a      	ands	r2, r1
 8004cf8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68d9      	ldr	r1, [r3, #12]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	4403      	add	r3, r0
 8004d12:	3b1e      	subs	r3, #30
 8004d14:	409a      	lsls	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	60da      	str	r2, [r3, #12]
 8004d1e:	e022      	b.n	8004d66 <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6919      	ldr	r1, [r3, #16]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	4613      	mov	r3, r2
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	4413      	add	r3, r2
 8004d34:	2207      	movs	r2, #7
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43da      	mvns	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	400a      	ands	r2, r1
 8004d42:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6919      	ldr	r1, [r3, #16]
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	4618      	mov	r0, r3
 8004d56:	4603      	mov	r3, r0
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	4403      	add	r3, r0
 8004d5c:	409a      	lsls	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b06      	cmp	r3, #6
 8004d6c:	d824      	bhi.n	8004db8 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	4413      	add	r3, r2
 8004d7e:	3b05      	subs	r3, #5
 8004d80:	221f      	movs	r2, #31
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	43da      	mvns	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	400a      	ands	r2, r1
 8004d8e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	4613      	mov	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4413      	add	r3, r2
 8004da8:	3b05      	subs	r3, #5
 8004daa:	fa00 f203 	lsl.w	r2, r0, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	635a      	str	r2, [r3, #52]	; 0x34
 8004db6:	e051      	b.n	8004e5c <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	2b0c      	cmp	r3, #12
 8004dbe:	d829      	bhi.n	8004e14 <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	3b23      	subs	r3, #35	; 0x23
 8004dd2:	221f      	movs	r2, #31
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	43da      	mvns	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	400a      	ands	r2, r1
 8004de0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	4618      	mov	r0, r3
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	4613      	mov	r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	3b23      	subs	r3, #35	; 0x23
 8004dfc:	fa00 f203 	lsl.w	r2, r0, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	631a      	str	r2, [r3, #48]	; 0x30
 8004e08:	e028      	b.n	8004e5c <HAL_ADC_ConfigChannel+0x234>
 8004e0a:	bf00      	nop
 8004e0c:	10000012 	.word	0x10000012
 8004e10:	0801089c 	.word	0x0801089c
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	3b41      	subs	r3, #65	; 0x41
 8004e26:	221f      	movs	r2, #31
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	43da      	mvns	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	400a      	ands	r2, r1
 8004e34:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	4618      	mov	r0, r3
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	3b41      	subs	r3, #65	; 0x41
 8004e50:	fa00 f203 	lsl.w	r2, r0, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e5c:	4b28      	ldr	r3, [pc, #160]	; (8004f00 <HAL_ADC_ConfigChannel+0x2d8>)
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a27      	ldr	r2, [pc, #156]	; (8004f04 <HAL_ADC_ConfigChannel+0x2dc>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d10f      	bne.n	8004e8a <HAL_ADC_ConfigChannel+0x262>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b12      	cmp	r3, #18
 8004e70:	d10b      	bne.n	8004e8a <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a1d      	ldr	r2, [pc, #116]	; (8004f04 <HAL_ADC_ConfigChannel+0x2dc>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d12b      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x2c4>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a1b      	ldr	r2, [pc, #108]	; (8004f08 <HAL_ADC_ConfigChannel+0x2e0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d003      	beq.n	8004ea6 <HAL_ADC_ConfigChannel+0x27e>
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b11      	cmp	r3, #17
 8004ea4:	d122      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a11      	ldr	r2, [pc, #68]	; (8004f08 <HAL_ADC_ConfigChannel+0x2e0>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d111      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ec8:	4b10      	ldr	r3, [pc, #64]	; (8004f0c <HAL_ADC_ConfigChannel+0x2e4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a10      	ldr	r2, [pc, #64]	; (8004f10 <HAL_ADC_ConfigChannel+0x2e8>)
 8004ece:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed2:	0c9a      	lsrs	r2, r3, #18
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004ede:	e002      	b.n	8004ee6 <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1f9      	bne.n	8004ee0 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40012300 	.word	0x40012300
 8004f04:	40012000 	.word	0x40012000
 8004f08:	10000012 	.word	0x10000012
 8004f0c:	20000004 	.word	0x20000004
 8004f10:	431bde83 	.word	0x431bde83

08004f14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f1c:	4b7f      	ldr	r3, [pc, #508]	; (800511c <ADC_Init+0x208>)
 8004f1e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	431a      	orrs	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6859      	ldr	r1, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	021a      	lsls	r2, r3, #8
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004f6c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6859      	ldr	r1, [r3, #4]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689a      	ldr	r2, [r3, #8]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689a      	ldr	r2, [r3, #8]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6899      	ldr	r1, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68da      	ldr	r2, [r3, #12]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa6:	4a5e      	ldr	r2, [pc, #376]	; (8005120 <ADC_Init+0x20c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d022      	beq.n	8004ff2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689a      	ldr	r2, [r3, #8]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004fba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6899      	ldr	r1, [r3, #8]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004fdc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	6899      	ldr	r1, [r3, #8]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	430a      	orrs	r2, r1
 8004fee:	609a      	str	r2, [r3, #8]
 8004ff0:	e00f      	b.n	8005012 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005000:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005010:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 0202 	bic.w	r2, r2, #2
 8005020:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6899      	ldr	r1, [r3, #8]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	7e1b      	ldrb	r3, [r3, #24]
 800502c:	005a      	lsls	r2, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d028      	beq.n	8005092 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	2b00      	cmp	r3, #0
 8005046:	d003      	beq.n	8005050 <ADC_Init+0x13c>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504c:	2b08      	cmp	r3, #8
 800504e:	d904      	bls.n	800505a <ADC_Init+0x146>
 8005050:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 8005054:	4833      	ldr	r0, [pc, #204]	; (8005124 <ADC_Init+0x210>)
 8005056:	f7fd fe8c 	bl	8002d72 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685a      	ldr	r2, [r3, #4]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005068:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005078:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6859      	ldr	r1, [r3, #4]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	3b01      	subs	r3, #1
 8005086:	035a      	lsls	r2, r3, #13
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	605a      	str	r2, [r3, #4]
 8005090:	e007      	b.n	80050a2 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050a0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80050b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	3b01      	subs	r3, #1
 80050be:	051a      	lsls	r2, r3, #20
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689a      	ldr	r2, [r3, #8]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80050d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6899      	ldr	r1, [r3, #8]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80050e4:	025a      	lsls	r2, r3, #9
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689a      	ldr	r2, [r3, #8]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	6899      	ldr	r1, [r3, #8]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	029a      	lsls	r2, r3, #10
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	430a      	orrs	r2, r1
 8005110:	609a      	str	r2, [r3, #8]
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	40012300 	.word	0x40012300
 8005120:	0f000001 	.word	0x0f000001
 8005124:	0801089c 	.word	0x0801089c

08005128 <__NVIC_SetPriorityGrouping>:
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005138:	4b0c      	ldr	r3, [pc, #48]	; (800516c <__NVIC_SetPriorityGrouping+0x44>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005144:	4013      	ands	r3, r2
 8005146:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005150:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800515a:	4a04      	ldr	r2, [pc, #16]	; (800516c <__NVIC_SetPriorityGrouping+0x44>)
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	60d3      	str	r3, [r2, #12]
}
 8005160:	bf00      	nop
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	e000ed00 	.word	0xe000ed00

08005170 <__NVIC_GetPriorityGrouping>:
{
 8005170:	b480      	push	{r7}
 8005172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005174:	4b04      	ldr	r3, [pc, #16]	; (8005188 <__NVIC_GetPriorityGrouping+0x18>)
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	0a1b      	lsrs	r3, r3, #8
 800517a:	f003 0307 	and.w	r3, r3, #7
}
 800517e:	4618      	mov	r0, r3
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	e000ed00 	.word	0xe000ed00

0800518c <__NVIC_EnableIRQ>:
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	4603      	mov	r3, r0
 8005194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800519a:	2b00      	cmp	r3, #0
 800519c:	db0b      	blt.n	80051b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800519e:	79fb      	ldrb	r3, [r7, #7]
 80051a0:	f003 021f 	and.w	r2, r3, #31
 80051a4:	4907      	ldr	r1, [pc, #28]	; (80051c4 <__NVIC_EnableIRQ+0x38>)
 80051a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051aa:	095b      	lsrs	r3, r3, #5
 80051ac:	2001      	movs	r0, #1
 80051ae:	fa00 f202 	lsl.w	r2, r0, r2
 80051b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80051b6:	bf00      	nop
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	e000e100 	.word	0xe000e100

080051c8 <__NVIC_DisableIRQ>:
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	db12      	blt.n	8005200 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	f003 021f 	and.w	r2, r3, #31
 80051e0:	490a      	ldr	r1, [pc, #40]	; (800520c <__NVIC_DisableIRQ+0x44>)
 80051e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051e6:	095b      	lsrs	r3, r3, #5
 80051e8:	2001      	movs	r0, #1
 80051ea:	fa00 f202 	lsl.w	r2, r0, r2
 80051ee:	3320      	adds	r3, #32
 80051f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80051f4:	f3bf 8f4f 	dsb	sy
}
 80051f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80051fa:	f3bf 8f6f 	isb	sy
}
 80051fe:	bf00      	nop
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr
 800520c:	e000e100 	.word	0xe000e100

08005210 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	4603      	mov	r3, r0
 8005218:	6039      	str	r1, [r7, #0]
 800521a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800521c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005220:	2b00      	cmp	r3, #0
 8005222:	db0a      	blt.n	800523a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	b2da      	uxtb	r2, r3
 8005228:	490c      	ldr	r1, [pc, #48]	; (800525c <__NVIC_SetPriority+0x4c>)
 800522a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800522e:	0112      	lsls	r2, r2, #4
 8005230:	b2d2      	uxtb	r2, r2
 8005232:	440b      	add	r3, r1
 8005234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005238:	e00a      	b.n	8005250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	b2da      	uxtb	r2, r3
 800523e:	4908      	ldr	r1, [pc, #32]	; (8005260 <__NVIC_SetPriority+0x50>)
 8005240:	79fb      	ldrb	r3, [r7, #7]
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	3b04      	subs	r3, #4
 8005248:	0112      	lsls	r2, r2, #4
 800524a:	b2d2      	uxtb	r2, r2
 800524c:	440b      	add	r3, r1
 800524e:	761a      	strb	r2, [r3, #24]
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr
 800525c:	e000e100 	.word	0xe000e100
 8005260:	e000ed00 	.word	0xe000ed00

08005264 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005264:	b480      	push	{r7}
 8005266:	b089      	sub	sp, #36	; 0x24
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	f1c3 0307 	rsb	r3, r3, #7
 800527e:	2b04      	cmp	r3, #4
 8005280:	bf28      	it	cs
 8005282:	2304      	movcs	r3, #4
 8005284:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	3304      	adds	r3, #4
 800528a:	2b06      	cmp	r3, #6
 800528c:	d902      	bls.n	8005294 <NVIC_EncodePriority+0x30>
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	3b03      	subs	r3, #3
 8005292:	e000      	b.n	8005296 <NVIC_EncodePriority+0x32>
 8005294:	2300      	movs	r3, #0
 8005296:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005298:	f04f 32ff 	mov.w	r2, #4294967295
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	fa02 f303 	lsl.w	r3, r2, r3
 80052a2:	43da      	mvns	r2, r3
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	401a      	ands	r2, r3
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052ac:	f04f 31ff 	mov.w	r1, #4294967295
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	fa01 f303 	lsl.w	r3, r1, r3
 80052b6:	43d9      	mvns	r1, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052bc:	4313      	orrs	r3, r2
         );
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3724      	adds	r7, #36	; 0x24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
	...

080052cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052dc:	d301      	bcc.n	80052e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052de:	2301      	movs	r3, #1
 80052e0:	e00f      	b.n	8005302 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052e2:	4a0a      	ldr	r2, [pc, #40]	; (800530c <SysTick_Config+0x40>)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052ea:	210f      	movs	r1, #15
 80052ec:	f04f 30ff 	mov.w	r0, #4294967295
 80052f0:	f7ff ff8e 	bl	8005210 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052f4:	4b05      	ldr	r3, [pc, #20]	; (800530c <SysTick_Config+0x40>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052fa:	4b04      	ldr	r3, [pc, #16]	; (800530c <SysTick_Config+0x40>)
 80052fc:	2207      	movs	r2, #7
 80052fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3708      	adds	r7, #8
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	e000e010 	.word	0xe000e010

08005310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b07      	cmp	r3, #7
 800531c:	d00f      	beq.n	800533e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b06      	cmp	r3, #6
 8005322:	d00c      	beq.n	800533e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b05      	cmp	r3, #5
 8005328:	d009      	beq.n	800533e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b04      	cmp	r3, #4
 800532e:	d006      	beq.n	800533e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b03      	cmp	r3, #3
 8005334:	d003      	beq.n	800533e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005336:	2190      	movs	r1, #144	; 0x90
 8005338:	4804      	ldr	r0, [pc, #16]	; (800534c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800533a:	f7fd fd1a 	bl	8002d72 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff fef2 	bl	8005128 <__NVIC_SetPriorityGrouping>
}
 8005344:	bf00      	nop
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	080108d4 	.word	0x080108d4

08005350 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	4603      	mov	r3, r0
 8005358:	60b9      	str	r1, [r7, #8]
 800535a:	607a      	str	r2, [r7, #4]
 800535c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b0f      	cmp	r3, #15
 8005366:	d903      	bls.n	8005370 <HAL_NVIC_SetPriority+0x20>
 8005368:	21a8      	movs	r1, #168	; 0xa8
 800536a:	480e      	ldr	r0, [pc, #56]	; (80053a4 <HAL_NVIC_SetPriority+0x54>)
 800536c:	f7fd fd01 	bl	8002d72 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b0f      	cmp	r3, #15
 8005374:	d903      	bls.n	800537e <HAL_NVIC_SetPriority+0x2e>
 8005376:	21a9      	movs	r1, #169	; 0xa9
 8005378:	480a      	ldr	r0, [pc, #40]	; (80053a4 <HAL_NVIC_SetPriority+0x54>)
 800537a:	f7fd fcfa 	bl	8002d72 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800537e:	f7ff fef7 	bl	8005170 <__NVIC_GetPriorityGrouping>
 8005382:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	68b9      	ldr	r1, [r7, #8]
 8005388:	6978      	ldr	r0, [r7, #20]
 800538a:	f7ff ff6b 	bl	8005264 <NVIC_EncodePriority>
 800538e:	4602      	mov	r2, r0
 8005390:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005394:	4611      	mov	r1, r2
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff ff3a 	bl	8005210 <__NVIC_SetPriority>
}
 800539c:	bf00      	nop
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	080108d4 	.word	0x080108d4

080053a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	4603      	mov	r3, r0
 80053b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80053b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	da03      	bge.n	80053c2 <HAL_NVIC_EnableIRQ+0x1a>
 80053ba:	21bc      	movs	r1, #188	; 0xbc
 80053bc:	4805      	ldr	r0, [pc, #20]	; (80053d4 <HAL_NVIC_EnableIRQ+0x2c>)
 80053be:	f7fd fcd8 	bl	8002d72 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7ff fee0 	bl	800518c <__NVIC_EnableIRQ>
}
 80053cc:	bf00      	nop
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	080108d4 	.word	0x080108d4

080053d8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80053e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	da03      	bge.n	80053f2 <HAL_NVIC_DisableIRQ+0x1a>
 80053ea:	21cc      	movs	r1, #204	; 0xcc
 80053ec:	4805      	ldr	r0, [pc, #20]	; (8005404 <HAL_NVIC_DisableIRQ+0x2c>)
 80053ee:	f7fd fcc0 	bl	8002d72 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80053f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7ff fee6 	bl	80051c8 <__NVIC_DisableIRQ>
}
 80053fc:	bf00      	nop
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	080108d4 	.word	0x080108d4

08005408 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f7ff ff5b 	bl	80052cc <SysTick_Config>
 8005416:	4603      	mov	r3, r0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800542c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800542e:	f7ff f987 	bl	8004740 <HAL_GetTick>
 8005432:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d008      	beq.n	8005452 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2280      	movs	r2, #128	; 0x80
 8005444:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e052      	b.n	80054f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 0216 	bic.w	r2, r2, #22
 8005460:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695a      	ldr	r2, [r3, #20]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005470:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d103      	bne.n	8005482 <HAL_DMA_Abort+0x62>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800547e:	2b00      	cmp	r3, #0
 8005480:	d007      	beq.n	8005492 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0208 	bic.w	r2, r2, #8
 8005490:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0201 	bic.w	r2, r2, #1
 80054a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054a2:	e013      	b.n	80054cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054a4:	f7ff f94c 	bl	8004740 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b05      	cmp	r3, #5
 80054b0:	d90c      	bls.n	80054cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2220      	movs	r2, #32
 80054b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2203      	movs	r2, #3
 80054bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e015      	b.n	80054f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1e4      	bne.n	80054a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054de:	223f      	movs	r2, #63	; 0x3f
 80054e0:	409a      	lsls	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b02      	cmp	r3, #2
 8005512:	d004      	beq.n	800551e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2280      	movs	r2, #128	; 0x80
 8005518:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e00c      	b.n	8005538 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2205      	movs	r2, #5
 8005522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005556:	4b2b      	ldr	r3, [pc, #172]	; (8005604 <HAL_FLASH_Program+0xc0>)
 8005558:	7e1b      	ldrb	r3, [r3, #24]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d101      	bne.n	8005562 <HAL_FLASH_Program+0x1e>
 800555e:	2302      	movs	r3, #2
 8005560:	e04b      	b.n	80055fa <HAL_FLASH_Program+0xb6>
 8005562:	4b28      	ldr	r3, [pc, #160]	; (8005604 <HAL_FLASH_Program+0xc0>)
 8005564:	2201      	movs	r2, #1
 8005566:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <HAL_FLASH_Program+0x44>
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d009      	beq.n	8005588 <HAL_FLASH_Program+0x44>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d006      	beq.n	8005588 <HAL_FLASH_Program+0x44>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2b03      	cmp	r3, #3
 800557e:	d003      	beq.n	8005588 <HAL_FLASH_Program+0x44>
 8005580:	21a2      	movs	r1, #162	; 0xa2
 8005582:	4821      	ldr	r0, [pc, #132]	; (8005608 <HAL_FLASH_Program+0xc4>)
 8005584:	f7fd fbf5 	bl	8002d72 <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005588:	f24c 3050 	movw	r0, #50000	; 0xc350
 800558c:	f000 f872 	bl	8005674 <FLASH_WaitForLastOperation>
 8005590:	4603      	mov	r3, r0
 8005592:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005594:	7dfb      	ldrb	r3, [r7, #23]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d12b      	bne.n	80055f2 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d105      	bne.n	80055ac <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80055a0:	783b      	ldrb	r3, [r7, #0]
 80055a2:	4619      	mov	r1, r3
 80055a4:	68b8      	ldr	r0, [r7, #8]
 80055a6:	f000 f96f 	bl	8005888 <FLASH_Program_Byte>
 80055aa:	e016      	b.n	80055da <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d105      	bne.n	80055be <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80055b2:	883b      	ldrh	r3, [r7, #0]
 80055b4:	4619      	mov	r1, r3
 80055b6:	68b8      	ldr	r0, [r7, #8]
 80055b8:	f000 f928 	bl	800580c <FLASH_Program_HalfWord>
 80055bc:	e00d      	b.n	80055da <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d105      	bne.n	80055d0 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	4619      	mov	r1, r3
 80055c8:	68b8      	ldr	r0, [r7, #8]
 80055ca:	f000 f8e1 	bl	8005790 <FLASH_Program_Word>
 80055ce:	e004      	b.n	80055da <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80055d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055d4:	68b8      	ldr	r0, [r7, #8]
 80055d6:	f000 f88d 	bl	80056f4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80055da:	f24c 3050 	movw	r0, #50000	; 0xc350
 80055de:	f000 f849 	bl	8005674 <FLASH_WaitForLastOperation>
 80055e2:	4603      	mov	r3, r0
 80055e4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80055e6:	4b09      	ldr	r3, [pc, #36]	; (800560c <HAL_FLASH_Program+0xc8>)
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	4a08      	ldr	r2, [pc, #32]	; (800560c <HAL_FLASH_Program+0xc8>)
 80055ec:	f023 0301 	bic.w	r3, r3, #1
 80055f0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80055f2:	4b04      	ldr	r3, [pc, #16]	; (8005604 <HAL_FLASH_Program+0xc0>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	761a      	strb	r2, [r3, #24]
  
  return status;
 80055f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3718      	adds	r7, #24
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	20000844 	.word	0x20000844
 8005608:	08010910 	.word	0x08010910
 800560c:	40023c00 	.word	0x40023c00

08005610 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800561a:	4b0b      	ldr	r3, [pc, #44]	; (8005648 <HAL_FLASH_Unlock+0x38>)
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	da0b      	bge.n	800563a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005622:	4b09      	ldr	r3, [pc, #36]	; (8005648 <HAL_FLASH_Unlock+0x38>)
 8005624:	4a09      	ldr	r2, [pc, #36]	; (800564c <HAL_FLASH_Unlock+0x3c>)
 8005626:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005628:	4b07      	ldr	r3, [pc, #28]	; (8005648 <HAL_FLASH_Unlock+0x38>)
 800562a:	4a09      	ldr	r2, [pc, #36]	; (8005650 <HAL_FLASH_Unlock+0x40>)
 800562c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800562e:	4b06      	ldr	r3, [pc, #24]	; (8005648 <HAL_FLASH_Unlock+0x38>)
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	2b00      	cmp	r3, #0
 8005634:	da01      	bge.n	800563a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800563a:	79fb      	ldrb	r3, [r7, #7]
}
 800563c:	4618      	mov	r0, r3
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr
 8005648:	40023c00 	.word	0x40023c00
 800564c:	45670123 	.word	0x45670123
 8005650:	cdef89ab 	.word	0xcdef89ab

08005654 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005658:	4b05      	ldr	r3, [pc, #20]	; (8005670 <HAL_FLASH_Lock+0x1c>)
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	4a04      	ldr	r2, [pc, #16]	; (8005670 <HAL_FLASH_Lock+0x1c>)
 800565e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005662:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	40023c00 	.word	0x40023c00

08005674 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800567c:	2300      	movs	r3, #0
 800567e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005680:	4b1a      	ldr	r3, [pc, #104]	; (80056ec <FLASH_WaitForLastOperation+0x78>)
 8005682:	2200      	movs	r2, #0
 8005684:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005686:	f7ff f85b 	bl	8004740 <HAL_GetTick>
 800568a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800568c:	e010      	b.n	80056b0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005694:	d00c      	beq.n	80056b0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d007      	beq.n	80056ac <FLASH_WaitForLastOperation+0x38>
 800569c:	f7ff f850 	bl	8004740 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d201      	bcs.n	80056b0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e019      	b.n	80056e4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80056b0:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <FLASH_WaitForLastOperation+0x7c>)
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e8      	bne.n	800568e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80056bc:	4b0c      	ldr	r3, [pc, #48]	; (80056f0 <FLASH_WaitForLastOperation+0x7c>)
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80056c8:	4b09      	ldr	r3, [pc, #36]	; (80056f0 <FLASH_WaitForLastOperation+0x7c>)
 80056ca:	2201      	movs	r2, #1
 80056cc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80056ce:	4b08      	ldr	r3, [pc, #32]	; (80056f0 <FLASH_WaitForLastOperation+0x7c>)
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80056da:	f000 f911 	bl	8005900 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e000      	b.n	80056e4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
  
}  
 80056e4:	4618      	mov	r0, r3
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	20000844 	.word	0x20000844
 80056f0:	40023c00 	.word	0x40023c00

080056f4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005706:	d303      	bcc.n	8005710 <FLASH_Program_DoubleWord+0x1c>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	4a1c      	ldr	r2, [pc, #112]	; (800577c <FLASH_Program_DoubleWord+0x88>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d90c      	bls.n	800572a <FLASH_Program_DoubleWord+0x36>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4a1b      	ldr	r2, [pc, #108]	; (8005780 <FLASH_Program_DoubleWord+0x8c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d903      	bls.n	8005720 <FLASH_Program_DoubleWord+0x2c>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4a1a      	ldr	r2, [pc, #104]	; (8005784 <FLASH_Program_DoubleWord+0x90>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d904      	bls.n	800572a <FLASH_Program_DoubleWord+0x36>
 8005720:	f240 2165 	movw	r1, #613	; 0x265
 8005724:	4818      	ldr	r0, [pc, #96]	; (8005788 <FLASH_Program_DoubleWord+0x94>)
 8005726:	f7fd fb24 	bl	8002d72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800572a:	4b18      	ldr	r3, [pc, #96]	; (800578c <FLASH_Program_DoubleWord+0x98>)
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	4a17      	ldr	r2, [pc, #92]	; (800578c <FLASH_Program_DoubleWord+0x98>)
 8005730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005734:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005736:	4b15      	ldr	r3, [pc, #84]	; (800578c <FLASH_Program_DoubleWord+0x98>)
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	4a14      	ldr	r2, [pc, #80]	; (800578c <FLASH_Program_DoubleWord+0x98>)
 800573c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005740:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005742:	4b12      	ldr	r3, [pc, #72]	; (800578c <FLASH_Program_DoubleWord+0x98>)
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	4a11      	ldr	r2, [pc, #68]	; (800578c <FLASH_Program_DoubleWord+0x98>)
 8005748:	f043 0301 	orr.w	r3, r3, #1
 800574c:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005754:	f3bf 8f6f 	isb	sy
}
 8005758:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800575a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	f04f 0300 	mov.w	r3, #0
 8005766:	000a      	movs	r2, r1
 8005768:	2300      	movs	r3, #0
 800576a:	68f9      	ldr	r1, [r7, #12]
 800576c:	3104      	adds	r1, #4
 800576e:	4613      	mov	r3, r2
 8005770:	600b      	str	r3, [r1, #0]
}
 8005772:	bf00      	nop
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	0807ffff 	.word	0x0807ffff
 8005780:	1fff77ff 	.word	0x1fff77ff
 8005784:	1fff7a0f 	.word	0x1fff7a0f
 8005788:	08010910 	.word	0x08010910
 800578c:	40023c00 	.word	0x40023c00

08005790 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057a0:	d303      	bcc.n	80057aa <FLASH_Program_Word+0x1a>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a14      	ldr	r2, [pc, #80]	; (80057f8 <FLASH_Program_Word+0x68>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d90c      	bls.n	80057c4 <FLASH_Program_Word+0x34>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a13      	ldr	r2, [pc, #76]	; (80057fc <FLASH_Program_Word+0x6c>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d903      	bls.n	80057ba <FLASH_Program_Word+0x2a>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a12      	ldr	r2, [pc, #72]	; (8005800 <FLASH_Program_Word+0x70>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d904      	bls.n	80057c4 <FLASH_Program_Word+0x34>
 80057ba:	f240 2187 	movw	r1, #647	; 0x287
 80057be:	4811      	ldr	r0, [pc, #68]	; (8005804 <FLASH_Program_Word+0x74>)
 80057c0:	f7fd fad7 	bl	8002d72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80057c4:	4b10      	ldr	r3, [pc, #64]	; (8005808 <FLASH_Program_Word+0x78>)
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	4a0f      	ldr	r2, [pc, #60]	; (8005808 <FLASH_Program_Word+0x78>)
 80057ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80057d0:	4b0d      	ldr	r3, [pc, #52]	; (8005808 <FLASH_Program_Word+0x78>)
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	4a0c      	ldr	r2, [pc, #48]	; (8005808 <FLASH_Program_Word+0x78>)
 80057d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80057dc:	4b0a      	ldr	r3, [pc, #40]	; (8005808 <FLASH_Program_Word+0x78>)
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	4a09      	ldr	r2, [pc, #36]	; (8005808 <FLASH_Program_Word+0x78>)
 80057e2:	f043 0301 	orr.w	r3, r3, #1
 80057e6:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	601a      	str	r2, [r3, #0]
}
 80057ee:	bf00      	nop
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	0807ffff 	.word	0x0807ffff
 80057fc:	1fff77ff 	.word	0x1fff77ff
 8005800:	1fff7a0f 	.word	0x1fff7a0f
 8005804:	08010910 	.word	0x08010910
 8005808:	40023c00 	.word	0x40023c00

0800580c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	460b      	mov	r3, r1
 8005816:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800581e:	d303      	bcc.n	8005828 <FLASH_Program_HalfWord+0x1c>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a14      	ldr	r2, [pc, #80]	; (8005874 <FLASH_Program_HalfWord+0x68>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d90c      	bls.n	8005842 <FLASH_Program_HalfWord+0x36>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a13      	ldr	r2, [pc, #76]	; (8005878 <FLASH_Program_HalfWord+0x6c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d903      	bls.n	8005838 <FLASH_Program_HalfWord+0x2c>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a12      	ldr	r2, [pc, #72]	; (800587c <FLASH_Program_HalfWord+0x70>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d904      	bls.n	8005842 <FLASH_Program_HalfWord+0x36>
 8005838:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 800583c:	4810      	ldr	r0, [pc, #64]	; (8005880 <FLASH_Program_HalfWord+0x74>)
 800583e:	f7fd fa98 	bl	8002d72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005842:	4b10      	ldr	r3, [pc, #64]	; (8005884 <FLASH_Program_HalfWord+0x78>)
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	4a0f      	ldr	r2, [pc, #60]	; (8005884 <FLASH_Program_HalfWord+0x78>)
 8005848:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800584c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800584e:	4b0d      	ldr	r3, [pc, #52]	; (8005884 <FLASH_Program_HalfWord+0x78>)
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	4a0c      	ldr	r2, [pc, #48]	; (8005884 <FLASH_Program_HalfWord+0x78>)
 8005854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005858:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800585a:	4b0a      	ldr	r3, [pc, #40]	; (8005884 <FLASH_Program_HalfWord+0x78>)
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	4a09      	ldr	r2, [pc, #36]	; (8005884 <FLASH_Program_HalfWord+0x78>)
 8005860:	f043 0301 	orr.w	r3, r3, #1
 8005864:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	887a      	ldrh	r2, [r7, #2]
 800586a:	801a      	strh	r2, [r3, #0]
}
 800586c:	bf00      	nop
 800586e:	3708      	adds	r7, #8
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	0807ffff 	.word	0x0807ffff
 8005878:	1fff77ff 	.word	0x1fff77ff
 800587c:	1fff7a0f 	.word	0x1fff7a0f
 8005880:	08010910 	.word	0x08010910
 8005884:	40023c00 	.word	0x40023c00

08005888 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	460b      	mov	r3, r1
 8005892:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800589a:	d303      	bcc.n	80058a4 <FLASH_Program_Byte+0x1c>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a13      	ldr	r2, [pc, #76]	; (80058ec <FLASH_Program_Byte+0x64>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d90c      	bls.n	80058be <FLASH_Program_Byte+0x36>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a12      	ldr	r2, [pc, #72]	; (80058f0 <FLASH_Program_Byte+0x68>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d903      	bls.n	80058b4 <FLASH_Program_Byte+0x2c>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a11      	ldr	r2, [pc, #68]	; (80058f4 <FLASH_Program_Byte+0x6c>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d904      	bls.n	80058be <FLASH_Program_Byte+0x36>
 80058b4:	f240 21b9 	movw	r1, #697	; 0x2b9
 80058b8:	480f      	ldr	r0, [pc, #60]	; (80058f8 <FLASH_Program_Byte+0x70>)
 80058ba:	f7fd fa5a 	bl	8002d72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80058be:	4b0f      	ldr	r3, [pc, #60]	; (80058fc <FLASH_Program_Byte+0x74>)
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	4a0e      	ldr	r2, [pc, #56]	; (80058fc <FLASH_Program_Byte+0x74>)
 80058c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80058ca:	4b0c      	ldr	r3, [pc, #48]	; (80058fc <FLASH_Program_Byte+0x74>)
 80058cc:	4a0b      	ldr	r2, [pc, #44]	; (80058fc <FLASH_Program_Byte+0x74>)
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80058d2:	4b0a      	ldr	r3, [pc, #40]	; (80058fc <FLASH_Program_Byte+0x74>)
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	4a09      	ldr	r2, [pc, #36]	; (80058fc <FLASH_Program_Byte+0x74>)
 80058d8:	f043 0301 	orr.w	r3, r3, #1
 80058dc:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	78fa      	ldrb	r2, [r7, #3]
 80058e2:	701a      	strb	r2, [r3, #0]
}
 80058e4:	bf00      	nop
 80058e6:	3708      	adds	r7, #8
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	0807ffff 	.word	0x0807ffff
 80058f0:	1fff77ff 	.word	0x1fff77ff
 80058f4:	1fff7a0f 	.word	0x1fff7a0f
 80058f8:	08010910 	.word	0x08010910
 80058fc:	40023c00 	.word	0x40023c00

08005900 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005900:	b480      	push	{r7}
 8005902:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005904:	4b2f      	ldr	r3, [pc, #188]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f003 0310 	and.w	r3, r3, #16
 800590c:	2b00      	cmp	r3, #0
 800590e:	d008      	beq.n	8005922 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005910:	4b2d      	ldr	r3, [pc, #180]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	f043 0310 	orr.w	r3, r3, #16
 8005918:	4a2b      	ldr	r2, [pc, #172]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 800591a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800591c:	4b29      	ldr	r3, [pc, #164]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 800591e:	2210      	movs	r2, #16
 8005920:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005922:	4b28      	ldr	r3, [pc, #160]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0320 	and.w	r3, r3, #32
 800592a:	2b00      	cmp	r3, #0
 800592c:	d008      	beq.n	8005940 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800592e:	4b26      	ldr	r3, [pc, #152]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 8005930:	69db      	ldr	r3, [r3, #28]
 8005932:	f043 0308 	orr.w	r3, r3, #8
 8005936:	4a24      	ldr	r2, [pc, #144]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 8005938:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800593a:	4b22      	ldr	r3, [pc, #136]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 800593c:	2220      	movs	r2, #32
 800593e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005940:	4b20      	ldr	r3, [pc, #128]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005948:	2b00      	cmp	r3, #0
 800594a:	d008      	beq.n	800595e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800594c:	4b1e      	ldr	r3, [pc, #120]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	f043 0304 	orr.w	r3, r3, #4
 8005954:	4a1c      	ldr	r2, [pc, #112]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 8005956:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005958:	4b1a      	ldr	r3, [pc, #104]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 800595a:	2240      	movs	r2, #64	; 0x40
 800595c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800595e:	4b19      	ldr	r3, [pc, #100]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005966:	2b00      	cmp	r3, #0
 8005968:	d008      	beq.n	800597c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800596a:	4b17      	ldr	r3, [pc, #92]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 800596c:	69db      	ldr	r3, [r3, #28]
 800596e:	f043 0302 	orr.w	r3, r3, #2
 8005972:	4a15      	ldr	r2, [pc, #84]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 8005974:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005976:	4b13      	ldr	r3, [pc, #76]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 8005978:	2280      	movs	r2, #128	; 0x80
 800597a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800597c:	4b11      	ldr	r3, [pc, #68]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005984:	2b00      	cmp	r3, #0
 8005986:	d009      	beq.n	800599c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005988:	4b0f      	ldr	r3, [pc, #60]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 800598a:	69db      	ldr	r3, [r3, #28]
 800598c:	f043 0301 	orr.w	r3, r3, #1
 8005990:	4a0d      	ldr	r2, [pc, #52]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 8005992:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8005994:	4b0b      	ldr	r3, [pc, #44]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 8005996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800599a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800599c:	4b09      	ldr	r3, [pc, #36]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d008      	beq.n	80059ba <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80059a8:	4b07      	ldr	r3, [pc, #28]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	f043 0320 	orr.w	r3, r3, #32
 80059b0:	4a05      	ldr	r2, [pc, #20]	; (80059c8 <FLASH_SetErrorCode+0xc8>)
 80059b2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80059b4:	4b03      	ldr	r3, [pc, #12]	; (80059c4 <FLASH_SetErrorCode+0xc4>)
 80059b6:	2202      	movs	r2, #2
 80059b8:	60da      	str	r2, [r3, #12]
  }
}
 80059ba:	bf00      	nop
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	40023c00 	.word	0x40023c00
 80059c8:	20000844 	.word	0x20000844

080059cc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80059da:	2300      	movs	r3, #0
 80059dc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80059de:	4b40      	ldr	r3, [pc, #256]	; (8005ae0 <HAL_FLASHEx_Erase+0x114>)
 80059e0:	7e1b      	ldrb	r3, [r3, #24]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d101      	bne.n	80059ea <HAL_FLASHEx_Erase+0x1e>
 80059e6:	2302      	movs	r3, #2
 80059e8:	e076      	b.n	8005ad8 <HAL_FLASHEx_Erase+0x10c>
 80059ea:	4b3d      	ldr	r3, [pc, #244]	; (8005ae0 <HAL_FLASHEx_Erase+0x114>)
 80059ec:	2201      	movs	r2, #1
 80059ee:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d007      	beq.n	8005a08 <HAL_FLASHEx_Erase+0x3c>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d003      	beq.n	8005a08 <HAL_FLASHEx_Erase+0x3c>
 8005a00:	21a9      	movs	r1, #169	; 0xa9
 8005a02:	4838      	ldr	r0, [pc, #224]	; (8005ae4 <HAL_FLASHEx_Erase+0x118>)
 8005a04:	f7fd f9b5 	bl	8002d72 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a0c:	f7ff fe32 	bl	8005674 <FLASH_WaitForLastOperation>
 8005a10:	4603      	mov	r3, r0
 8005a12:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005a14:	7bfb      	ldrb	r3, [r7, #15]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d15a      	bne.n	8005ad0 <HAL_FLASHEx_Erase+0x104>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a20:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d115      	bne.n	8005a56 <HAL_FLASHEx_Erase+0x8a>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	4619      	mov	r1, r3
 8005a36:	4610      	mov	r0, r2
 8005a38:	f000 f858 	bl	8005aec <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a3c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a40:	f7ff fe18 	bl	8005674 <FLASH_WaitForLastOperation>
 8005a44:	4603      	mov	r3, r0
 8005a46:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005a48:	4b27      	ldr	r3, [pc, #156]	; (8005ae8 <HAL_FLASHEx_Erase+0x11c>)
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	4a26      	ldr	r2, [pc, #152]	; (8005ae8 <HAL_FLASHEx_Erase+0x11c>)
 8005a4e:	f023 0304 	bic.w	r3, r3, #4
 8005a52:	6113      	str	r3, [r2, #16]
 8005a54:	e03a      	b.n	8005acc <HAL_FLASHEx_Erase+0x100>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	68da      	ldr	r2, [r3, #12]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	4413      	add	r3, r2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d006      	beq.n	8005a72 <HAL_FLASHEx_Erase+0xa6>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	2b08      	cmp	r3, #8
 8005a70:	d903      	bls.n	8005a7a <HAL_FLASHEx_Erase+0xae>
 8005a72:	21c1      	movs	r1, #193	; 0xc1
 8005a74:	481b      	ldr	r0, [pc, #108]	; (8005ae4 <HAL_FLASHEx_Erase+0x118>)
 8005a76:	f7fd f97c 	bl	8002d72 <assert_failed>

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	60bb      	str	r3, [r7, #8]
 8005a80:	e01c      	b.n	8005abc <HAL_FLASHEx_Erase+0xf0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	4619      	mov	r1, r3
 8005a8a:	68b8      	ldr	r0, [r7, #8]
 8005a8c:	f000 f86a 	bl	8005b64 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a94:	f7ff fdee 	bl	8005674 <FLASH_WaitForLastOperation>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005a9c:	4b12      	ldr	r3, [pc, #72]	; (8005ae8 <HAL_FLASHEx_Erase+0x11c>)
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	4a11      	ldr	r2, [pc, #68]	; (8005ae8 <HAL_FLASHEx_Erase+0x11c>)
 8005aa2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005aa6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8005aa8:	7bfb      	ldrb	r3, [r7, #15]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_FLASHEx_Erase+0xea>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68ba      	ldr	r2, [r7, #8]
 8005ab2:	601a      	str	r2, [r3, #0]
          break;
 8005ab4:	e00a      	b.n	8005acc <HAL_FLASHEx_Erase+0x100>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	3301      	adds	r3, #1
 8005aba:	60bb      	str	r3, [r7, #8]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d3da      	bcc.n	8005a82 <HAL_FLASHEx_Erase+0xb6>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005acc:	f000 f8c0 	bl	8005c50 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005ad0:	4b03      	ldr	r3, [pc, #12]	; (8005ae0 <HAL_FLASHEx_Erase+0x114>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	761a      	strb	r2, [r3, #24]

  return status;
 8005ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	20000844 	.word	0x20000844
 8005ae4:	0801094c 	.word	0x0801094c
 8005ae8:	40023c00 	.word	0x40023c00

08005aec <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	4603      	mov	r3, r0
 8005af4:	6039      	str	r1, [r7, #0]
 8005af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8005af8:	79fb      	ldrb	r3, [r7, #7]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00d      	beq.n	8005b1a <FLASH_MassErase+0x2e>
 8005afe:	79fb      	ldrb	r3, [r7, #7]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d00a      	beq.n	8005b1a <FLASH_MassErase+0x2e>
 8005b04:	79fb      	ldrb	r3, [r7, #7]
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d007      	beq.n	8005b1a <FLASH_MassErase+0x2e>
 8005b0a:	79fb      	ldrb	r3, [r7, #7]
 8005b0c:	2b03      	cmp	r3, #3
 8005b0e:	d004      	beq.n	8005b1a <FLASH_MassErase+0x2e>
 8005b10:	f240 31ba 	movw	r1, #954	; 0x3ba
 8005b14:	4811      	ldr	r0, [pc, #68]	; (8005b5c <FLASH_MassErase+0x70>)
 8005b16:	f7fd f92c 	bl	8002d72 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d004      	beq.n	8005b2a <FLASH_MassErase+0x3e>
 8005b20:	f240 31bb 	movw	r1, #955	; 0x3bb
 8005b24:	480d      	ldr	r0, [pc, #52]	; (8005b5c <FLASH_MassErase+0x70>)
 8005b26:	f7fd f924 	bl	8002d72 <assert_failed>

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b2a:	4b0d      	ldr	r3, [pc, #52]	; (8005b60 <FLASH_MassErase+0x74>)
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	4a0c      	ldr	r2, [pc, #48]	; (8005b60 <FLASH_MassErase+0x74>)
 8005b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005b36:	4b0a      	ldr	r3, [pc, #40]	; (8005b60 <FLASH_MassErase+0x74>)
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	4a09      	ldr	r2, [pc, #36]	; (8005b60 <FLASH_MassErase+0x74>)
 8005b3c:	f043 0304 	orr.w	r3, r3, #4
 8005b40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005b42:	4b07      	ldr	r3, [pc, #28]	; (8005b60 <FLASH_MassErase+0x74>)
 8005b44:	691a      	ldr	r2, [r3, #16]
 8005b46:	79fb      	ldrb	r3, [r7, #7]
 8005b48:	021b      	lsls	r3, r3, #8
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	4a04      	ldr	r2, [pc, #16]	; (8005b60 <FLASH_MassErase+0x74>)
 8005b4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b52:	6113      	str	r3, [r2, #16]
}
 8005b54:	bf00      	nop
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	0801094c 	.word	0x0801094c
 8005b60:	40023c00 	.word	0x40023c00

08005b64 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d019      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d016      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d013      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b03      	cmp	r3, #3
 8005b8a:	d010      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d00d      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2b05      	cmp	r3, #5
 8005b96:	d00a      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b06      	cmp	r3, #6
 8005b9c:	d007      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b07      	cmp	r3, #7
 8005ba2:	d004      	beq.n	8005bae <FLASH_Erase_Sector+0x4a>
 8005ba4:	f240 31d9 	movw	r1, #985	; 0x3d9
 8005ba8:	4827      	ldr	r0, [pc, #156]	; (8005c48 <FLASH_Erase_Sector+0xe4>)
 8005baa:	f7fd f8e2 	bl	8002d72 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8005bae:	78fb      	ldrb	r3, [r7, #3]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00d      	beq.n	8005bd0 <FLASH_Erase_Sector+0x6c>
 8005bb4:	78fb      	ldrb	r3, [r7, #3]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d00a      	beq.n	8005bd0 <FLASH_Erase_Sector+0x6c>
 8005bba:	78fb      	ldrb	r3, [r7, #3]
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d007      	beq.n	8005bd0 <FLASH_Erase_Sector+0x6c>
 8005bc0:	78fb      	ldrb	r3, [r7, #3]
 8005bc2:	2b03      	cmp	r3, #3
 8005bc4:	d004      	beq.n	8005bd0 <FLASH_Erase_Sector+0x6c>
 8005bc6:	f240 31da 	movw	r1, #986	; 0x3da
 8005bca:	481f      	ldr	r0, [pc, #124]	; (8005c48 <FLASH_Erase_Sector+0xe4>)
 8005bcc:	f7fd f8d1 	bl	8002d72 <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005bd0:	78fb      	ldrb	r3, [r7, #3]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d102      	bne.n	8005bdc <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60fb      	str	r3, [r7, #12]
 8005bda:	e010      	b.n	8005bfe <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005bdc:	78fb      	ldrb	r3, [r7, #3]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d103      	bne.n	8005bea <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005be2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	e009      	b.n	8005bfe <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005bea:	78fb      	ldrb	r3, [r7, #3]
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d103      	bne.n	8005bf8 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005bf4:	60fb      	str	r3, [r7, #12]
 8005bf6:	e002      	b.n	8005bfe <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005bf8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005bfc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005bfe:	4b13      	ldr	r3, [pc, #76]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	4a12      	ldr	r2, [pc, #72]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005c0a:	4b10      	ldr	r3, [pc, #64]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	490f      	ldr	r1, [pc, #60]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005c16:	4b0d      	ldr	r3, [pc, #52]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	4a0c      	ldr	r2, [pc, #48]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c1c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005c20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005c22:	4b0a      	ldr	r3, [pc, #40]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c24:	691a      	ldr	r2, [r3, #16]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	4a07      	ldr	r2, [pc, #28]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c2e:	f043 0302 	orr.w	r3, r3, #2
 8005c32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005c34:	4b05      	ldr	r3, [pc, #20]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	4a04      	ldr	r2, [pc, #16]	; (8005c4c <FLASH_Erase_Sector+0xe8>)
 8005c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c3e:	6113      	str	r3, [r2, #16]
}
 8005c40:	bf00      	nop
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	0801094c 	.word	0x0801094c
 8005c4c:	40023c00 	.word	0x40023c00

08005c50 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005c54:	4b20      	ldr	r3, [pc, #128]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d017      	beq.n	8005c90 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005c60:	4b1d      	ldr	r3, [pc, #116]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a1c      	ldr	r2, [pc, #112]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c66:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c6a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005c6c:	4b1a      	ldr	r3, [pc, #104]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a19      	ldr	r2, [pc, #100]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c76:	6013      	str	r3, [r2, #0]
 8005c78:	4b17      	ldr	r3, [pc, #92]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a16      	ldr	r2, [pc, #88]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c82:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005c84:	4b14      	ldr	r3, [pc, #80]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a13      	ldr	r2, [pc, #76]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c8e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005c90:	4b11      	ldr	r3, [pc, #68]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d017      	beq.n	8005ccc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005c9c:	4b0e      	ldr	r3, [pc, #56]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a0d      	ldr	r2, [pc, #52]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005ca2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ca6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005ca8:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a0a      	ldr	r2, [pc, #40]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005cae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	4b08      	ldr	r3, [pc, #32]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a07      	ldr	r2, [pc, #28]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005cba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cbe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005cc0:	4b05      	ldr	r3, [pc, #20]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a04      	ldr	r2, [pc, #16]	; (8005cd8 <FLASH_FlushCaches+0x88>)
 8005cc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005cca:	6013      	str	r3, [r2, #0]
  }
}
 8005ccc:	bf00      	nop
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40023c00 	.word	0x40023c00

08005cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cea:	2300      	movs	r3, #0
 8005cec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a33      	ldr	r2, [pc, #204]	; (8005dc4 <HAL_GPIO_Init+0xe8>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d017      	beq.n	8005d2a <HAL_GPIO_Init+0x4e>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a32      	ldr	r2, [pc, #200]	; (8005dc8 <HAL_GPIO_Init+0xec>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d013      	beq.n	8005d2a <HAL_GPIO_Init+0x4e>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a31      	ldr	r2, [pc, #196]	; (8005dcc <HAL_GPIO_Init+0xf0>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00f      	beq.n	8005d2a <HAL_GPIO_Init+0x4e>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a30      	ldr	r2, [pc, #192]	; (8005dd0 <HAL_GPIO_Init+0xf4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d00b      	beq.n	8005d2a <HAL_GPIO_Init+0x4e>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a2f      	ldr	r2, [pc, #188]	; (8005dd4 <HAL_GPIO_Init+0xf8>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d007      	beq.n	8005d2a <HAL_GPIO_Init+0x4e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a2e      	ldr	r2, [pc, #184]	; (8005dd8 <HAL_GPIO_Init+0xfc>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d003      	beq.n	8005d2a <HAL_GPIO_Init+0x4e>
 8005d22:	21ac      	movs	r1, #172	; 0xac
 8005d24:	482d      	ldr	r0, [pc, #180]	; (8005ddc <HAL_GPIO_Init+0x100>)
 8005d26:	f7fd f824 	bl	8002d72 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <HAL_GPIO_Init+0x64>
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	0c1b      	lsrs	r3, r3, #16
 8005d3a:	041b      	lsls	r3, r3, #16
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d003      	beq.n	8005d48 <HAL_GPIO_Init+0x6c>
 8005d40:	21ad      	movs	r1, #173	; 0xad
 8005d42:	4826      	ldr	r0, [pc, #152]	; (8005ddc <HAL_GPIO_Init+0x100>)
 8005d44:	f7fd f815 	bl	8002d72 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d035      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d031      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	2b11      	cmp	r3, #17
 8005d5e:	d02d      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d029      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b12      	cmp	r3, #18
 8005d6e:	d025      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8005d78:	d020      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005d82:	d01b      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8005d8c:	d016      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8005d96:	d011      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8005da0:	d00c      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8005daa:	d007      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b03      	cmp	r3, #3
 8005db2:	d003      	beq.n	8005dbc <HAL_GPIO_Init+0xe0>
 8005db4:	21ae      	movs	r1, #174	; 0xae
 8005db6:	4809      	ldr	r0, [pc, #36]	; (8005ddc <HAL_GPIO_Init+0x100>)
 8005db8:	f7fc ffdb 	bl	8002d72 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	61fb      	str	r3, [r7, #28]
 8005dc0:	e20c      	b.n	80061dc <HAL_GPIO_Init+0x500>
 8005dc2:	bf00      	nop
 8005dc4:	40020000 	.word	0x40020000
 8005dc8:	40020400 	.word	0x40020400
 8005dcc:	40020800 	.word	0x40020800
 8005dd0:	40020c00 	.word	0x40020c00
 8005dd4:	40021000 	.word	0x40021000
 8005dd8:	40021c00 	.word	0x40021c00
 8005ddc:	0801098c 	.word	0x0801098c
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005de0:	2201      	movs	r2, #1
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	fa02 f303 	lsl.w	r3, r2, r3
 8005de8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	4013      	ands	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	f040 81ec 	bne.w	80061d6 <HAL_GPIO_Init+0x4fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d005      	beq.n	8005e16 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d144      	bne.n	8005ea0 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00f      	beq.n	8005e3e <HAL_GPIO_Init+0x162>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d00b      	beq.n	8005e3e <HAL_GPIO_Init+0x162>
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	2b02      	cmp	r3, #2
 8005e2c:	d007      	beq.n	8005e3e <HAL_GPIO_Init+0x162>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d003      	beq.n	8005e3e <HAL_GPIO_Init+0x162>
 8005e36:	21c0      	movs	r1, #192	; 0xc0
 8005e38:	4884      	ldr	r0, [pc, #528]	; (800604c <HAL_GPIO_Init+0x370>)
 8005e3a:	f7fc ff9a 	bl	8002d72 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	2203      	movs	r2, #3
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	43db      	mvns	r3, r3
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	4013      	ands	r3, r2
 8005e54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e74:	2201      	movs	r2, #1
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7c:	43db      	mvns	r3, r3
 8005e7e:	69ba      	ldr	r2, [r7, #24]
 8005e80:	4013      	ands	r3, r2
 8005e82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	091b      	lsrs	r3, r3, #4
 8005e8a:	f003 0201 	and.w	r2, r3, #1
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	fa02 f303 	lsl.w	r3, r2, r3
 8005e94:	69ba      	ldr	r2, [r7, #24]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69ba      	ldr	r2, [r7, #24]
 8005e9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	f003 0303 	and.w	r3, r3, #3
 8005ea8:	2b03      	cmp	r3, #3
 8005eaa:	d027      	beq.n	8005efc <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00b      	beq.n	8005ecc <HAL_GPIO_Init+0x1f0>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d007      	beq.n	8005ecc <HAL_GPIO_Init+0x1f0>
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d003      	beq.n	8005ecc <HAL_GPIO_Init+0x1f0>
 8005ec4:	21d1      	movs	r1, #209	; 0xd1
 8005ec6:	4861      	ldr	r0, [pc, #388]	; (800604c <HAL_GPIO_Init+0x370>)
 8005ec8:	f7fc ff53 	bl	8002d72 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	2203      	movs	r2, #3
 8005ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8005edc:	43db      	mvns	r3, r3
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	69ba      	ldr	r2, [r7, #24]
 8005efa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	f040 80a3 	bne.w	8006050 <HAL_GPIO_Init+0x374>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d077      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	2b09      	cmp	r3, #9
 8005f18:	d073      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d06f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d06b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d067      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d063      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d05f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d05b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d057      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d053      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d04f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	2b04      	cmp	r3, #4
 8005f68:	d04b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d047      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	d043      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	2b05      	cmp	r3, #5
 8005f80:	d03f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	2b05      	cmp	r3, #5
 8005f88:	d03b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	2b05      	cmp	r3, #5
 8005f90:	d037      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	2b06      	cmp	r3, #6
 8005f98:	d033      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	2b06      	cmp	r3, #6
 8005fa0:	d02f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	2b05      	cmp	r3, #5
 8005fa8:	d02b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	2b06      	cmp	r3, #6
 8005fb0:	d027      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	2b07      	cmp	r3, #7
 8005fb8:	d023      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	2b07      	cmp	r3, #7
 8005fc0:	d01f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	2b07      	cmp	r3, #7
 8005fc8:	d01b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	2b08      	cmp	r3, #8
 8005fd0:	d017      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	2b0a      	cmp	r3, #10
 8005fd8:	d013      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	2b09      	cmp	r3, #9
 8005fe0:	d00f      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	2b09      	cmp	r3, #9
 8005fe8:	d00b      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	2b0c      	cmp	r3, #12
 8005ff0:	d007      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b0f      	cmp	r3, #15
 8005ff8:	d003      	beq.n	8006002 <HAL_GPIO_Init+0x326>
 8005ffa:	21de      	movs	r1, #222	; 0xde
 8005ffc:	4813      	ldr	r0, [pc, #76]	; (800604c <HAL_GPIO_Init+0x370>)
 8005ffe:	f7fc feb8 	bl	8002d72 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	08da      	lsrs	r2, r3, #3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	3208      	adds	r2, #8
 800600a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800600e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f003 0307 	and.w	r3, r3, #7
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	220f      	movs	r2, #15
 800601a:	fa02 f303 	lsl.w	r3, r2, r3
 800601e:	43db      	mvns	r3, r3
 8006020:	69ba      	ldr	r2, [r7, #24]
 8006022:	4013      	ands	r3, r2
 8006024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	691a      	ldr	r2, [r3, #16]
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	f003 0307 	and.w	r3, r3, #7
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	fa02 f303 	lsl.w	r3, r2, r3
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	4313      	orrs	r3, r2
 800603a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	08da      	lsrs	r2, r3, #3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3208      	adds	r2, #8
 8006044:	69b9      	ldr	r1, [r7, #24]
 8006046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800604a:	e001      	b.n	8006050 <HAL_GPIO_Init+0x374>
 800604c:	0801098c 	.word	0x0801098c
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	2203      	movs	r2, #3
 800605c:	fa02 f303 	lsl.w	r3, r2, r3
 8006060:	43db      	mvns	r3, r3
 8006062:	69ba      	ldr	r2, [r7, #24]
 8006064:	4013      	ands	r3, r2
 8006066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 0203 	and.w	r2, r3, #3
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	fa02 f303 	lsl.w	r3, r2, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4313      	orrs	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 80a2 	beq.w	80061d6 <HAL_GPIO_Init+0x4fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006092:	2300      	movs	r3, #0
 8006094:	60fb      	str	r3, [r7, #12]
 8006096:	4b56      	ldr	r3, [pc, #344]	; (80061f0 <HAL_GPIO_Init+0x514>)
 8006098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800609a:	4a55      	ldr	r2, [pc, #340]	; (80061f0 <HAL_GPIO_Init+0x514>)
 800609c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060a0:	6453      	str	r3, [r2, #68]	; 0x44
 80060a2:	4b53      	ldr	r3, [pc, #332]	; (80061f0 <HAL_GPIO_Init+0x514>)
 80060a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060ae:	4a51      	ldr	r2, [pc, #324]	; (80061f4 <HAL_GPIO_Init+0x518>)
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	089b      	lsrs	r3, r3, #2
 80060b4:	3302      	adds	r3, #2
 80060b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	220f      	movs	r2, #15
 80060c6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ca:	43db      	mvns	r3, r3
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	4013      	ands	r3, r2
 80060d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a48      	ldr	r2, [pc, #288]	; (80061f8 <HAL_GPIO_Init+0x51c>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d019      	beq.n	800610e <HAL_GPIO_Init+0x432>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a47      	ldr	r2, [pc, #284]	; (80061fc <HAL_GPIO_Init+0x520>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d013      	beq.n	800610a <HAL_GPIO_Init+0x42e>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a46      	ldr	r2, [pc, #280]	; (8006200 <HAL_GPIO_Init+0x524>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d00d      	beq.n	8006106 <HAL_GPIO_Init+0x42a>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a45      	ldr	r2, [pc, #276]	; (8006204 <HAL_GPIO_Init+0x528>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d007      	beq.n	8006102 <HAL_GPIO_Init+0x426>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a44      	ldr	r2, [pc, #272]	; (8006208 <HAL_GPIO_Init+0x52c>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d101      	bne.n	80060fe <HAL_GPIO_Init+0x422>
 80060fa:	2304      	movs	r3, #4
 80060fc:	e008      	b.n	8006110 <HAL_GPIO_Init+0x434>
 80060fe:	2307      	movs	r3, #7
 8006100:	e006      	b.n	8006110 <HAL_GPIO_Init+0x434>
 8006102:	2303      	movs	r3, #3
 8006104:	e004      	b.n	8006110 <HAL_GPIO_Init+0x434>
 8006106:	2302      	movs	r3, #2
 8006108:	e002      	b.n	8006110 <HAL_GPIO_Init+0x434>
 800610a:	2301      	movs	r3, #1
 800610c:	e000      	b.n	8006110 <HAL_GPIO_Init+0x434>
 800610e:	2300      	movs	r3, #0
 8006110:	69fa      	ldr	r2, [r7, #28]
 8006112:	f002 0203 	and.w	r2, r2, #3
 8006116:	0092      	lsls	r2, r2, #2
 8006118:	4093      	lsls	r3, r2
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	4313      	orrs	r3, r2
 800611e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006120:	4934      	ldr	r1, [pc, #208]	; (80061f4 <HAL_GPIO_Init+0x518>)
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	089b      	lsrs	r3, r3, #2
 8006126:	3302      	adds	r3, #2
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800612e:	4b37      	ldr	r3, [pc, #220]	; (800620c <HAL_GPIO_Init+0x530>)
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	43db      	mvns	r3, r3
 8006138:	69ba      	ldr	r2, [r7, #24]
 800613a:	4013      	ands	r3, r2
 800613c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <HAL_GPIO_Init+0x476>
        {
          temp |= iocurrent;
 800614a:	69ba      	ldr	r2, [r7, #24]
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	4313      	orrs	r3, r2
 8006150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006152:	4a2e      	ldr	r2, [pc, #184]	; (800620c <HAL_GPIO_Init+0x530>)
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006158:	4b2c      	ldr	r3, [pc, #176]	; (800620c <HAL_GPIO_Init+0x530>)
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	43db      	mvns	r3, r3
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	4013      	ands	r3, r2
 8006166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d003      	beq.n	800617c <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 8006174:	69ba      	ldr	r2, [r7, #24]
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	4313      	orrs	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800617c:	4a23      	ldr	r2, [pc, #140]	; (800620c <HAL_GPIO_Init+0x530>)
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006182:	4b22      	ldr	r3, [pc, #136]	; (800620c <HAL_GPIO_Init+0x530>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	43db      	mvns	r3, r3
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	4013      	ands	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 800619e:	69ba      	ldr	r2, [r7, #24]
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061a6:	4a19      	ldr	r2, [pc, #100]	; (800620c <HAL_GPIO_Init+0x530>)
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061ac:	4b17      	ldr	r3, [pc, #92]	; (800620c <HAL_GPIO_Init+0x530>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	43db      	mvns	r3, r3
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	4013      	ands	r3, r2
 80061ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80061d0:	4a0e      	ldr	r2, [pc, #56]	; (800620c <HAL_GPIO_Init+0x530>)
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	3301      	adds	r3, #1
 80061da:	61fb      	str	r3, [r7, #28]
 80061dc:	69fb      	ldr	r3, [r7, #28]
 80061de:	2b0f      	cmp	r3, #15
 80061e0:	f67f adfe 	bls.w	8005de0 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop
 80061e8:	3720      	adds	r7, #32
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	40023800 	.word	0x40023800
 80061f4:	40013800 	.word	0x40013800
 80061f8:	40020000 	.word	0x40020000
 80061fc:	40020400 	.word	0x40020400
 8006200:	40020800 	.word	0x40020800
 8006204:	40020c00 	.word	0x40020c00
 8006208:	40021000 	.word	0x40021000
 800620c:	40013c00 	.word	0x40013c00

08006210 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800621a:	2300      	movs	r3, #0
 800621c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800621e:	2300      	movs	r3, #0
 8006220:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006222:	2300      	movs	r3, #0
 8006224:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a71      	ldr	r2, [pc, #452]	; (80063f0 <HAL_GPIO_DeInit+0x1e0>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d018      	beq.n	8006260 <HAL_GPIO_DeInit+0x50>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a70      	ldr	r2, [pc, #448]	; (80063f4 <HAL_GPIO_DeInit+0x1e4>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d014      	beq.n	8006260 <HAL_GPIO_DeInit+0x50>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a6f      	ldr	r2, [pc, #444]	; (80063f8 <HAL_GPIO_DeInit+0x1e8>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d010      	beq.n	8006260 <HAL_GPIO_DeInit+0x50>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a6e      	ldr	r2, [pc, #440]	; (80063fc <HAL_GPIO_DeInit+0x1ec>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d00c      	beq.n	8006260 <HAL_GPIO_DeInit+0x50>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a6d      	ldr	r2, [pc, #436]	; (8006400 <HAL_GPIO_DeInit+0x1f0>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d008      	beq.n	8006260 <HAL_GPIO_DeInit+0x50>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a6c      	ldr	r2, [pc, #432]	; (8006404 <HAL_GPIO_DeInit+0x1f4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d004      	beq.n	8006260 <HAL_GPIO_DeInit+0x50>
 8006256:	f44f 7197 	mov.w	r1, #302	; 0x12e
 800625a:	486b      	ldr	r0, [pc, #428]	; (8006408 <HAL_GPIO_DeInit+0x1f8>)
 800625c:	f7fc fd89 	bl	8002d72 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006260:	2300      	movs	r3, #0
 8006262:	617b      	str	r3, [r7, #20]
 8006264:	e0bb      	b.n	80063de <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006266:	2201      	movs	r2, #1
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	fa02 f303 	lsl.w	r3, r2, r3
 800626e:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	4013      	ands	r3, r2
 8006276:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	429a      	cmp	r2, r3
 800627e:	f040 80ab 	bne.w	80063d8 <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006282:	4a62      	ldr	r2, [pc, #392]	; (800640c <HAL_GPIO_DeInit+0x1fc>)
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	089b      	lsrs	r3, r3, #2
 8006288:	3302      	adds	r3, #2
 800628a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800628e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	220f      	movs	r2, #15
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	4013      	ands	r3, r2
 80062a2:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a52      	ldr	r2, [pc, #328]	; (80063f0 <HAL_GPIO_DeInit+0x1e0>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d019      	beq.n	80062e0 <HAL_GPIO_DeInit+0xd0>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a51      	ldr	r2, [pc, #324]	; (80063f4 <HAL_GPIO_DeInit+0x1e4>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d013      	beq.n	80062dc <HAL_GPIO_DeInit+0xcc>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a50      	ldr	r2, [pc, #320]	; (80063f8 <HAL_GPIO_DeInit+0x1e8>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d00d      	beq.n	80062d8 <HAL_GPIO_DeInit+0xc8>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a4f      	ldr	r2, [pc, #316]	; (80063fc <HAL_GPIO_DeInit+0x1ec>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d007      	beq.n	80062d4 <HAL_GPIO_DeInit+0xc4>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a4e      	ldr	r2, [pc, #312]	; (8006400 <HAL_GPIO_DeInit+0x1f0>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d101      	bne.n	80062d0 <HAL_GPIO_DeInit+0xc0>
 80062cc:	2304      	movs	r3, #4
 80062ce:	e008      	b.n	80062e2 <HAL_GPIO_DeInit+0xd2>
 80062d0:	2307      	movs	r3, #7
 80062d2:	e006      	b.n	80062e2 <HAL_GPIO_DeInit+0xd2>
 80062d4:	2303      	movs	r3, #3
 80062d6:	e004      	b.n	80062e2 <HAL_GPIO_DeInit+0xd2>
 80062d8:	2302      	movs	r3, #2
 80062da:	e002      	b.n	80062e2 <HAL_GPIO_DeInit+0xd2>
 80062dc:	2301      	movs	r3, #1
 80062de:	e000      	b.n	80062e2 <HAL_GPIO_DeInit+0xd2>
 80062e0:	2300      	movs	r3, #0
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	f002 0203 	and.w	r2, r2, #3
 80062e8:	0092      	lsls	r2, r2, #2
 80062ea:	4093      	lsls	r3, r2
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d132      	bne.n	8006358 <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80062f2:	4b47      	ldr	r3, [pc, #284]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	43db      	mvns	r3, r3
 80062fa:	4945      	ldr	r1, [pc, #276]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006300:	4b43      	ldr	r3, [pc, #268]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	43db      	mvns	r3, r3
 8006308:	4941      	ldr	r1, [pc, #260]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 800630a:	4013      	ands	r3, r2
 800630c:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800630e:	4b40      	ldr	r3, [pc, #256]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 8006310:	68da      	ldr	r2, [r3, #12]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	43db      	mvns	r3, r3
 8006316:	493e      	ldr	r1, [pc, #248]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 8006318:	4013      	ands	r3, r2
 800631a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800631c:	4b3c      	ldr	r3, [pc, #240]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	43db      	mvns	r3, r3
 8006324:	493a      	ldr	r1, [pc, #232]	; (8006410 <HAL_GPIO_DeInit+0x200>)
 8006326:	4013      	ands	r3, r2
 8006328:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f003 0303 	and.w	r3, r3, #3
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	220f      	movs	r2, #15
 8006334:	fa02 f303 	lsl.w	r3, r2, r3
 8006338:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800633a:	4a34      	ldr	r2, [pc, #208]	; (800640c <HAL_GPIO_DeInit+0x1fc>)
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	089b      	lsrs	r3, r3, #2
 8006340:	3302      	adds	r3, #2
 8006342:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	43da      	mvns	r2, r3
 800634a:	4830      	ldr	r0, [pc, #192]	; (800640c <HAL_GPIO_DeInit+0x1fc>)
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	089b      	lsrs	r3, r3, #2
 8006350:	400a      	ands	r2, r1
 8006352:	3302      	adds	r3, #2
 8006354:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	2103      	movs	r1, #3
 8006362:	fa01 f303 	lsl.w	r3, r1, r3
 8006366:	43db      	mvns	r3, r3
 8006368:	401a      	ands	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	08da      	lsrs	r2, r3, #3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	3208      	adds	r2, #8
 8006376:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f003 0307 	and.w	r3, r3, #7
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	220f      	movs	r2, #15
 8006384:	fa02 f303 	lsl.w	r3, r2, r3
 8006388:	43db      	mvns	r3, r3
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	08d2      	lsrs	r2, r2, #3
 800638e:	4019      	ands	r1, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3208      	adds	r2, #8
 8006394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68da      	ldr	r2, [r3, #12]
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	2103      	movs	r1, #3
 80063a2:	fa01 f303 	lsl.w	r3, r1, r3
 80063a6:	43db      	mvns	r3, r3
 80063a8:	401a      	ands	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685a      	ldr	r2, [r3, #4]
 80063b2:	2101      	movs	r1, #1
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	fa01 f303 	lsl.w	r3, r1, r3
 80063ba:	43db      	mvns	r3, r3
 80063bc:	401a      	ands	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	689a      	ldr	r2, [r3, #8]
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	2103      	movs	r1, #3
 80063cc:	fa01 f303 	lsl.w	r3, r1, r3
 80063d0:	43db      	mvns	r3, r3
 80063d2:	401a      	ands	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	3301      	adds	r3, #1
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	2b0f      	cmp	r3, #15
 80063e2:	f67f af40 	bls.w	8006266 <HAL_GPIO_DeInit+0x56>
    }
  }
}
 80063e6:	bf00      	nop
 80063e8:	bf00      	nop
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	40020000 	.word	0x40020000
 80063f4:	40020400 	.word	0x40020400
 80063f8:	40020800 	.word	0x40020800
 80063fc:	40020c00 	.word	0x40020c00
 8006400:	40021000 	.word	0x40021000
 8006404:	40021c00 	.word	0x40021c00
 8006408:	0801098c 	.word	0x0801098c
 800640c:	40013800 	.word	0x40013800
 8006410:	40013c00 	.word	0x40013c00

08006414 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006420:	887b      	ldrh	r3, [r7, #2]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d004      	beq.n	8006430 <HAL_GPIO_ReadPin+0x1c>
 8006426:	887b      	ldrh	r3, [r7, #2]
 8006428:	0c1b      	lsrs	r3, r3, #16
 800642a:	041b      	lsls	r3, r3, #16
 800642c:	2b00      	cmp	r3, #0
 800642e:	d004      	beq.n	800643a <HAL_GPIO_ReadPin+0x26>
 8006430:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8006434:	4809      	ldr	r0, [pc, #36]	; (800645c <HAL_GPIO_ReadPin+0x48>)
 8006436:	f7fc fc9c 	bl	8002d72 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	691a      	ldr	r2, [r3, #16]
 800643e:	887b      	ldrh	r3, [r7, #2]
 8006440:	4013      	ands	r3, r2
 8006442:	2b00      	cmp	r3, #0
 8006444:	d002      	beq.n	800644c <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8006446:	2301      	movs	r3, #1
 8006448:	73fb      	strb	r3, [r7, #15]
 800644a:	e001      	b.n	8006450 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800644c:	2300      	movs	r3, #0
 800644e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006450:	7bfb      	ldrb	r3, [r7, #15]
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	0801098c 	.word	0x0801098c

08006460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	460b      	mov	r3, r1
 800646a:	807b      	strh	r3, [r7, #2]
 800646c:	4613      	mov	r3, r2
 800646e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006470:	887b      	ldrh	r3, [r7, #2]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d004      	beq.n	8006480 <HAL_GPIO_WritePin+0x20>
 8006476:	887b      	ldrh	r3, [r7, #2]
 8006478:	0c1b      	lsrs	r3, r3, #16
 800647a:	041b      	lsls	r3, r3, #16
 800647c:	2b00      	cmp	r3, #0
 800647e:	d004      	beq.n	800648a <HAL_GPIO_WritePin+0x2a>
 8006480:	f240 119d 	movw	r1, #413	; 0x19d
 8006484:	480e      	ldr	r0, [pc, #56]	; (80064c0 <HAL_GPIO_WritePin+0x60>)
 8006486:	f7fc fc74 	bl	8002d72 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800648a:	787b      	ldrb	r3, [r7, #1]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d007      	beq.n	80064a0 <HAL_GPIO_WritePin+0x40>
 8006490:	787b      	ldrb	r3, [r7, #1]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d004      	beq.n	80064a0 <HAL_GPIO_WritePin+0x40>
 8006496:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800649a:	4809      	ldr	r0, [pc, #36]	; (80064c0 <HAL_GPIO_WritePin+0x60>)
 800649c:	f7fc fc69 	bl	8002d72 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80064a0:	787b      	ldrb	r3, [r7, #1]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064a6:	887a      	ldrh	r2, [r7, #2]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064ac:	e003      	b.n	80064b6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064ae:	887b      	ldrh	r3, [r7, #2]
 80064b0:	041a      	lsls	r2, r3, #16
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	619a      	str	r2, [r3, #24]
}
 80064b6:	bf00      	nop
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	0801098c 	.word	0x0801098c

080064c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	4603      	mov	r3, r0
 80064cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80064ce:	4b08      	ldr	r3, [pc, #32]	; (80064f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064d0:	695a      	ldr	r2, [r3, #20]
 80064d2:	88fb      	ldrh	r3, [r7, #6]
 80064d4:	4013      	ands	r3, r2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d006      	beq.n	80064e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80064da:	4a05      	ldr	r2, [pc, #20]	; (80064f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064dc:	88fb      	ldrh	r3, [r7, #6]
 80064de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80064e0:	88fb      	ldrh	r3, [r7, #6]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7fc fc24 	bl	8002d30 <HAL_GPIO_EXTI_Callback>
  }
}
 80064e8:	bf00      	nop
 80064ea:	3708      	adds	r7, #8
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	40013c00 	.word	0x40013c00

080064f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e1bd      	b.n	8006882 <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a93      	ldr	r2, [pc, #588]	; (8006758 <HAL_I2C_Init+0x264>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d00e      	beq.n	800652e <HAL_I2C_Init+0x3a>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a91      	ldr	r2, [pc, #580]	; (800675c <HAL_I2C_Init+0x268>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d009      	beq.n	800652e <HAL_I2C_Init+0x3a>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a90      	ldr	r2, [pc, #576]	; (8006760 <HAL_I2C_Init+0x26c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d004      	beq.n	800652e <HAL_I2C_Init+0x3a>
 8006524:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8006528:	488e      	ldr	r0, [pc, #568]	; (8006764 <HAL_I2C_Init+0x270>)
 800652a:	f7fc fc22 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d004      	beq.n	8006540 <HAL_I2C_Init+0x4c>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	4a8b      	ldr	r2, [pc, #556]	; (8006768 <HAL_I2C_Init+0x274>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d904      	bls.n	800654a <HAL_I2C_Init+0x56>
 8006540:	f240 11bf 	movw	r1, #447	; 0x1bf
 8006544:	4887      	ldr	r0, [pc, #540]	; (8006764 <HAL_I2C_Init+0x270>)
 8006546:	f7fc fc14 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d009      	beq.n	8006566 <HAL_I2C_Init+0x72>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800655a:	d004      	beq.n	8006566 <HAL_I2C_Init+0x72>
 800655c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8006560:	4880      	ldr	r0, [pc, #512]	; (8006764 <HAL_I2C_Init+0x270>)
 8006562:	f7fc fc06 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800656e:	f023 0303 	bic.w	r3, r3, #3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d004      	beq.n	8006580 <HAL_I2C_Init+0x8c>
 8006576:	f240 11c1 	movw	r1, #449	; 0x1c1
 800657a:	487a      	ldr	r0, [pc, #488]	; (8006764 <HAL_I2C_Init+0x270>)
 800657c:	f7fc fbf9 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006588:	d009      	beq.n	800659e <HAL_I2C_Init+0xaa>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006592:	d004      	beq.n	800659e <HAL_I2C_Init+0xaa>
 8006594:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8006598:	4872      	ldr	r0, [pc, #456]	; (8006764 <HAL_I2C_Init+0x270>)
 800659a:	f7fc fbea 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d008      	beq.n	80065b8 <HAL_I2C_Init+0xc4>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d004      	beq.n	80065b8 <HAL_I2C_Init+0xc4>
 80065ae:	f240 11c3 	movw	r1, #451	; 0x1c3
 80065b2:	486c      	ldr	r0, [pc, #432]	; (8006764 <HAL_I2C_Init+0x270>)
 80065b4:	f7fc fbdd 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d004      	beq.n	80065ce <HAL_I2C_Init+0xda>
 80065c4:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 80065c8:	4866      	ldr	r0, [pc, #408]	; (8006764 <HAL_I2C_Init+0x270>)
 80065ca:	f7fc fbd2 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d008      	beq.n	80065e8 <HAL_I2C_Init+0xf4>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	2b40      	cmp	r3, #64	; 0x40
 80065dc:	d004      	beq.n	80065e8 <HAL_I2C_Init+0xf4>
 80065de:	f240 11c5 	movw	r1, #453	; 0x1c5
 80065e2:	4860      	ldr	r0, [pc, #384]	; (8006764 <HAL_I2C_Init+0x270>)
 80065e4:	f7fc fbc5 	bl	8002d72 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d008      	beq.n	8006602 <HAL_I2C_Init+0x10e>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	2b80      	cmp	r3, #128	; 0x80
 80065f6:	d004      	beq.n	8006602 <HAL_I2C_Init+0x10e>
 80065f8:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80065fc:	4859      	ldr	r0, [pc, #356]	; (8006764 <HAL_I2C_Init+0x270>)
 80065fe:	f7fc fbb8 	bl	8002d72 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d106      	bne.n	800661c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7fc f912 	bl	8002840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2224      	movs	r2, #36	; 0x24
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 0201 	bic.w	r2, r2, #1
 8006632:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006642:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006652:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006654:	f001 fd82 	bl	800815c <HAL_RCC_GetPCLK1Freq>
 8006658:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	4a43      	ldr	r2, [pc, #268]	; (800676c <HAL_I2C_Init+0x278>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d807      	bhi.n	8006674 <HAL_I2C_Init+0x180>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	4a42      	ldr	r2, [pc, #264]	; (8006770 <HAL_I2C_Init+0x27c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	bf94      	ite	ls
 800666c:	2301      	movls	r3, #1
 800666e:	2300      	movhi	r3, #0
 8006670:	b2db      	uxtb	r3, r3
 8006672:	e006      	b.n	8006682 <HAL_I2C_Init+0x18e>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	4a3f      	ldr	r2, [pc, #252]	; (8006774 <HAL_I2C_Init+0x280>)
 8006678:	4293      	cmp	r3, r2
 800667a:	bf94      	ite	ls
 800667c:	2301      	movls	r3, #1
 800667e:	2300      	movhi	r3, #0
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d001      	beq.n	800668a <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e0fb      	b.n	8006882 <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	4a3a      	ldr	r2, [pc, #232]	; (8006778 <HAL_I2C_Init+0x284>)
 800668e:	fba2 2303 	umull	r2, r3, r2, r3
 8006692:	0c9b      	lsrs	r3, r3, #18
 8006694:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6a1b      	ldr	r3, [r3, #32]
 80066b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	4a2c      	ldr	r2, [pc, #176]	; (800676c <HAL_I2C_Init+0x278>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d802      	bhi.n	80066c4 <HAL_I2C_Init+0x1d0>
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	3301      	adds	r3, #1
 80066c2:	e009      	b.n	80066d8 <HAL_I2C_Init+0x1e4>
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80066ca:	fb02 f303 	mul.w	r3, r2, r3
 80066ce:	4a2b      	ldr	r2, [pc, #172]	; (800677c <HAL_I2C_Init+0x288>)
 80066d0:	fba2 2303 	umull	r2, r3, r2, r3
 80066d4:	099b      	lsrs	r3, r3, #6
 80066d6:	3301      	adds	r3, #1
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	6812      	ldr	r2, [r2, #0]
 80066dc:	430b      	orrs	r3, r1
 80066de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80066ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	491e      	ldr	r1, [pc, #120]	; (800676c <HAL_I2C_Init+0x278>)
 80066f4:	428b      	cmp	r3, r1
 80066f6:	d819      	bhi.n	800672c <HAL_I2C_Init+0x238>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	1e59      	subs	r1, r3, #1
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	005b      	lsls	r3, r3, #1
 8006702:	fbb1 f3f3 	udiv	r3, r1, r3
 8006706:	1c59      	adds	r1, r3, #1
 8006708:	f640 73fc 	movw	r3, #4092	; 0xffc
 800670c:	400b      	ands	r3, r1
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00a      	beq.n	8006728 <HAL_I2C_Init+0x234>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	1e59      	subs	r1, r3, #1
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	005b      	lsls	r3, r3, #1
 800671c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006720:	3301      	adds	r3, #1
 8006722:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006726:	e065      	b.n	80067f4 <HAL_I2C_Init+0x300>
 8006728:	2304      	movs	r3, #4
 800672a:	e063      	b.n	80067f4 <HAL_I2C_Init+0x300>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d125      	bne.n	8006780 <HAL_I2C_Init+0x28c>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	1e58      	subs	r0, r3, #1
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6859      	ldr	r1, [r3, #4]
 800673c:	460b      	mov	r3, r1
 800673e:	005b      	lsls	r3, r3, #1
 8006740:	440b      	add	r3, r1
 8006742:	fbb0 f3f3 	udiv	r3, r0, r3
 8006746:	3301      	adds	r3, #1
 8006748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800674c:	2b00      	cmp	r3, #0
 800674e:	bf0c      	ite	eq
 8006750:	2301      	moveq	r3, #1
 8006752:	2300      	movne	r3, #0
 8006754:	b2db      	uxtb	r3, r3
 8006756:	e026      	b.n	80067a6 <HAL_I2C_Init+0x2b2>
 8006758:	40005400 	.word	0x40005400
 800675c:	40005800 	.word	0x40005800
 8006760:	40005c00 	.word	0x40005c00
 8006764:	080109c8 	.word	0x080109c8
 8006768:	00061a80 	.word	0x00061a80
 800676c:	000186a0 	.word	0x000186a0
 8006770:	001e847f 	.word	0x001e847f
 8006774:	003d08ff 	.word	0x003d08ff
 8006778:	431bde83 	.word	0x431bde83
 800677c:	10624dd3 	.word	0x10624dd3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	1e58      	subs	r0, r3, #1
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6859      	ldr	r1, [r3, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	0099      	lsls	r1, r3, #2
 8006790:	440b      	add	r3, r1
 8006792:	fbb0 f3f3 	udiv	r3, r0, r3
 8006796:	3301      	adds	r3, #1
 8006798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800679c:	2b00      	cmp	r3, #0
 800679e:	bf0c      	ite	eq
 80067a0:	2301      	moveq	r3, #1
 80067a2:	2300      	movne	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <HAL_I2C_Init+0x2ba>
 80067aa:	2301      	movs	r3, #1
 80067ac:	e022      	b.n	80067f4 <HAL_I2C_Init+0x300>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d10e      	bne.n	80067d4 <HAL_I2C_Init+0x2e0>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	1e58      	subs	r0, r3, #1
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6859      	ldr	r1, [r3, #4]
 80067be:	460b      	mov	r3, r1
 80067c0:	005b      	lsls	r3, r3, #1
 80067c2:	440b      	add	r3, r1
 80067c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80067c8:	3301      	adds	r3, #1
 80067ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067d2:	e00f      	b.n	80067f4 <HAL_I2C_Init+0x300>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	1e58      	subs	r0, r3, #1
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6859      	ldr	r1, [r3, #4]
 80067dc:	460b      	mov	r3, r1
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	440b      	add	r3, r1
 80067e2:	0099      	lsls	r1, r3, #2
 80067e4:	440b      	add	r3, r1
 80067e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80067ea:	3301      	adds	r3, #1
 80067ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	6809      	ldr	r1, [r1, #0]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	69da      	ldr	r2, [r3, #28]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	431a      	orrs	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	430a      	orrs	r2, r1
 8006816:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006822:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	6911      	ldr	r1, [r2, #16]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	68d2      	ldr	r2, [r2, #12]
 800682e:	4311      	orrs	r1, r2
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6812      	ldr	r2, [r2, #0]
 8006834:	430b      	orrs	r3, r1
 8006836:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	695a      	ldr	r2, [r3, #20]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	430a      	orrs	r2, r1
 8006852:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f042 0201 	orr.w	r2, r2, #1
 8006862:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2220      	movs	r2, #32
 800686e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop

0800688c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e035      	b.n	800690a <HAL_I2C_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a1c      	ldr	r2, [pc, #112]	; (8006914 <HAL_I2C_DeInit+0x88>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d00e      	beq.n	80068c6 <HAL_I2C_DeInit+0x3a>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a1a      	ldr	r2, [pc, #104]	; (8006918 <HAL_I2C_DeInit+0x8c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d009      	beq.n	80068c6 <HAL_I2C_DeInit+0x3a>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a19      	ldr	r2, [pc, #100]	; (800691c <HAL_I2C_DeInit+0x90>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d004      	beq.n	80068c6 <HAL_I2C_DeInit+0x3a>
 80068bc:	f240 212e 	movw	r1, #558	; 0x22e
 80068c0:	4817      	ldr	r0, [pc, #92]	; (8006920 <HAL_I2C_DeInit+0x94>)
 80068c2:	f7fc fa56 	bl	8002d72 <assert_failed>

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2224      	movs	r2, #36	; 0x24
 80068ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f022 0201 	bic.w	r2, r2, #1
 80068dc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7fc f804 	bl	80028ec <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	3708      	adds	r7, #8
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	40005400 	.word	0x40005400
 8006918:	40005800 	.word	0x40005800
 800691c:	40005c00 	.word	0x40005c00
 8006920:	080109c8 	.word	0x080109c8

08006924 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af02      	add	r7, sp, #8
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	4608      	mov	r0, r1
 800692e:	4611      	mov	r1, r2
 8006930:	461a      	mov	r2, r3
 8006932:	4603      	mov	r3, r0
 8006934:	817b      	strh	r3, [r7, #10]
 8006936:	460b      	mov	r3, r1
 8006938:	813b      	strh	r3, [r7, #8]
 800693a:	4613      	mov	r3, r2
 800693c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800693e:	f7fd feff 	bl	8004740 <HAL_GetTick>
 8006942:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006944:	88fb      	ldrh	r3, [r7, #6]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d007      	beq.n	800695a <HAL_I2C_Mem_Write+0x36>
 800694a:	88fb      	ldrh	r3, [r7, #6]
 800694c:	2b10      	cmp	r3, #16
 800694e:	d004      	beq.n	800695a <HAL_I2C_Mem_Write+0x36>
 8006950:	f640 11b9 	movw	r1, #2489	; 0x9b9
 8006954:	4873      	ldr	r0, [pc, #460]	; (8006b24 <HAL_I2C_Mem_Write+0x200>)
 8006956:	f7fc fa0c 	bl	8002d72 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006960:	b2db      	uxtb	r3, r3
 8006962:	2b20      	cmp	r3, #32
 8006964:	f040 80d9 	bne.w	8006b1a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	9300      	str	r3, [sp, #0]
 800696c:	2319      	movs	r3, #25
 800696e:	2201      	movs	r2, #1
 8006970:	496d      	ldr	r1, [pc, #436]	; (8006b28 <HAL_I2C_Mem_Write+0x204>)
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f000 fc8c 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d001      	beq.n	8006982 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800697e:	2302      	movs	r3, #2
 8006980:	e0cc      	b.n	8006b1c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006988:	2b01      	cmp	r3, #1
 800698a:	d101      	bne.n	8006990 <HAL_I2C_Mem_Write+0x6c>
 800698c:	2302      	movs	r3, #2
 800698e:	e0c5      	b.n	8006b1c <HAL_I2C_Mem_Write+0x1f8>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d007      	beq.n	80069b6 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f042 0201 	orr.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069c4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2221      	movs	r2, #33	; 0x21
 80069ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2240      	movs	r2, #64	; 0x40
 80069d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6a3a      	ldr	r2, [r7, #32]
 80069e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80069e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4a4d      	ldr	r2, [pc, #308]	; (8006b2c <HAL_I2C_Mem_Write+0x208>)
 80069f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80069f8:	88f8      	ldrh	r0, [r7, #6]
 80069fa:	893a      	ldrh	r2, [r7, #8]
 80069fc:	8979      	ldrh	r1, [r7, #10]
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	4603      	mov	r3, r0
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 fac3 	bl	8006f94 <I2C_RequestMemoryWrite>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d052      	beq.n	8006aba <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e081      	b.n	8006b1c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 fd0d 	bl	800743c <I2C_WaitOnTXEFlagUntilTimeout>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00d      	beq.n	8006a44 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2c:	2b04      	cmp	r3, #4
 8006a2e:	d107      	bne.n	8006a40 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a3e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e06b      	b.n	8006b1c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a48:	781a      	ldrb	r2, [r3, #0]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a54:	1c5a      	adds	r2, r3, #1
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f003 0304 	and.w	r3, r3, #4
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d11b      	bne.n	8006aba <HAL_I2C_Mem_Write+0x196>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d017      	beq.n	8006aba <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8e:	781a      	ldrb	r2, [r3, #0]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9a:	1c5a      	adds	r2, r3, #1
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1aa      	bne.n	8006a18 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 fcf9 	bl	80074be <I2C_WaitOnBTFFlagUntilTimeout>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00d      	beq.n	8006aee <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	d107      	bne.n	8006aea <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ae8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e016      	b.n	8006b1c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006afc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2220      	movs	r2, #32
 8006b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b16:	2300      	movs	r3, #0
 8006b18:	e000      	b.n	8006b1c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8006b1a:	2302      	movs	r3, #2
  }
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	080109c8 	.word	0x080109c8
 8006b28:	00100002 	.word	0x00100002
 8006b2c:	ffff0000 	.word	0xffff0000

08006b30 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b08c      	sub	sp, #48	; 0x30
 8006b34:	af02      	add	r7, sp, #8
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	4608      	mov	r0, r1
 8006b3a:	4611      	mov	r1, r2
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	4603      	mov	r3, r0
 8006b40:	817b      	strh	r3, [r7, #10]
 8006b42:	460b      	mov	r3, r1
 8006b44:	813b      	strh	r3, [r7, #8]
 8006b46:	4613      	mov	r3, r2
 8006b48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b4a:	f7fd fdf9 	bl	8004740 <HAL_GetTick>
 8006b4e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006b50:	88fb      	ldrh	r3, [r7, #6]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d007      	beq.n	8006b66 <HAL_I2C_Mem_Read+0x36>
 8006b56:	88fb      	ldrh	r3, [r7, #6]
 8006b58:	2b10      	cmp	r3, #16
 8006b5a:	d004      	beq.n	8006b66 <HAL_I2C_Mem_Read+0x36>
 8006b5c:	f640 2134 	movw	r1, #2612	; 0xa34
 8006b60:	4881      	ldr	r0, [pc, #516]	; (8006d68 <HAL_I2C_Mem_Read+0x238>)
 8006b62:	f7fc f906 	bl	8002d72 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b20      	cmp	r3, #32
 8006b70:	f040 8209 	bne.w	8006f86 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	2319      	movs	r3, #25
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	497b      	ldr	r1, [pc, #492]	; (8006d6c <HAL_I2C_Mem_Read+0x23c>)
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f000 fb86 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d001      	beq.n	8006b8e <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e1fc      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d101      	bne.n	8006b9c <HAL_I2C_Mem_Read+0x6c>
 8006b98:	2302      	movs	r3, #2
 8006b9a:	e1f5      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d007      	beq.n	8006bc2 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f042 0201 	orr.w	r2, r2, #1
 8006bc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bd0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2222      	movs	r2, #34	; 0x22
 8006bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2240      	movs	r2, #64	; 0x40
 8006bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4a5b      	ldr	r2, [pc, #364]	; (8006d70 <HAL_I2C_Mem_Read+0x240>)
 8006c02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c04:	88f8      	ldrh	r0, [r7, #6]
 8006c06:	893a      	ldrh	r2, [r7, #8]
 8006c08:	8979      	ldrh	r1, [r7, #10]
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0c:	9301      	str	r3, [sp, #4]
 8006c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	4603      	mov	r3, r0
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f000 fa53 	bl	80070c0 <I2C_RequestMemoryRead>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d001      	beq.n	8006c24 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e1b1      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d113      	bne.n	8006c54 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	623b      	str	r3, [r7, #32]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	623b      	str	r3, [r7, #32]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	623b      	str	r3, [r7, #32]
 8006c40:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c50:	601a      	str	r2, [r3, #0]
 8006c52:	e185      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d11b      	bne.n	8006c94 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c6a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	61fb      	str	r3, [r7, #28]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	61fb      	str	r3, [r7, #28]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	61fb      	str	r3, [r7, #28]
 8006c80:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c90:	601a      	str	r2, [r3, #0]
 8006c92:	e165      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d11b      	bne.n	8006cd4 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006caa:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cba:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	61bb      	str	r3, [r7, #24]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	61bb      	str	r3, [r7, #24]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	699b      	ldr	r3, [r3, #24]
 8006cce:	61bb      	str	r3, [r7, #24]
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	e145      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	617b      	str	r3, [r7, #20]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	695b      	ldr	r3, [r3, #20]
 8006cde:	617b      	str	r3, [r7, #20]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	617b      	str	r3, [r7, #20]
 8006ce8:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006cea:	e139      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cf0:	2b03      	cmp	r3, #3
 8006cf2:	f200 80f2 	bhi.w	8006eda <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d123      	bne.n	8006d46 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d02:	68f8      	ldr	r0, [r7, #12]
 8006d04:	f000 fc1c 	bl	8007540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d001      	beq.n	8006d12 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e13a      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	691a      	ldr	r2, [r3, #16]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d1c:	b2d2      	uxtb	r2, r2
 8006d1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	b29a      	uxth	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	b29a      	uxth	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d44:	e10c      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d4a:	2b02      	cmp	r3, #2
 8006d4c:	d14f      	bne.n	8006dee <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d54:	2200      	movs	r2, #0
 8006d56:	4907      	ldr	r1, [pc, #28]	; (8006d74 <HAL_I2C_Mem_Read+0x244>)
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f000 fa99 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d009      	beq.n	8006d78 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e10f      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
 8006d68:	080109c8 	.word	0x080109c8
 8006d6c:	00100002 	.word	0x00100002
 8006d70:	ffff0000 	.word	0xffff0000
 8006d74:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	691a      	ldr	r2, [r3, #16]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d92:	b2d2      	uxtb	r2, r2
 8006d94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006da4:	3b01      	subs	r3, #1
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	3b01      	subs	r3, #1
 8006db4:	b29a      	uxth	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc4:	b2d2      	uxtb	r2, r2
 8006dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006dec:	e0b8      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df4:	2200      	movs	r2, #0
 8006df6:	4966      	ldr	r1, [pc, #408]	; (8006f90 <HAL_I2C_Mem_Read+0x460>)
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f000 fa49 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d001      	beq.n	8006e08 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e0bf      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	691a      	ldr	r2, [r3, #16]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2a:	1c5a      	adds	r2, r3, #1
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e34:	3b01      	subs	r3, #1
 8006e36:	b29a      	uxth	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	3b01      	subs	r3, #1
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4c:	9300      	str	r3, [sp, #0]
 8006e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e50:	2200      	movs	r2, #0
 8006e52:	494f      	ldr	r1, [pc, #316]	; (8006f90 <HAL_I2C_Mem_Read+0x460>)
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 fa1b 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d001      	beq.n	8006e64 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e091      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	691a      	ldr	r2, [r3, #16]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7e:	b2d2      	uxtb	r2, r2
 8006e80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	1c5a      	adds	r2, r3, #1
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e90:	3b01      	subs	r3, #1
 8006e92:	b29a      	uxth	r2, r3
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	b29a      	uxth	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	691a      	ldr	r2, [r3, #16]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb0:	b2d2      	uxtb	r2, r2
 8006eb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb8:	1c5a      	adds	r2, r3, #1
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ed8:	e042      	b.n	8006f60 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006edc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 fb2e 	bl	8007540 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e04c      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	691a      	ldr	r2, [r3, #16]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef8:	b2d2      	uxtb	r2, r2
 8006efa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f00:	1c5a      	adds	r2, r3, #1
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	b29a      	uxth	r2, r3
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	f003 0304 	and.w	r3, r3, #4
 8006f2a:	2b04      	cmp	r3, #4
 8006f2c:	d118      	bne.n	8006f60 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	691a      	ldr	r2, [r3, #16]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f38:	b2d2      	uxtb	r2, r2
 8006f3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f40:	1c5a      	adds	r2, r3, #1
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	b29a      	uxth	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f47f aec1 	bne.w	8006cec <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2220      	movs	r2, #32
 8006f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f82:	2300      	movs	r3, #0
 8006f84:	e000      	b.n	8006f88 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006f86:	2302      	movs	r3, #2
  }
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3728      	adds	r7, #40	; 0x28
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	00010004 	.word	0x00010004

08006f94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b088      	sub	sp, #32
 8006f98:	af02      	add	r7, sp, #8
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	4608      	mov	r0, r1
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	817b      	strh	r3, [r7, #10]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	813b      	strh	r3, [r7, #8]
 8006faa:	4613      	mov	r3, r2
 8006fac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f000 f960 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00d      	beq.n	8006ff2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fe4:	d103      	bne.n	8006fee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e05f      	b.n	80070b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ff2:	897b      	ldrh	r3, [r7, #10]
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007000:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007004:	6a3a      	ldr	r2, [r7, #32]
 8007006:	492d      	ldr	r1, [pc, #180]	; (80070bc <I2C_RequestMemoryWrite+0x128>)
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f000 f998 	bl	800733e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d001      	beq.n	8007018 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e04c      	b.n	80070b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007018:	2300      	movs	r3, #0
 800701a:	617b      	str	r3, [r7, #20]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	617b      	str	r3, [r7, #20]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800702e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007030:	6a39      	ldr	r1, [r7, #32]
 8007032:	68f8      	ldr	r0, [r7, #12]
 8007034:	f000 fa02 	bl	800743c <I2C_WaitOnTXEFlagUntilTimeout>
 8007038:	4603      	mov	r3, r0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00d      	beq.n	800705a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007042:	2b04      	cmp	r3, #4
 8007044:	d107      	bne.n	8007056 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007054:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e02b      	b.n	80070b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800705a:	88fb      	ldrh	r3, [r7, #6]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d105      	bne.n	800706c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007060:	893b      	ldrh	r3, [r7, #8]
 8007062:	b2da      	uxtb	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	611a      	str	r2, [r3, #16]
 800706a:	e021      	b.n	80070b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800706c:	893b      	ldrh	r3, [r7, #8]
 800706e:	0a1b      	lsrs	r3, r3, #8
 8007070:	b29b      	uxth	r3, r3
 8007072:	b2da      	uxtb	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800707a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800707c:	6a39      	ldr	r1, [r7, #32]
 800707e:	68f8      	ldr	r0, [r7, #12]
 8007080:	f000 f9dc 	bl	800743c <I2C_WaitOnTXEFlagUntilTimeout>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00d      	beq.n	80070a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708e:	2b04      	cmp	r3, #4
 8007090:	d107      	bne.n	80070a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e005      	b.n	80070b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070a6:	893b      	ldrh	r3, [r7, #8]
 80070a8:	b2da      	uxtb	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3718      	adds	r7, #24
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	00010002 	.word	0x00010002

080070c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b088      	sub	sp, #32
 80070c4:	af02      	add	r7, sp, #8
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	4608      	mov	r0, r1
 80070ca:	4611      	mov	r1, r2
 80070cc:	461a      	mov	r2, r3
 80070ce:	4603      	mov	r3, r0
 80070d0:	817b      	strh	r3, [r7, #10]
 80070d2:	460b      	mov	r3, r1
 80070d4:	813b      	strh	r3, [r7, #8]
 80070d6:	4613      	mov	r3, r2
 80070d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	6a3b      	ldr	r3, [r7, #32]
 8007100:	2200      	movs	r2, #0
 8007102:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 f8c2 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00d      	beq.n	800712e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007120:	d103      	bne.n	800712a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007128:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800712a:	2303      	movs	r3, #3
 800712c:	e0aa      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800712e:	897b      	ldrh	r3, [r7, #10]
 8007130:	b2db      	uxtb	r3, r3
 8007132:	461a      	mov	r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800713c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800713e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007140:	6a3a      	ldr	r2, [r7, #32]
 8007142:	4952      	ldr	r1, [pc, #328]	; (800728c <I2C_RequestMemoryRead+0x1cc>)
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f000 f8fa 	bl	800733e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d001      	beq.n	8007154 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e097      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007154:	2300      	movs	r3, #0
 8007156:	617b      	str	r3, [r7, #20]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	617b      	str	r3, [r7, #20]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	699b      	ldr	r3, [r3, #24]
 8007166:	617b      	str	r3, [r7, #20]
 8007168:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800716a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800716c:	6a39      	ldr	r1, [r7, #32]
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f000 f964 	bl	800743c <I2C_WaitOnTXEFlagUntilTimeout>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00d      	beq.n	8007196 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717e:	2b04      	cmp	r3, #4
 8007180:	d107      	bne.n	8007192 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007190:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e076      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007196:	88fb      	ldrh	r3, [r7, #6]
 8007198:	2b01      	cmp	r3, #1
 800719a:	d105      	bne.n	80071a8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800719c:	893b      	ldrh	r3, [r7, #8]
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	611a      	str	r2, [r3, #16]
 80071a6:	e021      	b.n	80071ec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80071a8:	893b      	ldrh	r3, [r7, #8]
 80071aa:	0a1b      	lsrs	r3, r3, #8
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	b2da      	uxtb	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071b8:	6a39      	ldr	r1, [r7, #32]
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f000 f93e 	bl	800743c <I2C_WaitOnTXEFlagUntilTimeout>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00d      	beq.n	80071e2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	2b04      	cmp	r3, #4
 80071cc:	d107      	bne.n	80071de <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e050      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071e2:	893b      	ldrh	r3, [r7, #8]
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071ee:	6a39      	ldr	r1, [r7, #32]
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f000 f923 	bl	800743c <I2C_WaitOnTXEFlagUntilTimeout>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00d      	beq.n	8007218 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007200:	2b04      	cmp	r3, #4
 8007202:	d107      	bne.n	8007214 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007212:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e035      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007226:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	6a3b      	ldr	r3, [r7, #32]
 800722e:	2200      	movs	r2, #0
 8007230:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 f82b 	bl	8007290 <I2C_WaitOnFlagUntilTimeout>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00d      	beq.n	800725c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800724a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800724e:	d103      	bne.n	8007258 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007256:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e013      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800725c:	897b      	ldrh	r3, [r7, #10]
 800725e:	b2db      	uxtb	r3, r3
 8007260:	f043 0301 	orr.w	r3, r3, #1
 8007264:	b2da      	uxtb	r2, r3
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800726c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726e:	6a3a      	ldr	r2, [r7, #32]
 8007270:	4906      	ldr	r1, [pc, #24]	; (800728c <I2C_RequestMemoryRead+0x1cc>)
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f000 f863 	bl	800733e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e000      	b.n	8007284 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3718      	adds	r7, #24
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	00010002 	.word	0x00010002

08007290 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	603b      	str	r3, [r7, #0]
 800729c:	4613      	mov	r3, r2
 800729e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072a0:	e025      	b.n	80072ee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072a8:	d021      	beq.n	80072ee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072aa:	f7fd fa49 	bl	8004740 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	69bb      	ldr	r3, [r7, #24]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d302      	bcc.n	80072c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d116      	bne.n	80072ee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2220      	movs	r2, #32
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072da:	f043 0220 	orr.w	r2, r3, #32
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e023      	b.n	8007336 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	0c1b      	lsrs	r3, r3, #16
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d10d      	bne.n	8007314 <I2C_WaitOnFlagUntilTimeout+0x84>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	43da      	mvns	r2, r3
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	4013      	ands	r3, r2
 8007304:	b29b      	uxth	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	bf0c      	ite	eq
 800730a:	2301      	moveq	r3, #1
 800730c:	2300      	movne	r3, #0
 800730e:	b2db      	uxtb	r3, r3
 8007310:	461a      	mov	r2, r3
 8007312:	e00c      	b.n	800732e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	43da      	mvns	r2, r3
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	4013      	ands	r3, r2
 8007320:	b29b      	uxth	r3, r3
 8007322:	2b00      	cmp	r3, #0
 8007324:	bf0c      	ite	eq
 8007326:	2301      	moveq	r3, #1
 8007328:	2300      	movne	r3, #0
 800732a:	b2db      	uxtb	r3, r3
 800732c:	461a      	mov	r2, r3
 800732e:	79fb      	ldrb	r3, [r7, #7]
 8007330:	429a      	cmp	r2, r3
 8007332:	d0b6      	beq.n	80072a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800733e:	b580      	push	{r7, lr}
 8007340:	b084      	sub	sp, #16
 8007342:	af00      	add	r7, sp, #0
 8007344:	60f8      	str	r0, [r7, #12]
 8007346:	60b9      	str	r1, [r7, #8]
 8007348:	607a      	str	r2, [r7, #4]
 800734a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800734c:	e051      	b.n	80073f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800735c:	d123      	bne.n	80073a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800736c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007376:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2200      	movs	r2, #0
 800737c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2220      	movs	r2, #32
 8007382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007392:	f043 0204 	orr.w	r2, r3, #4
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e046      	b.n	8007434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ac:	d021      	beq.n	80073f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ae:	f7fd f9c7 	bl	8004740 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d302      	bcc.n	80073c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d116      	bne.n	80073f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2220      	movs	r2, #32
 80073ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073de:	f043 0220 	orr.w	r2, r3, #32
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e020      	b.n	8007434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	0c1b      	lsrs	r3, r3, #16
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d10c      	bne.n	8007416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	43da      	mvns	r2, r3
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	4013      	ands	r3, r2
 8007408:	b29b      	uxth	r3, r3
 800740a:	2b00      	cmp	r3, #0
 800740c:	bf14      	ite	ne
 800740e:	2301      	movne	r3, #1
 8007410:	2300      	moveq	r3, #0
 8007412:	b2db      	uxtb	r3, r3
 8007414:	e00b      	b.n	800742e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	43da      	mvns	r2, r3
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	4013      	ands	r3, r2
 8007422:	b29b      	uxth	r3, r3
 8007424:	2b00      	cmp	r3, #0
 8007426:	bf14      	ite	ne
 8007428:	2301      	movne	r3, #1
 800742a:	2300      	moveq	r3, #0
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b00      	cmp	r3, #0
 8007430:	d18d      	bne.n	800734e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	3710      	adds	r7, #16
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007448:	e02d      	b.n	80074a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f000 f8ce 	bl	80075ec <I2C_IsAcknowledgeFailed>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e02d      	b.n	80074b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007460:	d021      	beq.n	80074a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007462:	f7fd f96d 	bl	8004740 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	429a      	cmp	r2, r3
 8007470:	d302      	bcc.n	8007478 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d116      	bne.n	80074a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2220      	movs	r2, #32
 8007482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007492:	f043 0220 	orr.w	r2, r3, #32
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e007      	b.n	80074b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b0:	2b80      	cmp	r3, #128	; 0x80
 80074b2:	d1ca      	bne.n	800744a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3710      	adds	r7, #16
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b084      	sub	sp, #16
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	60f8      	str	r0, [r7, #12]
 80074c6:	60b9      	str	r1, [r7, #8]
 80074c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074ca:	e02d      	b.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f000 f88d 	bl	80075ec <I2C_IsAcknowledgeFailed>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e02d      	b.n	8007538 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e2:	d021      	beq.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074e4:	f7fd f92c 	bl	8004740 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d302      	bcc.n	80074fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d116      	bne.n	8007528 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2220      	movs	r2, #32
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2200      	movs	r2, #0
 800750c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007514:	f043 0220 	orr.w	r2, r3, #32
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e007      	b.n	8007538 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	f003 0304 	and.w	r3, r3, #4
 8007532:	2b04      	cmp	r3, #4
 8007534:	d1ca      	bne.n	80074cc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800754c:	e042      	b.n	80075d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	695b      	ldr	r3, [r3, #20]
 8007554:	f003 0310 	and.w	r3, r3, #16
 8007558:	2b10      	cmp	r3, #16
 800755a:	d119      	bne.n	8007590 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f06f 0210 	mvn.w	r2, #16
 8007564:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2220      	movs	r2, #32
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	e029      	b.n	80075e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007590:	f7fd f8d6 	bl	8004740 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	68ba      	ldr	r2, [r7, #8]
 800759c:	429a      	cmp	r2, r3
 800759e:	d302      	bcc.n	80075a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d116      	bne.n	80075d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2220      	movs	r2, #32
 80075b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c0:	f043 0220 	orr.w	r2, r3, #32
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e007      	b.n	80075e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075de:	2b40      	cmp	r3, #64	; 0x40
 80075e0:	d1b5      	bne.n	800754e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007602:	d11b      	bne.n	800763c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800760c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2220      	movs	r2, #32
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007628:	f043 0204 	orr.w	r2, r3, #4
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e000      	b.n	800763e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
	...

0800764c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b086      	sub	sp, #24
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e314      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b0f      	cmp	r3, #15
 8007664:	d903      	bls.n	800766e <HAL_RCC_OscConfig+0x22>
 8007666:	21e6      	movs	r1, #230	; 0xe6
 8007668:	4897      	ldr	r0, [pc, #604]	; (80078c8 <HAL_RCC_OscConfig+0x27c>)
 800766a:	f7fb fb82 	bl	8002d72 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	f000 8088 	beq.w	800778c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00d      	beq.n	80076a0 <HAL_RCC_OscConfig+0x54>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800768c:	d008      	beq.n	80076a0 <HAL_RCC_OscConfig+0x54>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007696:	d003      	beq.n	80076a0 <HAL_RCC_OscConfig+0x54>
 8007698:	21eb      	movs	r1, #235	; 0xeb
 800769a:	488b      	ldr	r0, [pc, #556]	; (80078c8 <HAL_RCC_OscConfig+0x27c>)
 800769c:	f7fb fb69 	bl	8002d72 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80076a0:	4b8a      	ldr	r3, [pc, #552]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	f003 030c 	and.w	r3, r3, #12
 80076a8:	2b04      	cmp	r3, #4
 80076aa:	d00c      	beq.n	80076c6 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80076ac:	4b87      	ldr	r3, [pc, #540]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80076b4:	2b08      	cmp	r3, #8
 80076b6:	d112      	bne.n	80076de <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80076b8:	4b84      	ldr	r3, [pc, #528]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076c4:	d10b      	bne.n	80076de <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076c6:	4b81      	ldr	r3, [pc, #516]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d05b      	beq.n	800778a <HAL_RCC_OscConfig+0x13e>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d157      	bne.n	800778a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e2d4      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076e6:	d106      	bne.n	80076f6 <HAL_RCC_OscConfig+0xaa>
 80076e8:	4b78      	ldr	r3, [pc, #480]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a77      	ldr	r2, [pc, #476]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80076ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076f2:	6013      	str	r3, [r2, #0]
 80076f4:	e01d      	b.n	8007732 <HAL_RCC_OscConfig+0xe6>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076fe:	d10c      	bne.n	800771a <HAL_RCC_OscConfig+0xce>
 8007700:	4b72      	ldr	r3, [pc, #456]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a71      	ldr	r2, [pc, #452]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007706:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800770a:	6013      	str	r3, [r2, #0]
 800770c:	4b6f      	ldr	r3, [pc, #444]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a6e      	ldr	r2, [pc, #440]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	e00b      	b.n	8007732 <HAL_RCC_OscConfig+0xe6>
 800771a:	4b6c      	ldr	r3, [pc, #432]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a6b      	ldr	r2, [pc, #428]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007724:	6013      	str	r3, [r2, #0]
 8007726:	4b69      	ldr	r3, [pc, #420]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a68      	ldr	r2, [pc, #416]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 800772c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007730:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d013      	beq.n	8007762 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800773a:	f7fd f801 	bl	8004740 <HAL_GetTick>
 800773e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007740:	e008      	b.n	8007754 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007742:	f7fc fffd 	bl	8004740 <HAL_GetTick>
 8007746:	4602      	mov	r2, r0
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	1ad3      	subs	r3, r2, r3
 800774c:	2b64      	cmp	r3, #100	; 0x64
 800774e:	d901      	bls.n	8007754 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e299      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007754:	4b5d      	ldr	r3, [pc, #372]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d0f0      	beq.n	8007742 <HAL_RCC_OscConfig+0xf6>
 8007760:	e014      	b.n	800778c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007762:	f7fc ffed 	bl	8004740 <HAL_GetTick>
 8007766:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007768:	e008      	b.n	800777c <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800776a:	f7fc ffe9 	bl	8004740 <HAL_GetTick>
 800776e:	4602      	mov	r2, r0
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	2b64      	cmp	r3, #100	; 0x64
 8007776:	d901      	bls.n	800777c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e285      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800777c:	4b53      	ldr	r3, [pc, #332]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1f0      	bne.n	800776a <HAL_RCC_OscConfig+0x11e>
 8007788:	e000      	b.n	800778c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800778a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b00      	cmp	r3, #0
 8007796:	d079      	beq.n	800788c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d008      	beq.n	80077b2 <HAL_RCC_OscConfig+0x166>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d004      	beq.n	80077b2 <HAL_RCC_OscConfig+0x166>
 80077a8:	f240 111d 	movw	r1, #285	; 0x11d
 80077ac:	4846      	ldr	r0, [pc, #280]	; (80078c8 <HAL_RCC_OscConfig+0x27c>)
 80077ae:	f7fb fae0 	bl	8002d72 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	2b1f      	cmp	r3, #31
 80077b8:	d904      	bls.n	80077c4 <HAL_RCC_OscConfig+0x178>
 80077ba:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80077be:	4842      	ldr	r0, [pc, #264]	; (80078c8 <HAL_RCC_OscConfig+0x27c>)
 80077c0:	f7fb fad7 	bl	8002d72 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80077c4:	4b41      	ldr	r3, [pc, #260]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	f003 030c 	and.w	r3, r3, #12
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d00b      	beq.n	80077e8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077d0:	4b3e      	ldr	r3, [pc, #248]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80077d8:	2b08      	cmp	r3, #8
 80077da:	d11c      	bne.n	8007816 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80077dc:	4b3b      	ldr	r3, [pc, #236]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d116      	bne.n	8007816 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077e8:	4b38      	ldr	r3, [pc, #224]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0302 	and.w	r3, r3, #2
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d005      	beq.n	8007800 <HAL_RCC_OscConfig+0x1b4>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d001      	beq.n	8007800 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e243      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007800:	4b32      	ldr	r3, [pc, #200]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	00db      	lsls	r3, r3, #3
 800780e:	492f      	ldr	r1, [pc, #188]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007810:	4313      	orrs	r3, r2
 8007812:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007814:	e03a      	b.n	800788c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d020      	beq.n	8007860 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800781e:	4b2c      	ldr	r3, [pc, #176]	; (80078d0 <HAL_RCC_OscConfig+0x284>)
 8007820:	2201      	movs	r2, #1
 8007822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007824:	f7fc ff8c 	bl	8004740 <HAL_GetTick>
 8007828:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800782a:	e008      	b.n	800783e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800782c:	f7fc ff88 	bl	8004740 <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	2b02      	cmp	r3, #2
 8007838:	d901      	bls.n	800783e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e224      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800783e:	4b23      	ldr	r3, [pc, #140]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b00      	cmp	r3, #0
 8007848:	d0f0      	beq.n	800782c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800784a:	4b20      	ldr	r3, [pc, #128]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	491c      	ldr	r1, [pc, #112]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 800785a:	4313      	orrs	r3, r2
 800785c:	600b      	str	r3, [r1, #0]
 800785e:	e015      	b.n	800788c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007860:	4b1b      	ldr	r3, [pc, #108]	; (80078d0 <HAL_RCC_OscConfig+0x284>)
 8007862:	2200      	movs	r2, #0
 8007864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007866:	f7fc ff6b 	bl	8004740 <HAL_GetTick>
 800786a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800786c:	e008      	b.n	8007880 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800786e:	f7fc ff67 	bl	8004740 <HAL_GetTick>
 8007872:	4602      	mov	r2, r0
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	2b02      	cmp	r3, #2
 800787a:	d901      	bls.n	8007880 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e203      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007880:	4b12      	ldr	r3, [pc, #72]	; (80078cc <HAL_RCC_OscConfig+0x280>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1f0      	bne.n	800786e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f003 0308 	and.w	r3, r3, #8
 8007894:	2b00      	cmp	r3, #0
 8007896:	d045      	beq.n	8007924 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	695b      	ldr	r3, [r3, #20]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d008      	beq.n	80078b2 <HAL_RCC_OscConfig+0x266>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d004      	beq.n	80078b2 <HAL_RCC_OscConfig+0x266>
 80078a8:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80078ac:	4806      	ldr	r0, [pc, #24]	; (80078c8 <HAL_RCC_OscConfig+0x27c>)
 80078ae:	f7fb fa60 	bl	8002d72 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d01e      	beq.n	80078f8 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078ba:	4b06      	ldr	r3, [pc, #24]	; (80078d4 <HAL_RCC_OscConfig+0x288>)
 80078bc:	2201      	movs	r2, #1
 80078be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c0:	f7fc ff3e 	bl	8004740 <HAL_GetTick>
 80078c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078c6:	e010      	b.n	80078ea <HAL_RCC_OscConfig+0x29e>
 80078c8:	08010a00 	.word	0x08010a00
 80078cc:	40023800 	.word	0x40023800
 80078d0:	42470000 	.word	0x42470000
 80078d4:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80078d8:	f7fc ff32 	bl	8004740 <HAL_GetTick>
 80078dc:	4602      	mov	r2, r0
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d901      	bls.n	80078ea <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 80078e6:	2303      	movs	r3, #3
 80078e8:	e1ce      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078ea:	4b5e      	ldr	r3, [pc, #376]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80078ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078ee:	f003 0302 	and.w	r3, r3, #2
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0f0      	beq.n	80078d8 <HAL_RCC_OscConfig+0x28c>
 80078f6:	e015      	b.n	8007924 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078f8:	4b5b      	ldr	r3, [pc, #364]	; (8007a68 <HAL_RCC_OscConfig+0x41c>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078fe:	f7fc ff1f 	bl	8004740 <HAL_GetTick>
 8007902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007904:	e008      	b.n	8007918 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007906:	f7fc ff1b 	bl	8004740 <HAL_GetTick>
 800790a:	4602      	mov	r2, r0
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	2b02      	cmp	r3, #2
 8007912:	d901      	bls.n	8007918 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e1b7      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007918:	4b52      	ldr	r3, [pc, #328]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 800791a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1f0      	bne.n	8007906 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f003 0304 	and.w	r3, r3, #4
 800792c:	2b00      	cmp	r3, #0
 800792e:	f000 80b0 	beq.w	8007a92 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007932:	2300      	movs	r3, #0
 8007934:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00c      	beq.n	8007958 <HAL_RCC_OscConfig+0x30c>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d008      	beq.n	8007958 <HAL_RCC_OscConfig+0x30c>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	2b05      	cmp	r3, #5
 800794c:	d004      	beq.n	8007958 <HAL_RCC_OscConfig+0x30c>
 800794e:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8007952:	4846      	ldr	r0, [pc, #280]	; (8007a6c <HAL_RCC_OscConfig+0x420>)
 8007954:	f7fb fa0d 	bl	8002d72 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007958:	4b42      	ldr	r3, [pc, #264]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 800795a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10f      	bne.n	8007984 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007964:	2300      	movs	r3, #0
 8007966:	60bb      	str	r3, [r7, #8]
 8007968:	4b3e      	ldr	r3, [pc, #248]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 800796a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796c:	4a3d      	ldr	r2, [pc, #244]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 800796e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007972:	6413      	str	r3, [r2, #64]	; 0x40
 8007974:	4b3b      	ldr	r3, [pc, #236]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 8007976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800797c:	60bb      	str	r3, [r7, #8]
 800797e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007980:	2301      	movs	r3, #1
 8007982:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007984:	4b3a      	ldr	r3, [pc, #232]	; (8007a70 <HAL_RCC_OscConfig+0x424>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800798c:	2b00      	cmp	r3, #0
 800798e:	d118      	bne.n	80079c2 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007990:	4b37      	ldr	r3, [pc, #220]	; (8007a70 <HAL_RCC_OscConfig+0x424>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a36      	ldr	r2, [pc, #216]	; (8007a70 <HAL_RCC_OscConfig+0x424>)
 8007996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800799a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800799c:	f7fc fed0 	bl	8004740 <HAL_GetTick>
 80079a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079a4:	f7fc fecc 	bl	8004740 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e168      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079b6:	4b2e      	ldr	r3, [pc, #184]	; (8007a70 <HAL_RCC_OscConfig+0x424>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d0f0      	beq.n	80079a4 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d106      	bne.n	80079d8 <HAL_RCC_OscConfig+0x38c>
 80079ca:	4b26      	ldr	r3, [pc, #152]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ce:	4a25      	ldr	r2, [pc, #148]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079d0:	f043 0301 	orr.w	r3, r3, #1
 80079d4:	6713      	str	r3, [r2, #112]	; 0x70
 80079d6:	e01c      	b.n	8007a12 <HAL_RCC_OscConfig+0x3c6>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	2b05      	cmp	r3, #5
 80079de:	d10c      	bne.n	80079fa <HAL_RCC_OscConfig+0x3ae>
 80079e0:	4b20      	ldr	r3, [pc, #128]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079e4:	4a1f      	ldr	r2, [pc, #124]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079e6:	f043 0304 	orr.w	r3, r3, #4
 80079ea:	6713      	str	r3, [r2, #112]	; 0x70
 80079ec:	4b1d      	ldr	r3, [pc, #116]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079f0:	4a1c      	ldr	r2, [pc, #112]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079f2:	f043 0301 	orr.w	r3, r3, #1
 80079f6:	6713      	str	r3, [r2, #112]	; 0x70
 80079f8:	e00b      	b.n	8007a12 <HAL_RCC_OscConfig+0x3c6>
 80079fa:	4b1a      	ldr	r3, [pc, #104]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 80079fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fe:	4a19      	ldr	r2, [pc, #100]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 8007a00:	f023 0301 	bic.w	r3, r3, #1
 8007a04:	6713      	str	r3, [r2, #112]	; 0x70
 8007a06:	4b17      	ldr	r3, [pc, #92]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 8007a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a0a:	4a16      	ldr	r2, [pc, #88]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 8007a0c:	f023 0304 	bic.w	r3, r3, #4
 8007a10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d015      	beq.n	8007a46 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a1a:	f7fc fe91 	bl	8004740 <HAL_GetTick>
 8007a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a20:	e00a      	b.n	8007a38 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a22:	f7fc fe8d 	bl	8004740 <HAL_GetTick>
 8007a26:	4602      	mov	r2, r0
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	1ad3      	subs	r3, r2, r3
 8007a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d901      	bls.n	8007a38 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8007a34:	2303      	movs	r3, #3
 8007a36:	e127      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a38:	4b0a      	ldr	r3, [pc, #40]	; (8007a64 <HAL_RCC_OscConfig+0x418>)
 8007a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3c:	f003 0302 	and.w	r3, r3, #2
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d0ee      	beq.n	8007a22 <HAL_RCC_OscConfig+0x3d6>
 8007a44:	e01c      	b.n	8007a80 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a46:	f7fc fe7b 	bl	8004740 <HAL_GetTick>
 8007a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a4c:	e012      	b.n	8007a74 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a4e:	f7fc fe77 	bl	8004740 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d909      	bls.n	8007a74 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e111      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
 8007a64:	40023800 	.word	0x40023800
 8007a68:	42470e80 	.word	0x42470e80
 8007a6c:	08010a00 	.word	0x08010a00
 8007a70:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a74:	4b86      	ldr	r3, [pc, #536]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a78:	f003 0302 	and.w	r3, r3, #2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e6      	bne.n	8007a4e <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a80:	7dfb      	ldrb	r3, [r7, #23]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d105      	bne.n	8007a92 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a86:	4b82      	ldr	r3, [pc, #520]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8a:	4a81      	ldr	r2, [pc, #516]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007a8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00c      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x468>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	699b      	ldr	r3, [r3, #24]
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d008      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x468>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	2b02      	cmp	r3, #2
 8007aa8:	d004      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x468>
 8007aaa:	f240 11cd 	movw	r1, #461	; 0x1cd
 8007aae:	4879      	ldr	r0, [pc, #484]	; (8007c94 <HAL_RCC_OscConfig+0x648>)
 8007ab0:	f7fb f95f 	bl	8002d72 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	f000 80e4 	beq.w	8007c86 <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007abe:	4b74      	ldr	r3, [pc, #464]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 030c 	and.w	r3, r3, #12
 8007ac6:	2b08      	cmp	r3, #8
 8007ac8:	f000 80a5 	beq.w	8007c16 <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	f040 8089 	bne.w	8007be8 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d009      	beq.n	8007af2 <HAL_RCC_OscConfig+0x4a6>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	69db      	ldr	r3, [r3, #28]
 8007ae2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ae6:	d004      	beq.n	8007af2 <HAL_RCC_OscConfig+0x4a6>
 8007ae8:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8007aec:	4869      	ldr	r0, [pc, #420]	; (8007c94 <HAL_RCC_OscConfig+0x648>)
 8007aee:	f7fb f940 	bl	8002d72 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	2b3f      	cmp	r3, #63	; 0x3f
 8007af8:	d904      	bls.n	8007b04 <HAL_RCC_OscConfig+0x4b8>
 8007afa:	f240 11d7 	movw	r1, #471	; 0x1d7
 8007afe:	4865      	ldr	r0, [pc, #404]	; (8007c94 <HAL_RCC_OscConfig+0x648>)
 8007b00:	f7fb f937 	bl	8002d72 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b08:	2b31      	cmp	r3, #49	; 0x31
 8007b0a:	d904      	bls.n	8007b16 <HAL_RCC_OscConfig+0x4ca>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b10:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8007b14:	d904      	bls.n	8007b20 <HAL_RCC_OscConfig+0x4d4>
 8007b16:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8007b1a:	485e      	ldr	r0, [pc, #376]	; (8007c94 <HAL_RCC_OscConfig+0x648>)
 8007b1c:	f7fb f929 	bl	8002d72 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b24:	2b02      	cmp	r3, #2
 8007b26:	d010      	beq.n	8007b4a <HAL_RCC_OscConfig+0x4fe>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d00c      	beq.n	8007b4a <HAL_RCC_OscConfig+0x4fe>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b34:	2b06      	cmp	r3, #6
 8007b36:	d008      	beq.n	8007b4a <HAL_RCC_OscConfig+0x4fe>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b3c:	2b08      	cmp	r3, #8
 8007b3e:	d004      	beq.n	8007b4a <HAL_RCC_OscConfig+0x4fe>
 8007b40:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b44:	4853      	ldr	r0, [pc, #332]	; (8007c94 <HAL_RCC_OscConfig+0x648>)
 8007b46:	f7fb f914 	bl	8002d72 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d903      	bls.n	8007b5a <HAL_RCC_OscConfig+0x50e>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b56:	2b0f      	cmp	r3, #15
 8007b58:	d904      	bls.n	8007b64 <HAL_RCC_OscConfig+0x518>
 8007b5a:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8007b5e:	484d      	ldr	r0, [pc, #308]	; (8007c94 <HAL_RCC_OscConfig+0x648>)
 8007b60:	f7fb f907 	bl	8002d72 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b64:	4b4c      	ldr	r3, [pc, #304]	; (8007c98 <HAL_RCC_OscConfig+0x64c>)
 8007b66:	2200      	movs	r2, #0
 8007b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b6a:	f7fc fde9 	bl	8004740 <HAL_GetTick>
 8007b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b70:	e008      	b.n	8007b84 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b72:	f7fc fde5 	bl	8004740 <HAL_GetTick>
 8007b76:	4602      	mov	r2, r0
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	1ad3      	subs	r3, r2, r3
 8007b7c:	2b02      	cmp	r3, #2
 8007b7e:	d901      	bls.n	8007b84 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8007b80:	2303      	movs	r3, #3
 8007b82:	e081      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b84:	4b42      	ldr	r3, [pc, #264]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d1f0      	bne.n	8007b72 <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	69da      	ldr	r2, [r3, #28]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	431a      	orrs	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9e:	019b      	lsls	r3, r3, #6
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba6:	085b      	lsrs	r3, r3, #1
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	041b      	lsls	r3, r3, #16
 8007bac:	431a      	orrs	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb2:	061b      	lsls	r3, r3, #24
 8007bb4:	4936      	ldr	r1, [pc, #216]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bba:	4b37      	ldr	r3, [pc, #220]	; (8007c98 <HAL_RCC_OscConfig+0x64c>)
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bc0:	f7fc fdbe 	bl	8004740 <HAL_GetTick>
 8007bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bc6:	e008      	b.n	8007bda <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bc8:	f7fc fdba 	bl	8004740 <HAL_GetTick>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	d901      	bls.n	8007bda <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	e056      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bda:	4b2d      	ldr	r3, [pc, #180]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d0f0      	beq.n	8007bc8 <HAL_RCC_OscConfig+0x57c>
 8007be6:	e04e      	b.n	8007c86 <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007be8:	4b2b      	ldr	r3, [pc, #172]	; (8007c98 <HAL_RCC_OscConfig+0x64c>)
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bee:	f7fc fda7 	bl	8004740 <HAL_GetTick>
 8007bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bf4:	e008      	b.n	8007c08 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bf6:	f7fc fda3 	bl	8004740 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d901      	bls.n	8007c08 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e03f      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c08:	4b21      	ldr	r3, [pc, #132]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1f0      	bne.n	8007bf6 <HAL_RCC_OscConfig+0x5aa>
 8007c14:	e037      	b.n	8007c86 <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d101      	bne.n	8007c22 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e032      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007c22:	4b1b      	ldr	r3, [pc, #108]	; (8007c90 <HAL_RCC_OscConfig+0x644>)
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d028      	beq.n	8007c82 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d121      	bne.n	8007c82 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d11a      	bne.n	8007c82 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007c52:	4013      	ands	r3, r2
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007c58:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d111      	bne.n	8007c82 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c68:	085b      	lsrs	r3, r3, #1
 8007c6a:	3b01      	subs	r3, #1
 8007c6c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d107      	bne.n	8007c82 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d001      	beq.n	8007c86 <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	e000      	b.n	8007c88 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3718      	adds	r7, #24
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}
 8007c90:	40023800 	.word	0x40023800
 8007c94:	08010a00 	.word	0x08010a00
 8007c98:	42470060 	.word	0x42470060

08007c9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d101      	bne.n	8007cb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e174      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d003      	beq.n	8007cc0 <HAL_RCC_ClockConfig+0x24>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b0f      	cmp	r3, #15
 8007cbe:	d904      	bls.n	8007cca <HAL_RCC_ClockConfig+0x2e>
 8007cc0:	f240 215a 	movw	r1, #602	; 0x25a
 8007cc4:	487b      	ldr	r0, [pc, #492]	; (8007eb4 <HAL_RCC_ClockConfig+0x218>)
 8007cc6:	f7fb f854 	bl	8002d72 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d019      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d016      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d013      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	2b03      	cmp	r3, #3
 8007ce0:	d010      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b04      	cmp	r3, #4
 8007ce6:	d00d      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	2b05      	cmp	r3, #5
 8007cec:	d00a      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	2b06      	cmp	r3, #6
 8007cf2:	d007      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	2b07      	cmp	r3, #7
 8007cf8:	d004      	beq.n	8007d04 <HAL_RCC_ClockConfig+0x68>
 8007cfa:	f240 215b 	movw	r1, #603	; 0x25b
 8007cfe:	486d      	ldr	r0, [pc, #436]	; (8007eb4 <HAL_RCC_ClockConfig+0x218>)
 8007d00:	f7fb f837 	bl	8002d72 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007d04:	4b6c      	ldr	r3, [pc, #432]	; (8007eb8 <HAL_RCC_ClockConfig+0x21c>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 0307 	and.w	r3, r3, #7
 8007d0c:	683a      	ldr	r2, [r7, #0]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d90c      	bls.n	8007d2c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d12:	4b69      	ldr	r3, [pc, #420]	; (8007eb8 <HAL_RCC_ClockConfig+0x21c>)
 8007d14:	683a      	ldr	r2, [r7, #0]
 8007d16:	b2d2      	uxtb	r2, r2
 8007d18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d1a:	4b67      	ldr	r3, [pc, #412]	; (8007eb8 <HAL_RCC_ClockConfig+0x21c>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 0307 	and.w	r3, r3, #7
 8007d22:	683a      	ldr	r2, [r7, #0]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d001      	beq.n	8007d2c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e136      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 0302 	and.w	r3, r3, #2
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d049      	beq.n	8007dcc <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 0304 	and.w	r3, r3, #4
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d005      	beq.n	8007d50 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007d44:	4b5d      	ldr	r3, [pc, #372]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	4a5c      	ldr	r2, [pc, #368]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007d4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007d4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0308 	and.w	r3, r3, #8
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d005      	beq.n	8007d68 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d5c:	4b57      	ldr	r3, [pc, #348]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	4a56      	ldr	r2, [pc, #344]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007d62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007d66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d024      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	2b80      	cmp	r3, #128	; 0x80
 8007d76:	d020      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	2b90      	cmp	r3, #144	; 0x90
 8007d7e:	d01c      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	2ba0      	cmp	r3, #160	; 0xa0
 8007d86:	d018      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	2bb0      	cmp	r3, #176	; 0xb0
 8007d8e:	d014      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	2bc0      	cmp	r3, #192	; 0xc0
 8007d96:	d010      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	2bd0      	cmp	r3, #208	; 0xd0
 8007d9e:	d00c      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	2be0      	cmp	r3, #224	; 0xe0
 8007da6:	d008      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	2bf0      	cmp	r3, #240	; 0xf0
 8007dae:	d004      	beq.n	8007dba <HAL_RCC_ClockConfig+0x11e>
 8007db0:	f240 217e 	movw	r1, #638	; 0x27e
 8007db4:	483f      	ldr	r0, [pc, #252]	; (8007eb4 <HAL_RCC_ClockConfig+0x218>)
 8007db6:	f7fa ffdc 	bl	8002d72 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007dba:	4b40      	ldr	r3, [pc, #256]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	493d      	ldr	r1, [pc, #244]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d059      	beq.n	8007e8c <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d010      	beq.n	8007e02 <HAL_RCC_ClockConfig+0x166>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d00c      	beq.n	8007e02 <HAL_RCC_ClockConfig+0x166>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	d008      	beq.n	8007e02 <HAL_RCC_ClockConfig+0x166>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	2b03      	cmp	r3, #3
 8007df6:	d004      	beq.n	8007e02 <HAL_RCC_ClockConfig+0x166>
 8007df8:	f240 2185 	movw	r1, #645	; 0x285
 8007dfc:	482d      	ldr	r0, [pc, #180]	; (8007eb4 <HAL_RCC_ClockConfig+0x218>)
 8007dfe:	f7fa ffb8 	bl	8002d72 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d107      	bne.n	8007e1a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e0a:	4b2c      	ldr	r3, [pc, #176]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d119      	bne.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e0bf      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d003      	beq.n	8007e2a <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e26:	2b03      	cmp	r3, #3
 8007e28:	d107      	bne.n	8007e3a <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e2a:	4b24      	ldr	r3, [pc, #144]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d109      	bne.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e0af      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e3a:	4b20      	ldr	r3, [pc, #128]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d101      	bne.n	8007e4a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e0a7      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e4a:	4b1c      	ldr	r3, [pc, #112]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	f023 0203 	bic.w	r2, r3, #3
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	4919      	ldr	r1, [pc, #100]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007e5c:	f7fc fc70 	bl	8004740 <HAL_GetTick>
 8007e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e62:	e00a      	b.n	8007e7a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e64:	f7fc fc6c 	bl	8004740 <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d901      	bls.n	8007e7a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e08f      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e7a:	4b10      	ldr	r3, [pc, #64]	; (8007ebc <HAL_RCC_ClockConfig+0x220>)
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f003 020c 	and.w	r2, r3, #12
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d1eb      	bne.n	8007e64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007e8c:	4b0a      	ldr	r3, [pc, #40]	; (8007eb8 <HAL_RCC_ClockConfig+0x21c>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0307 	and.w	r3, r3, #7
 8007e94:	683a      	ldr	r2, [r7, #0]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d212      	bcs.n	8007ec0 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e9a:	4b07      	ldr	r3, [pc, #28]	; (8007eb8 <HAL_RCC_ClockConfig+0x21c>)
 8007e9c:	683a      	ldr	r2, [r7, #0]
 8007e9e:	b2d2      	uxtb	r2, r2
 8007ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ea2:	4b05      	ldr	r3, [pc, #20]	; (8007eb8 <HAL_RCC_ClockConfig+0x21c>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0307 	and.w	r3, r3, #7
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d007      	beq.n	8007ec0 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e072      	b.n	8007f9a <HAL_RCC_ClockConfig+0x2fe>
 8007eb4:	08010a00 	.word	0x08010a00
 8007eb8:	40023c00 	.word	0x40023c00
 8007ebc:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0304 	and.w	r3, r3, #4
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d025      	beq.n	8007f18 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d018      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x26a>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007edc:	d013      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x26a>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007ee6:	d00e      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x26a>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007ef0:	d009      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x26a>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007efa:	d004      	beq.n	8007f06 <HAL_RCC_ClockConfig+0x26a>
 8007efc:	f240 21c3 	movw	r1, #707	; 0x2c3
 8007f00:	4828      	ldr	r0, [pc, #160]	; (8007fa4 <HAL_RCC_ClockConfig+0x308>)
 8007f02:	f7fa ff36 	bl	8002d72 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f06:	4b28      	ldr	r3, [pc, #160]	; (8007fa8 <HAL_RCC_ClockConfig+0x30c>)
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	4925      	ldr	r1, [pc, #148]	; (8007fa8 <HAL_RCC_ClockConfig+0x30c>)
 8007f14:	4313      	orrs	r3, r2
 8007f16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0308 	and.w	r3, r3, #8
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d026      	beq.n	8007f72 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d018      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x2c2>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f34:	d013      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x2c2>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007f3e:	d00e      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x2c2>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007f48:	d009      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x2c2>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	691b      	ldr	r3, [r3, #16]
 8007f4e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007f52:	d004      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x2c2>
 8007f54:	f240 21ca 	movw	r1, #714	; 0x2ca
 8007f58:	4812      	ldr	r0, [pc, #72]	; (8007fa4 <HAL_RCC_ClockConfig+0x308>)
 8007f5a:	f7fa ff0a 	bl	8002d72 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f5e:	4b12      	ldr	r3, [pc, #72]	; (8007fa8 <HAL_RCC_ClockConfig+0x30c>)
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	00db      	lsls	r3, r3, #3
 8007f6c:	490e      	ldr	r1, [pc, #56]	; (8007fa8 <HAL_RCC_ClockConfig+0x30c>)
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007f72:	f000 f821 	bl	8007fb8 <HAL_RCC_GetSysClockFreq>
 8007f76:	4602      	mov	r2, r0
 8007f78:	4b0b      	ldr	r3, [pc, #44]	; (8007fa8 <HAL_RCC_ClockConfig+0x30c>)
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	091b      	lsrs	r3, r3, #4
 8007f7e:	f003 030f 	and.w	r3, r3, #15
 8007f82:	490a      	ldr	r1, [pc, #40]	; (8007fac <HAL_RCC_ClockConfig+0x310>)
 8007f84:	5ccb      	ldrb	r3, [r1, r3]
 8007f86:	fa22 f303 	lsr.w	r3, r2, r3
 8007f8a:	4a09      	ldr	r2, [pc, #36]	; (8007fb0 <HAL_RCC_ClockConfig+0x314>)
 8007f8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007f8e:	4b09      	ldr	r3, [pc, #36]	; (8007fb4 <HAL_RCC_ClockConfig+0x318>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7fc fb90 	bl	80046b8 <HAL_InitTick>

  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}
 8007fa2:	bf00      	nop
 8007fa4:	08010a00 	.word	0x08010a00
 8007fa8:	40023800 	.word	0x40023800
 8007fac:	08010ae8 	.word	0x08010ae8
 8007fb0:	20000004 	.word	0x20000004
 8007fb4:	20000014 	.word	0x20000014

08007fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fbc:	b090      	sub	sp, #64	; 0x40
 8007fbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	637b      	str	r3, [r7, #52]	; 0x34
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fc8:	2300      	movs	r3, #0
 8007fca:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fd0:	4b59      	ldr	r3, [pc, #356]	; (8008138 <HAL_RCC_GetSysClockFreq+0x180>)
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f003 030c 	and.w	r3, r3, #12
 8007fd8:	2b08      	cmp	r3, #8
 8007fda:	d00d      	beq.n	8007ff8 <HAL_RCC_GetSysClockFreq+0x40>
 8007fdc:	2b08      	cmp	r3, #8
 8007fde:	f200 80a1 	bhi.w	8008124 <HAL_RCC_GetSysClockFreq+0x16c>
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d002      	beq.n	8007fec <HAL_RCC_GetSysClockFreq+0x34>
 8007fe6:	2b04      	cmp	r3, #4
 8007fe8:	d003      	beq.n	8007ff2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007fea:	e09b      	b.n	8008124 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007fec:	4b53      	ldr	r3, [pc, #332]	; (800813c <HAL_RCC_GetSysClockFreq+0x184>)
 8007fee:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007ff0:	e09b      	b.n	800812a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ff2:	4b53      	ldr	r3, [pc, #332]	; (8008140 <HAL_RCC_GetSysClockFreq+0x188>)
 8007ff4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007ff6:	e098      	b.n	800812a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ff8:	4b4f      	ldr	r3, [pc, #316]	; (8008138 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008000:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008002:	4b4d      	ldr	r3, [pc, #308]	; (8008138 <HAL_RCC_GetSysClockFreq+0x180>)
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800800a:	2b00      	cmp	r3, #0
 800800c:	d028      	beq.n	8008060 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800800e:	4b4a      	ldr	r3, [pc, #296]	; (8008138 <HAL_RCC_GetSysClockFreq+0x180>)
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	099b      	lsrs	r3, r3, #6
 8008014:	2200      	movs	r2, #0
 8008016:	623b      	str	r3, [r7, #32]
 8008018:	627a      	str	r2, [r7, #36]	; 0x24
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008020:	2100      	movs	r1, #0
 8008022:	4b47      	ldr	r3, [pc, #284]	; (8008140 <HAL_RCC_GetSysClockFreq+0x188>)
 8008024:	fb03 f201 	mul.w	r2, r3, r1
 8008028:	2300      	movs	r3, #0
 800802a:	fb00 f303 	mul.w	r3, r0, r3
 800802e:	4413      	add	r3, r2
 8008030:	4a43      	ldr	r2, [pc, #268]	; (8008140 <HAL_RCC_GetSysClockFreq+0x188>)
 8008032:	fba0 1202 	umull	r1, r2, r0, r2
 8008036:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008038:	460a      	mov	r2, r1
 800803a:	62ba      	str	r2, [r7, #40]	; 0x28
 800803c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800803e:	4413      	add	r3, r2
 8008040:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008044:	2200      	movs	r2, #0
 8008046:	61bb      	str	r3, [r7, #24]
 8008048:	61fa      	str	r2, [r7, #28]
 800804a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800804e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008052:	f7f8 fe81 	bl	8000d58 <__aeabi_uldivmod>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	4613      	mov	r3, r2
 800805c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800805e:	e053      	b.n	8008108 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008060:	4b35      	ldr	r3, [pc, #212]	; (8008138 <HAL_RCC_GetSysClockFreq+0x180>)
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	099b      	lsrs	r3, r3, #6
 8008066:	2200      	movs	r2, #0
 8008068:	613b      	str	r3, [r7, #16]
 800806a:	617a      	str	r2, [r7, #20]
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008072:	f04f 0b00 	mov.w	fp, #0
 8008076:	4652      	mov	r2, sl
 8008078:	465b      	mov	r3, fp
 800807a:	f04f 0000 	mov.w	r0, #0
 800807e:	f04f 0100 	mov.w	r1, #0
 8008082:	0159      	lsls	r1, r3, #5
 8008084:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008088:	0150      	lsls	r0, r2, #5
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	ebb2 080a 	subs.w	r8, r2, sl
 8008092:	eb63 090b 	sbc.w	r9, r3, fp
 8008096:	f04f 0200 	mov.w	r2, #0
 800809a:	f04f 0300 	mov.w	r3, #0
 800809e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80080a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80080a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80080aa:	ebb2 0408 	subs.w	r4, r2, r8
 80080ae:	eb63 0509 	sbc.w	r5, r3, r9
 80080b2:	f04f 0200 	mov.w	r2, #0
 80080b6:	f04f 0300 	mov.w	r3, #0
 80080ba:	00eb      	lsls	r3, r5, #3
 80080bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080c0:	00e2      	lsls	r2, r4, #3
 80080c2:	4614      	mov	r4, r2
 80080c4:	461d      	mov	r5, r3
 80080c6:	eb14 030a 	adds.w	r3, r4, sl
 80080ca:	603b      	str	r3, [r7, #0]
 80080cc:	eb45 030b 	adc.w	r3, r5, fp
 80080d0:	607b      	str	r3, [r7, #4]
 80080d2:	f04f 0200 	mov.w	r2, #0
 80080d6:	f04f 0300 	mov.w	r3, #0
 80080da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080de:	4629      	mov	r1, r5
 80080e0:	028b      	lsls	r3, r1, #10
 80080e2:	4621      	mov	r1, r4
 80080e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80080e8:	4621      	mov	r1, r4
 80080ea:	028a      	lsls	r2, r1, #10
 80080ec:	4610      	mov	r0, r2
 80080ee:	4619      	mov	r1, r3
 80080f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080f2:	2200      	movs	r2, #0
 80080f4:	60bb      	str	r3, [r7, #8]
 80080f6:	60fa      	str	r2, [r7, #12]
 80080f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080fc:	f7f8 fe2c 	bl	8000d58 <__aeabi_uldivmod>
 8008100:	4602      	mov	r2, r0
 8008102:	460b      	mov	r3, r1
 8008104:	4613      	mov	r3, r2
 8008106:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008108:	4b0b      	ldr	r3, [pc, #44]	; (8008138 <HAL_RCC_GetSysClockFreq+0x180>)
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	0c1b      	lsrs	r3, r3, #16
 800810e:	f003 0303 	and.w	r3, r3, #3
 8008112:	3301      	adds	r3, #1
 8008114:	005b      	lsls	r3, r3, #1
 8008116:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008118:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800811a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800811c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008120:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008122:	e002      	b.n	800812a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008124:	4b05      	ldr	r3, [pc, #20]	; (800813c <HAL_RCC_GetSysClockFreq+0x184>)
 8008126:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800812a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800812c:	4618      	mov	r0, r3
 800812e:	3740      	adds	r7, #64	; 0x40
 8008130:	46bd      	mov	sp, r7
 8008132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008136:	bf00      	nop
 8008138:	40023800 	.word	0x40023800
 800813c:	00f42400 	.word	0x00f42400
 8008140:	017d7840 	.word	0x017d7840

08008144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008144:	b480      	push	{r7}
 8008146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008148:	4b03      	ldr	r3, [pc, #12]	; (8008158 <HAL_RCC_GetHCLKFreq+0x14>)
 800814a:	681b      	ldr	r3, [r3, #0]
}
 800814c:	4618      	mov	r0, r3
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	20000004 	.word	0x20000004

0800815c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008160:	f7ff fff0 	bl	8008144 <HAL_RCC_GetHCLKFreq>
 8008164:	4602      	mov	r2, r0
 8008166:	4b05      	ldr	r3, [pc, #20]	; (800817c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	0a9b      	lsrs	r3, r3, #10
 800816c:	f003 0307 	and.w	r3, r3, #7
 8008170:	4903      	ldr	r1, [pc, #12]	; (8008180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008172:	5ccb      	ldrb	r3, [r1, r3]
 8008174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008178:	4618      	mov	r0, r3
 800817a:	bd80      	pop	{r7, pc}
 800817c:	40023800 	.word	0x40023800
 8008180:	08010af8 	.word	0x08010af8

08008184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008188:	f7ff ffdc 	bl	8008144 <HAL_RCC_GetHCLKFreq>
 800818c:	4602      	mov	r2, r0
 800818e:	4b05      	ldr	r3, [pc, #20]	; (80081a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	0b5b      	lsrs	r3, r3, #13
 8008194:	f003 0307 	and.w	r3, r3, #7
 8008198:	4903      	ldr	r1, [pc, #12]	; (80081a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800819a:	5ccb      	ldrb	r3, [r1, r3]
 800819c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	40023800 	.word	0x40023800
 80081a8:	08010af8 	.word	0x08010af8

080081ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b082      	sub	sp, #8
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d101      	bne.n	80081be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e0a7      	b.n	800830e <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a55      	ldr	r2, [pc, #340]	; (8008318 <HAL_TIM_Base_Init+0x16c>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d027      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081d0:	d022      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a51      	ldr	r2, [pc, #324]	; (800831c <HAL_TIM_Base_Init+0x170>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d01d      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a4f      	ldr	r2, [pc, #316]	; (8008320 <HAL_TIM_Base_Init+0x174>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d018      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a4e      	ldr	r2, [pc, #312]	; (8008324 <HAL_TIM_Base_Init+0x178>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a4c      	ldr	r2, [pc, #304]	; (8008328 <HAL_TIM_Base_Init+0x17c>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d00e      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a4b      	ldr	r2, [pc, #300]	; (800832c <HAL_TIM_Base_Init+0x180>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d009      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a49      	ldr	r2, [pc, #292]	; (8008330 <HAL_TIM_Base_Init+0x184>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d004      	beq.n	8008218 <HAL_TIM_Base_Init+0x6c>
 800820e:	f240 1113 	movw	r1, #275	; 0x113
 8008212:	4848      	ldr	r0, [pc, #288]	; (8008334 <HAL_TIM_Base_Init+0x188>)
 8008214:	f7fa fdad 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d014      	beq.n	800824a <HAL_TIM_Base_Init+0x9e>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	2b10      	cmp	r3, #16
 8008226:	d010      	beq.n	800824a <HAL_TIM_Base_Init+0x9e>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	2b20      	cmp	r3, #32
 800822e:	d00c      	beq.n	800824a <HAL_TIM_Base_Init+0x9e>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	2b40      	cmp	r3, #64	; 0x40
 8008236:	d008      	beq.n	800824a <HAL_TIM_Base_Init+0x9e>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	2b60      	cmp	r3, #96	; 0x60
 800823e:	d004      	beq.n	800824a <HAL_TIM_Base_Init+0x9e>
 8008240:	f44f 718a 	mov.w	r1, #276	; 0x114
 8008244:	483b      	ldr	r0, [pc, #236]	; (8008334 <HAL_TIM_Base_Init+0x188>)
 8008246:	f7fa fd94 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00e      	beq.n	8008270 <HAL_TIM_Base_Init+0xc4>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800825a:	d009      	beq.n	8008270 <HAL_TIM_Base_Init+0xc4>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	691b      	ldr	r3, [r3, #16]
 8008260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008264:	d004      	beq.n	8008270 <HAL_TIM_Base_Init+0xc4>
 8008266:	f240 1115 	movw	r1, #277	; 0x115
 800826a:	4832      	ldr	r0, [pc, #200]	; (8008334 <HAL_TIM_Base_Init+0x188>)
 800826c:	f7fa fd81 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	699b      	ldr	r3, [r3, #24]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d008      	beq.n	800828a <HAL_TIM_Base_Init+0xde>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	699b      	ldr	r3, [r3, #24]
 800827c:	2b80      	cmp	r3, #128	; 0x80
 800827e:	d004      	beq.n	800828a <HAL_TIM_Base_Init+0xde>
 8008280:	f44f 718b 	mov.w	r1, #278	; 0x116
 8008284:	482b      	ldr	r0, [pc, #172]	; (8008334 <HAL_TIM_Base_Init+0x188>)
 8008286:	f7fa fd74 	bl	8002d72 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	d106      	bne.n	80082a4 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7fb f83c 	bl	800331c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2202      	movs	r2, #2
 80082a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	3304      	adds	r3, #4
 80082b4:	4619      	mov	r1, r3
 80082b6:	4610      	mov	r0, r2
 80082b8:	f001 f8b2 	bl	8009420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2201      	movs	r2, #1
 8008300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3708      	adds	r7, #8
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	40010000 	.word	0x40010000
 800831c:	40000400 	.word	0x40000400
 8008320:	40000800 	.word	0x40000800
 8008324:	40000c00 	.word	0x40000c00
 8008328:	40014000 	.word	0x40014000
 800832c:	40014400 	.word	0x40014400
 8008330:	40014800 	.word	0x40014800
 8008334:	08010a38 	.word	0x08010a38

08008338 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a3d      	ldr	r2, [pc, #244]	; (800843c <HAL_TIM_Base_Start_IT+0x104>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d027      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008352:	d022      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a39      	ldr	r2, [pc, #228]	; (8008440 <HAL_TIM_Base_Start_IT+0x108>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d01d      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a38      	ldr	r2, [pc, #224]	; (8008444 <HAL_TIM_Base_Start_IT+0x10c>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d018      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a36      	ldr	r2, [pc, #216]	; (8008448 <HAL_TIM_Base_Start_IT+0x110>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d013      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a35      	ldr	r2, [pc, #212]	; (800844c <HAL_TIM_Base_Start_IT+0x114>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d00e      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a33      	ldr	r2, [pc, #204]	; (8008450 <HAL_TIM_Base_Start_IT+0x118>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d009      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a32      	ldr	r2, [pc, #200]	; (8008454 <HAL_TIM_Base_Start_IT+0x11c>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d004      	beq.n	800839a <HAL_TIM_Base_Start_IT+0x62>
 8008390:	f240 11cf 	movw	r1, #463	; 0x1cf
 8008394:	4830      	ldr	r0, [pc, #192]	; (8008458 <HAL_TIM_Base_Start_IT+0x120>)
 8008396:	f7fa fcec 	bl	8002d72 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d001      	beq.n	80083aa <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e044      	b.n	8008434 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2202      	movs	r2, #2
 80083ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68da      	ldr	r2, [r3, #12]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f042 0201 	orr.w	r2, r2, #1
 80083c0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a1d      	ldr	r2, [pc, #116]	; (800843c <HAL_TIM_Base_Start_IT+0x104>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d018      	beq.n	80083fe <HAL_TIM_Base_Start_IT+0xc6>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083d4:	d013      	beq.n	80083fe <HAL_TIM_Base_Start_IT+0xc6>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a19      	ldr	r2, [pc, #100]	; (8008440 <HAL_TIM_Base_Start_IT+0x108>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d00e      	beq.n	80083fe <HAL_TIM_Base_Start_IT+0xc6>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a17      	ldr	r2, [pc, #92]	; (8008444 <HAL_TIM_Base_Start_IT+0x10c>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d009      	beq.n	80083fe <HAL_TIM_Base_Start_IT+0xc6>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a16      	ldr	r2, [pc, #88]	; (8008448 <HAL_TIM_Base_Start_IT+0x110>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d004      	beq.n	80083fe <HAL_TIM_Base_Start_IT+0xc6>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a14      	ldr	r2, [pc, #80]	; (800844c <HAL_TIM_Base_Start_IT+0x114>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d111      	bne.n	8008422 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f003 0307 	and.w	r3, r3, #7
 8008408:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2b06      	cmp	r3, #6
 800840e:	d010      	beq.n	8008432 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f042 0201 	orr.w	r2, r2, #1
 800841e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008420:	e007      	b.n	8008432 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f042 0201 	orr.w	r2, r2, #1
 8008430:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	40010000 	.word	0x40010000
 8008440:	40000400 	.word	0x40000400
 8008444:	40000800 	.word	0x40000800
 8008448:	40000c00 	.word	0x40000c00
 800844c:	40014000 	.word	0x40014000
 8008450:	40014400 	.word	0x40014400
 8008454:	40014800 	.word	0x40014800
 8008458:	08010a38 	.word	0x08010a38

0800845c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d101      	bne.n	800846e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e0a7      	b.n	80085be <HAL_TIM_PWM_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a55      	ldr	r2, [pc, #340]	; (80085c8 <HAL_TIM_PWM_Init+0x16c>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d027      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008480:	d022      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a51      	ldr	r2, [pc, #324]	; (80085cc <HAL_TIM_PWM_Init+0x170>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d01d      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a4f      	ldr	r2, [pc, #316]	; (80085d0 <HAL_TIM_PWM_Init+0x174>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d018      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a4e      	ldr	r2, [pc, #312]	; (80085d4 <HAL_TIM_PWM_Init+0x178>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d013      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a4c      	ldr	r2, [pc, #304]	; (80085d8 <HAL_TIM_PWM_Init+0x17c>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d00e      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a4b      	ldr	r2, [pc, #300]	; (80085dc <HAL_TIM_PWM_Init+0x180>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d009      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a49      	ldr	r2, [pc, #292]	; (80085e0 <HAL_TIM_PWM_Init+0x184>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d004      	beq.n	80084c8 <HAL_TIM_PWM_Init+0x6c>
 80084be:	f240 5129 	movw	r1, #1321	; 0x529
 80084c2:	4848      	ldr	r0, [pc, #288]	; (80085e4 <HAL_TIM_PWM_Init+0x188>)
 80084c4:	f7fa fc55 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d014      	beq.n	80084fa <HAL_TIM_PWM_Init+0x9e>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	2b10      	cmp	r3, #16
 80084d6:	d010      	beq.n	80084fa <HAL_TIM_PWM_Init+0x9e>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	2b20      	cmp	r3, #32
 80084de:	d00c      	beq.n	80084fa <HAL_TIM_PWM_Init+0x9e>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	2b40      	cmp	r3, #64	; 0x40
 80084e6:	d008      	beq.n	80084fa <HAL_TIM_PWM_Init+0x9e>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	2b60      	cmp	r3, #96	; 0x60
 80084ee:	d004      	beq.n	80084fa <HAL_TIM_PWM_Init+0x9e>
 80084f0:	f240 512a 	movw	r1, #1322	; 0x52a
 80084f4:	483b      	ldr	r0, [pc, #236]	; (80085e4 <HAL_TIM_PWM_Init+0x188>)
 80084f6:	f7fa fc3c 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d00e      	beq.n	8008520 <HAL_TIM_PWM_Init+0xc4>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800850a:	d009      	beq.n	8008520 <HAL_TIM_PWM_Init+0xc4>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008514:	d004      	beq.n	8008520 <HAL_TIM_PWM_Init+0xc4>
 8008516:	f240 512b 	movw	r1, #1323	; 0x52b
 800851a:	4832      	ldr	r0, [pc, #200]	; (80085e4 <HAL_TIM_PWM_Init+0x188>)
 800851c:	f7fa fc29 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d008      	beq.n	800853a <HAL_TIM_PWM_Init+0xde>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	699b      	ldr	r3, [r3, #24]
 800852c:	2b80      	cmp	r3, #128	; 0x80
 800852e:	d004      	beq.n	800853a <HAL_TIM_PWM_Init+0xde>
 8008530:	f240 512c 	movw	r1, #1324	; 0x52c
 8008534:	482b      	ldr	r0, [pc, #172]	; (80085e4 <HAL_TIM_PWM_Init+0x188>)
 8008536:	f7fa fc1c 	bl	8002d72 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008540:	b2db      	uxtb	r3, r3
 8008542:	2b00      	cmp	r3, #0
 8008544:	d106      	bne.n	8008554 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 f84a 	bl	80085e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2202      	movs	r2, #2
 8008558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	3304      	adds	r3, #4
 8008564:	4619      	mov	r1, r3
 8008566:	4610      	mov	r0, r2
 8008568:	f000 ff5a 	bl	8009420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085bc:	2300      	movs	r3, #0
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	40010000 	.word	0x40010000
 80085cc:	40000400 	.word	0x40000400
 80085d0:	40000800 	.word	0x40000800
 80085d4:	40000c00 	.word	0x40000c00
 80085d8:	40014000 	.word	0x40014000
 80085dc:	40014400 	.word	0x40014400
 80085e0:	40014800 	.word	0x40014800
 80085e4:	08010a38 	.word	0x08010a38

080085e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80085f0:	bf00      	nop
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a8a      	ldr	r2, [pc, #552]	; (8008834 <HAL_TIM_PWM_Start+0x238>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d10b      	bne.n	8008628 <HAL_TIM_PWM_Start+0x2c>
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d06c      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2b04      	cmp	r3, #4
 800861a:	d069      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	2b08      	cmp	r3, #8
 8008620:	d066      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2b0c      	cmp	r3, #12
 8008626:	d063      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008630:	d10b      	bne.n	800864a <HAL_TIM_PWM_Start+0x4e>
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d05b      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	2b04      	cmp	r3, #4
 800863c:	d058      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	2b08      	cmp	r3, #8
 8008642:	d055      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	2b0c      	cmp	r3, #12
 8008648:	d052      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a7a      	ldr	r2, [pc, #488]	; (8008838 <HAL_TIM_PWM_Start+0x23c>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d10b      	bne.n	800866c <HAL_TIM_PWM_Start+0x70>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d04a      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	2b04      	cmp	r3, #4
 800865e:	d047      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	2b08      	cmp	r3, #8
 8008664:	d044      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	2b0c      	cmp	r3, #12
 800866a:	d041      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a72      	ldr	r2, [pc, #456]	; (800883c <HAL_TIM_PWM_Start+0x240>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d10b      	bne.n	800868e <HAL_TIM_PWM_Start+0x92>
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d039      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	2b04      	cmp	r3, #4
 8008680:	d036      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b08      	cmp	r3, #8
 8008686:	d033      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	2b0c      	cmp	r3, #12
 800868c:	d030      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a6b      	ldr	r2, [pc, #428]	; (8008840 <HAL_TIM_PWM_Start+0x244>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d10b      	bne.n	80086b0 <HAL_TIM_PWM_Start+0xb4>
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d028      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	2b04      	cmp	r3, #4
 80086a2:	d025      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	2b08      	cmp	r3, #8
 80086a8:	d022      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	2b0c      	cmp	r3, #12
 80086ae:	d01f      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a63      	ldr	r2, [pc, #396]	; (8008844 <HAL_TIM_PWM_Start+0x248>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d105      	bne.n	80086c6 <HAL_TIM_PWM_Start+0xca>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d017      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2b04      	cmp	r3, #4
 80086c4:	d014      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a5f      	ldr	r2, [pc, #380]	; (8008848 <HAL_TIM_PWM_Start+0x24c>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d102      	bne.n	80086d6 <HAL_TIM_PWM_Start+0xda>
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d00c      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a5c      	ldr	r2, [pc, #368]	; (800884c <HAL_TIM_PWM_Start+0x250>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d102      	bne.n	80086e6 <HAL_TIM_PWM_Start+0xea>
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d004      	beq.n	80086f0 <HAL_TIM_PWM_Start+0xf4>
 80086e6:	f240 51af 	movw	r1, #1455	; 0x5af
 80086ea:	4859      	ldr	r0, [pc, #356]	; (8008850 <HAL_TIM_PWM_Start+0x254>)
 80086ec:	f7fa fb41 	bl	8002d72 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d109      	bne.n	800870a <HAL_TIM_PWM_Start+0x10e>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b01      	cmp	r3, #1
 8008700:	bf14      	ite	ne
 8008702:	2301      	movne	r3, #1
 8008704:	2300      	moveq	r3, #0
 8008706:	b2db      	uxtb	r3, r3
 8008708:	e022      	b.n	8008750 <HAL_TIM_PWM_Start+0x154>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b04      	cmp	r3, #4
 800870e:	d109      	bne.n	8008724 <HAL_TIM_PWM_Start+0x128>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b01      	cmp	r3, #1
 800871a:	bf14      	ite	ne
 800871c:	2301      	movne	r3, #1
 800871e:	2300      	moveq	r3, #0
 8008720:	b2db      	uxtb	r3, r3
 8008722:	e015      	b.n	8008750 <HAL_TIM_PWM_Start+0x154>
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	2b08      	cmp	r3, #8
 8008728:	d109      	bne.n	800873e <HAL_TIM_PWM_Start+0x142>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008730:	b2db      	uxtb	r3, r3
 8008732:	2b01      	cmp	r3, #1
 8008734:	bf14      	ite	ne
 8008736:	2301      	movne	r3, #1
 8008738:	2300      	moveq	r3, #0
 800873a:	b2db      	uxtb	r3, r3
 800873c:	e008      	b.n	8008750 <HAL_TIM_PWM_Start+0x154>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008744:	b2db      	uxtb	r3, r3
 8008746:	2b01      	cmp	r3, #1
 8008748:	bf14      	ite	ne
 800874a:	2301      	movne	r3, #1
 800874c:	2300      	moveq	r3, #0
 800874e:	b2db      	uxtb	r3, r3
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <HAL_TIM_PWM_Start+0x15c>
  {
    return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e068      	b.n	800882a <HAL_TIM_PWM_Start+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d104      	bne.n	8008768 <HAL_TIM_PWM_Start+0x16c>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2202      	movs	r2, #2
 8008762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008766:	e013      	b.n	8008790 <HAL_TIM_PWM_Start+0x194>
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	2b04      	cmp	r3, #4
 800876c:	d104      	bne.n	8008778 <HAL_TIM_PWM_Start+0x17c>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2202      	movs	r2, #2
 8008772:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008776:	e00b      	b.n	8008790 <HAL_TIM_PWM_Start+0x194>
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	2b08      	cmp	r3, #8
 800877c:	d104      	bne.n	8008788 <HAL_TIM_PWM_Start+0x18c>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2202      	movs	r2, #2
 8008782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008786:	e003      	b.n	8008790 <HAL_TIM_PWM_Start+0x194>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2202      	movs	r2, #2
 800878c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2201      	movs	r2, #1
 8008796:	6839      	ldr	r1, [r7, #0]
 8008798:	4618      	mov	r0, r3
 800879a:	f001 f971 	bl	8009a80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a24      	ldr	r2, [pc, #144]	; (8008834 <HAL_TIM_PWM_Start+0x238>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d107      	bne.n	80087b8 <HAL_TIM_PWM_Start+0x1bc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a1d      	ldr	r2, [pc, #116]	; (8008834 <HAL_TIM_PWM_Start+0x238>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d018      	beq.n	80087f4 <HAL_TIM_PWM_Start+0x1f8>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087ca:	d013      	beq.n	80087f4 <HAL_TIM_PWM_Start+0x1f8>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a19      	ldr	r2, [pc, #100]	; (8008838 <HAL_TIM_PWM_Start+0x23c>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d00e      	beq.n	80087f4 <HAL_TIM_PWM_Start+0x1f8>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a18      	ldr	r2, [pc, #96]	; (800883c <HAL_TIM_PWM_Start+0x240>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d009      	beq.n	80087f4 <HAL_TIM_PWM_Start+0x1f8>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a16      	ldr	r2, [pc, #88]	; (8008840 <HAL_TIM_PWM_Start+0x244>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d004      	beq.n	80087f4 <HAL_TIM_PWM_Start+0x1f8>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a15      	ldr	r2, [pc, #84]	; (8008844 <HAL_TIM_PWM_Start+0x248>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d111      	bne.n	8008818 <HAL_TIM_PWM_Start+0x21c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	f003 0307 	and.w	r3, r3, #7
 80087fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2b06      	cmp	r3, #6
 8008804:	d010      	beq.n	8008828 <HAL_TIM_PWM_Start+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f042 0201 	orr.w	r2, r2, #1
 8008814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008816:	e007      	b.n	8008828 <HAL_TIM_PWM_Start+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f042 0201 	orr.w	r2, r2, #1
 8008826:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop
 8008834:	40010000 	.word	0x40010000
 8008838:	40000400 	.word	0x40000400
 800883c:	40000800 	.word	0x40000800
 8008840:	40000c00 	.word	0x40000c00
 8008844:	40014000 	.word	0x40014000
 8008848:	40014400 	.word	0x40014400
 800884c:	40014800 	.word	0x40014800
 8008850:	08010a38 	.word	0x08010a38

08008854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	691b      	ldr	r3, [r3, #16]
 8008862:	f003 0302 	and.w	r3, r3, #2
 8008866:	2b02      	cmp	r3, #2
 8008868:	d122      	bne.n	80088b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	f003 0302 	and.w	r3, r3, #2
 8008874:	2b02      	cmp	r3, #2
 8008876:	d11b      	bne.n	80088b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f06f 0202 	mvn.w	r2, #2
 8008880:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2201      	movs	r2, #1
 8008886:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	699b      	ldr	r3, [r3, #24]
 800888e:	f003 0303 	and.w	r3, r3, #3
 8008892:	2b00      	cmp	r3, #0
 8008894:	d003      	beq.n	800889e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 fda4 	bl	80093e4 <HAL_TIM_IC_CaptureCallback>
 800889c:	e005      	b.n	80088aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fd96 	bl	80093d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 fda7 	bl	80093f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2200      	movs	r2, #0
 80088ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	f003 0304 	and.w	r3, r3, #4
 80088ba:	2b04      	cmp	r3, #4
 80088bc:	d122      	bne.n	8008904 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	f003 0304 	and.w	r3, r3, #4
 80088c8:	2b04      	cmp	r3, #4
 80088ca:	d11b      	bne.n	8008904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f06f 0204 	mvn.w	r2, #4
 80088d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2202      	movs	r2, #2
 80088da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d003      	beq.n	80088f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 fd7a 	bl	80093e4 <HAL_TIM_IC_CaptureCallback>
 80088f0:	e005      	b.n	80088fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 fd6c 	bl	80093d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 fd7d 	bl	80093f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2200      	movs	r2, #0
 8008902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	f003 0308 	and.w	r3, r3, #8
 800890e:	2b08      	cmp	r3, #8
 8008910:	d122      	bne.n	8008958 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	2b08      	cmp	r3, #8
 800891e:	d11b      	bne.n	8008958 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f06f 0208 	mvn.w	r2, #8
 8008928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2204      	movs	r2, #4
 800892e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	69db      	ldr	r3, [r3, #28]
 8008936:	f003 0303 	and.w	r3, r3, #3
 800893a:	2b00      	cmp	r3, #0
 800893c:	d003      	beq.n	8008946 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 fd50 	bl	80093e4 <HAL_TIM_IC_CaptureCallback>
 8008944:	e005      	b.n	8008952 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fd42 	bl	80093d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 fd53 	bl	80093f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	f003 0310 	and.w	r3, r3, #16
 8008962:	2b10      	cmp	r3, #16
 8008964:	d122      	bne.n	80089ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	f003 0310 	and.w	r3, r3, #16
 8008970:	2b10      	cmp	r3, #16
 8008972:	d11b      	bne.n	80089ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f06f 0210 	mvn.w	r2, #16
 800897c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2208      	movs	r2, #8
 8008982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	69db      	ldr	r3, [r3, #28]
 800898a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800898e:	2b00      	cmp	r3, #0
 8008990:	d003      	beq.n	800899a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fd26 	bl	80093e4 <HAL_TIM_IC_CaptureCallback>
 8008998:	e005      	b.n	80089a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 fd18 	bl	80093d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 fd29 	bl	80093f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2200      	movs	r2, #0
 80089aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d10e      	bne.n	80089d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	f003 0301 	and.w	r3, r3, #1
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d107      	bne.n	80089d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f06f 0201 	mvn.w	r2, #1
 80089d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f7f9 fdbc 	bl	8002550 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e2:	2b80      	cmp	r3, #128	; 0x80
 80089e4:	d10e      	bne.n	8008a04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089f0:	2b80      	cmp	r3, #128	; 0x80
 80089f2:	d107      	bne.n	8008a04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f001 fa38 	bl	8009e74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	691b      	ldr	r3, [r3, #16]
 8008a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a0e:	2b40      	cmp	r3, #64	; 0x40
 8008a10:	d10e      	bne.n	8008a30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a1c:	2b40      	cmp	r3, #64	; 0x40
 8008a1e:	d107      	bne.n	8008a30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fcee 	bl	800940c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	f003 0320 	and.w	r3, r3, #32
 8008a3a:	2b20      	cmp	r3, #32
 8008a3c:	d10e      	bne.n	8008a5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b20      	cmp	r3, #32
 8008a4a:	d107      	bne.n	8008a5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f06f 0220 	mvn.w	r2, #32
 8008a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f001 fa02 	bl	8009e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a5c:	bf00      	nop
 8008a5e:	3708      	adds	r7, #8
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b086      	sub	sp, #24
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	60b9      	str	r1, [r7, #8]
 8008a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a70:	2300      	movs	r3, #0
 8008a72:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d010      	beq.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x38>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b04      	cmp	r3, #4
 8008a7e:	d00d      	beq.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x38>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b08      	cmp	r3, #8
 8008a84:	d00a      	beq.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x38>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2b0c      	cmp	r3, #12
 8008a8a:	d007      	beq.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x38>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b3c      	cmp	r3, #60	; 0x3c
 8008a90:	d004      	beq.n	8008a9c <HAL_TIM_PWM_ConfigChannel+0x38>
 8008a92:	f241 0177 	movw	r1, #4215	; 0x1077
 8008a96:	4893      	ldr	r0, [pc, #588]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008a98:	f7fa f96b 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2b60      	cmp	r3, #96	; 0x60
 8008aa2:	d008      	beq.n	8008ab6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b70      	cmp	r3, #112	; 0x70
 8008aaa:	d004      	beq.n	8008ab6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8008aac:	f241 0178 	movw	r1, #4216	; 0x1078
 8008ab0:	488c      	ldr	r0, [pc, #560]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008ab2:	f7fa f95e 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d008      	beq.n	8008ad0 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d004      	beq.n	8008ad0 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8008ac6:	f241 0179 	movw	r1, #4217	; 0x1079
 8008aca:	4886      	ldr	r0, [pc, #536]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008acc:	f7fa f951 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	691b      	ldr	r3, [r3, #16]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d008      	beq.n	8008aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	2b04      	cmp	r3, #4
 8008ade:	d004      	beq.n	8008aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8008ae0:	f241 017a 	movw	r1, #4218	; 0x107a
 8008ae4:	487f      	ldr	r0, [pc, #508]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008ae6:	f7fa f944 	bl	8002d72 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d101      	bne.n	8008af8 <HAL_TIM_PWM_ConfigChannel+0x94>
 8008af4:	2302      	movs	r3, #2
 8008af6:	e14c      	b.n	8008d92 <HAL_TIM_PWM_ConfigChannel+0x32e>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2b0c      	cmp	r3, #12
 8008b04:	f200 813d 	bhi.w	8008d82 <HAL_TIM_PWM_ConfigChannel+0x31e>
 8008b08:	a201      	add	r2, pc, #4	; (adr r2, 8008b10 <HAL_TIM_PWM_ConfigChannel+0xac>)
 8008b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b0e:	bf00      	nop
 8008b10:	08008b45 	.word	0x08008b45
 8008b14:	08008d83 	.word	0x08008d83
 8008b18:	08008d83 	.word	0x08008d83
 8008b1c:	08008d83 	.word	0x08008d83
 8008b20:	08008bdf 	.word	0x08008bdf
 8008b24:	08008d83 	.word	0x08008d83
 8008b28:	08008d83 	.word	0x08008d83
 8008b2c:	08008d83 	.word	0x08008d83
 8008b30:	08008c67 	.word	0x08008c67
 8008b34:	08008d83 	.word	0x08008d83
 8008b38:	08008d83 	.word	0x08008d83
 8008b3c:	08008d83 	.word	0x08008d83
 8008b40:	08008d05 	.word	0x08008d05
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a67      	ldr	r2, [pc, #412]	; (8008ce8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d027      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b56:	d022      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a63      	ldr	r2, [pc, #396]	; (8008cec <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d01d      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a62      	ldr	r2, [pc, #392]	; (8008cf0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d018      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a60      	ldr	r2, [pc, #384]	; (8008cf4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d013      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a5f      	ldr	r2, [pc, #380]	; (8008cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d00e      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a5d      	ldr	r2, [pc, #372]	; (8008cfc <HAL_TIM_PWM_ConfigChannel+0x298>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d009      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a5c      	ldr	r2, [pc, #368]	; (8008d00 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d004      	beq.n	8008b9e <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008b94:	f241 0184 	movw	r1, #4228	; 0x1084
 8008b98:	4852      	ldr	r0, [pc, #328]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008b9a:	f7fa f8ea 	bl	8002d72 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68b9      	ldr	r1, [r7, #8]
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 fcbb 	bl	8009520 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	699a      	ldr	r2, [r3, #24]
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f042 0208 	orr.w	r2, r2, #8
 8008bb8:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	699a      	ldr	r2, [r3, #24]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f022 0204 	bic.w	r2, r2, #4
 8008bc8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	6999      	ldr	r1, [r3, #24]
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	691a      	ldr	r2, [r3, #16]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	430a      	orrs	r2, r1
 8008bda:	619a      	str	r2, [r3, #24]
      break;
 8008bdc:	e0d4      	b.n	8008d88 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a41      	ldr	r2, [pc, #260]	; (8008ce8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d01d      	beq.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bf0:	d018      	beq.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a3d      	ldr	r2, [pc, #244]	; (8008cec <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d013      	beq.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a3b      	ldr	r2, [pc, #236]	; (8008cf0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d00e      	beq.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a3a      	ldr	r2, [pc, #232]	; (8008cf4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d009      	beq.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a38      	ldr	r2, [pc, #224]	; (8008cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d004      	beq.n	8008c24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008c1a:	f241 0195 	movw	r1, #4245	; 0x1095
 8008c1e:	4831      	ldr	r0, [pc, #196]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008c20:	f7fa f8a7 	bl	8002d72 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	68b9      	ldr	r1, [r7, #8]
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f000 fd08 	bl	8009640 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	699a      	ldr	r2, [r3, #24]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	699a      	ldr	r2, [r3, #24]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	6999      	ldr	r1, [r3, #24]
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	021a      	lsls	r2, r3, #8
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	619a      	str	r2, [r3, #24]
      break;
 8008c64:	e090      	b.n	8008d88 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a1f      	ldr	r2, [pc, #124]	; (8008ce8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d018      	beq.n	8008ca2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c78:	d013      	beq.n	8008ca2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a1b      	ldr	r2, [pc, #108]	; (8008cec <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d00e      	beq.n	8008ca2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a19      	ldr	r2, [pc, #100]	; (8008cf0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d009      	beq.n	8008ca2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a18      	ldr	r2, [pc, #96]	; (8008cf4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d004      	beq.n	8008ca2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008c98:	f241 01a6 	movw	r1, #4262	; 0x10a6
 8008c9c:	4811      	ldr	r0, [pc, #68]	; (8008ce4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008c9e:	f7fa f868 	bl	8002d72 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68b9      	ldr	r1, [r7, #8]
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f000 fd5d 	bl	8009768 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	69da      	ldr	r2, [r3, #28]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f042 0208 	orr.w	r2, r2, #8
 8008cbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	69da      	ldr	r2, [r3, #28]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f022 0204 	bic.w	r2, r2, #4
 8008ccc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	69d9      	ldr	r1, [r3, #28]
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	691a      	ldr	r2, [r3, #16]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	430a      	orrs	r2, r1
 8008cde:	61da      	str	r2, [r3, #28]
      break;
 8008ce0:	e052      	b.n	8008d88 <HAL_TIM_PWM_ConfigChannel+0x324>
 8008ce2:	bf00      	nop
 8008ce4:	08010a38 	.word	0x08010a38
 8008ce8:	40010000 	.word	0x40010000
 8008cec:	40000400 	.word	0x40000400
 8008cf0:	40000800 	.word	0x40000800
 8008cf4:	40000c00 	.word	0x40000c00
 8008cf8:	40014000 	.word	0x40014000
 8008cfc:	40014400 	.word	0x40014400
 8008d00:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a24      	ldr	r2, [pc, #144]	; (8008d9c <HAL_TIM_PWM_ConfigChannel+0x338>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d018      	beq.n	8008d40 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d16:	d013      	beq.n	8008d40 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a20      	ldr	r2, [pc, #128]	; (8008da0 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d00e      	beq.n	8008d40 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a1f      	ldr	r2, [pc, #124]	; (8008da4 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d009      	beq.n	8008d40 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a1d      	ldr	r2, [pc, #116]	; (8008da8 <HAL_TIM_PWM_ConfigChannel+0x344>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d004      	beq.n	8008d40 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008d36:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8008d3a:	481c      	ldr	r0, [pc, #112]	; (8008dac <HAL_TIM_PWM_ConfigChannel+0x348>)
 8008d3c:	f7fa f819 	bl	8002d72 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68b9      	ldr	r1, [r7, #8]
 8008d46:	4618      	mov	r0, r3
 8008d48:	f000 fda2 	bl	8009890 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	69da      	ldr	r2, [r3, #28]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d5a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	69da      	ldr	r2, [r3, #28]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	69d9      	ldr	r1, [r3, #28]
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	021a      	lsls	r2, r3, #8
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	430a      	orrs	r2, r1
 8008d7e:	61da      	str	r2, [r3, #28]
      break;
 8008d80:	e002      	b.n	8008d88 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      status = HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	75fb      	strb	r3, [r7, #23]
      break;
 8008d86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3718      	adds	r7, #24
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
 8008d9a:	bf00      	nop
 8008d9c:	40010000 	.word	0x40010000
 8008da0:	40000400 	.word	0x40000400
 8008da4:	40000800 	.word	0x40000800
 8008da8:	40000c00 	.word	0x40000c00
 8008dac:	08010a38 	.word	0x08010a38

08008db0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d101      	bne.n	8008dcc <HAL_TIM_ConfigClockSource+0x1c>
 8008dc8:	2302      	movs	r3, #2
 8008dca:	e2f0      	b.n	80093ae <HAL_TIM_ConfigClockSource+0x5fe>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de4:	d029      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2b70      	cmp	r3, #112	; 0x70
 8008dec:	d025      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008df6:	d020      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b40      	cmp	r3, #64	; 0x40
 8008dfe:	d01c      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b50      	cmp	r3, #80	; 0x50
 8008e06:	d018      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	2b60      	cmp	r3, #96	; 0x60
 8008e0e:	d014      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d010      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2b10      	cmp	r3, #16
 8008e1e:	d00c      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2b20      	cmp	r3, #32
 8008e26:	d008      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b30      	cmp	r3, #48	; 0x30
 8008e2e:	d004      	beq.n	8008e3a <HAL_TIM_ConfigClockSource+0x8a>
 8008e30:	f241 41b7 	movw	r1, #5303	; 0x14b7
 8008e34:	487c      	ldr	r0, [pc, #496]	; (8009028 <HAL_TIM_ConfigClockSource+0x278>)
 8008e36:	f7f9 ff9c 	bl	8002d72 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008e48:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e50:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68ba      	ldr	r2, [r7, #8]
 8008e58:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e62:	f000 80f1 	beq.w	8009048 <HAL_TIM_ConfigClockSource+0x298>
 8008e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e6a:	f200 8293 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e72:	d02d      	beq.n	8008ed0 <HAL_TIM_ConfigClockSource+0x120>
 8008e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e78:	f200 828c 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008e7c:	2b70      	cmp	r3, #112	; 0x70
 8008e7e:	d05d      	beq.n	8008f3c <HAL_TIM_ConfigClockSource+0x18c>
 8008e80:	2b70      	cmp	r3, #112	; 0x70
 8008e82:	f200 8287 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008e86:	2b60      	cmp	r3, #96	; 0x60
 8008e88:	f000 81a0 	beq.w	80091cc <HAL_TIM_ConfigClockSource+0x41c>
 8008e8c:	2b60      	cmp	r3, #96	; 0x60
 8008e8e:	f200 8281 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008e92:	2b50      	cmp	r3, #80	; 0x50
 8008e94:	f000 8144 	beq.w	8009120 <HAL_TIM_ConfigClockSource+0x370>
 8008e98:	2b50      	cmp	r3, #80	; 0x50
 8008e9a:	f200 827b 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008e9e:	2b40      	cmp	r3, #64	; 0x40
 8008ea0:	f000 81f6 	beq.w	8009290 <HAL_TIM_ConfigClockSource+0x4e0>
 8008ea4:	2b40      	cmp	r3, #64	; 0x40
 8008ea6:	f200 8275 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008eaa:	2b30      	cmp	r3, #48	; 0x30
 8008eac:	f000 8246 	beq.w	800933c <HAL_TIM_ConfigClockSource+0x58c>
 8008eb0:	2b30      	cmp	r3, #48	; 0x30
 8008eb2:	f200 826f 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008eb6:	2b20      	cmp	r3, #32
 8008eb8:	f000 8240 	beq.w	800933c <HAL_TIM_ConfigClockSource+0x58c>
 8008ebc:	2b20      	cmp	r3, #32
 8008ebe:	f200 8269 	bhi.w	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	f000 823a 	beq.w	800933c <HAL_TIM_ConfigClockSource+0x58c>
 8008ec8:	2b10      	cmp	r3, #16
 8008eca:	f000 8237 	beq.w	800933c <HAL_TIM_ConfigClockSource+0x58c>
 8008ece:	e261      	b.n	8009394 <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a55      	ldr	r2, [pc, #340]	; (800902c <HAL_TIM_ConfigClockSource+0x27c>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	f000 825f 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ee4:	f000 8259 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a50      	ldr	r2, [pc, #320]	; (8009030 <HAL_TIM_ConfigClockSource+0x280>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	f000 8253 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a4e      	ldr	r2, [pc, #312]	; (8009034 <HAL_TIM_ConfigClockSource+0x284>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	f000 824d 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a4c      	ldr	r2, [pc, #304]	; (8009038 <HAL_TIM_ConfigClockSource+0x288>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	f000 8247 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a4a      	ldr	r2, [pc, #296]	; (800903c <HAL_TIM_ConfigClockSource+0x28c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	f000 8241 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a48      	ldr	r2, [pc, #288]	; (8009040 <HAL_TIM_ConfigClockSource+0x290>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	f000 823b 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a46      	ldr	r2, [pc, #280]	; (8009044 <HAL_TIM_ConfigClockSource+0x294>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	f000 8235 	beq.w	800939a <HAL_TIM_ConfigClockSource+0x5ea>
 8008f30:	f241 41c3 	movw	r1, #5315	; 0x14c3
 8008f34:	483c      	ldr	r0, [pc, #240]	; (8009028 <HAL_TIM_ConfigClockSource+0x278>)
 8008f36:	f7f9 ff1c 	bl	8002d72 <assert_failed>
      break;
 8008f3a:	e22e      	b.n	800939a <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a3a      	ldr	r2, [pc, #232]	; (800902c <HAL_TIM_ConfigClockSource+0x27c>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d01d      	beq.n	8008f82 <HAL_TIM_ConfigClockSource+0x1d2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f4e:	d018      	beq.n	8008f82 <HAL_TIM_ConfigClockSource+0x1d2>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a36      	ldr	r2, [pc, #216]	; (8009030 <HAL_TIM_ConfigClockSource+0x280>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d013      	beq.n	8008f82 <HAL_TIM_ConfigClockSource+0x1d2>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a35      	ldr	r2, [pc, #212]	; (8009034 <HAL_TIM_ConfigClockSource+0x284>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d00e      	beq.n	8008f82 <HAL_TIM_ConfigClockSource+0x1d2>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a33      	ldr	r2, [pc, #204]	; (8009038 <HAL_TIM_ConfigClockSource+0x288>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d009      	beq.n	8008f82 <HAL_TIM_ConfigClockSource+0x1d2>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a32      	ldr	r2, [pc, #200]	; (800903c <HAL_TIM_ConfigClockSource+0x28c>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d004      	beq.n	8008f82 <HAL_TIM_ConfigClockSource+0x1d2>
 8008f78:	f241 41ca 	movw	r1, #5322	; 0x14ca
 8008f7c:	482a      	ldr	r0, [pc, #168]	; (8009028 <HAL_TIM_ConfigClockSource+0x278>)
 8008f7e:	f7f9 fef8 	bl	8002d72 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d013      	beq.n	8008fb2 <HAL_TIM_ConfigClockSource+0x202>
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f92:	d00e      	beq.n	8008fb2 <HAL_TIM_ConfigClockSource+0x202>
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f9c:	d009      	beq.n	8008fb2 <HAL_TIM_ConfigClockSource+0x202>
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008fa6:	d004      	beq.n	8008fb2 <HAL_TIM_ConfigClockSource+0x202>
 8008fa8:	f241 41cd 	movw	r1, #5325	; 0x14cd
 8008fac:	481e      	ldr	r0, [pc, #120]	; (8009028 <HAL_TIM_ConfigClockSource+0x278>)
 8008fae:	f7f9 fee0 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fba:	d014      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x236>
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d010      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x236>
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00c      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x236>
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	d008      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x236>
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	2b0a      	cmp	r3, #10
 8008fda:	d004      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x236>
 8008fdc:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8008fe0:	4811      	ldr	r0, [pc, #68]	; (8009028 <HAL_TIM_ConfigClockSource+0x278>)
 8008fe2:	f7f9 fec6 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	2b0f      	cmp	r3, #15
 8008fec:	d904      	bls.n	8008ff8 <HAL_TIM_ConfigClockSource+0x248>
 8008fee:	f241 41cf 	movw	r1, #5327	; 0x14cf
 8008ff2:	480d      	ldr	r0, [pc, #52]	; (8009028 <HAL_TIM_ConfigClockSource+0x278>)
 8008ff4:	f7f9 febd 	bl	8002d72 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6818      	ldr	r0, [r3, #0]
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	6899      	ldr	r1, [r3, #8]
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	685a      	ldr	r2, [r3, #4]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	f000 fd1a 	bl	8009a40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800901a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68ba      	ldr	r2, [r7, #8]
 8009022:	609a      	str	r2, [r3, #8]
      break;
 8009024:	e1ba      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
 8009026:	bf00      	nop
 8009028:	08010a38 	.word	0x08010a38
 800902c:	40010000 	.word	0x40010000
 8009030:	40000400 	.word	0x40000400
 8009034:	40000800 	.word	0x40000800
 8009038:	40000c00 	.word	0x40000c00
 800903c:	40014000 	.word	0x40014000
 8009040:	40014400 	.word	0x40014400
 8009044:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a8a      	ldr	r2, [pc, #552]	; (8009278 <HAL_TIM_ConfigClockSource+0x4c8>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d018      	beq.n	8009084 <HAL_TIM_ConfigClockSource+0x2d4>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800905a:	d013      	beq.n	8009084 <HAL_TIM_ConfigClockSource+0x2d4>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a86      	ldr	r2, [pc, #536]	; (800927c <HAL_TIM_ConfigClockSource+0x4cc>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d00e      	beq.n	8009084 <HAL_TIM_ConfigClockSource+0x2d4>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a85      	ldr	r2, [pc, #532]	; (8009280 <HAL_TIM_ConfigClockSource+0x4d0>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d009      	beq.n	8009084 <HAL_TIM_ConfigClockSource+0x2d4>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a83      	ldr	r2, [pc, #524]	; (8009284 <HAL_TIM_ConfigClockSource+0x4d4>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d004      	beq.n	8009084 <HAL_TIM_ConfigClockSource+0x2d4>
 800907a:	f241 41e2 	movw	r1, #5346	; 0x14e2
 800907e:	4882      	ldr	r0, [pc, #520]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009080:	f7f9 fe77 	bl	8002d72 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d013      	beq.n	80090b4 <HAL_TIM_ConfigClockSource+0x304>
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009094:	d00e      	beq.n	80090b4 <HAL_TIM_ConfigClockSource+0x304>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800909e:	d009      	beq.n	80090b4 <HAL_TIM_ConfigClockSource+0x304>
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80090a8:	d004      	beq.n	80090b4 <HAL_TIM_ConfigClockSource+0x304>
 80090aa:	f241 41e5 	movw	r1, #5349	; 0x14e5
 80090ae:	4876      	ldr	r0, [pc, #472]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 80090b0:	f7f9 fe5f 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090bc:	d014      	beq.n	80090e8 <HAL_TIM_ConfigClockSource+0x338>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d010      	beq.n	80090e8 <HAL_TIM_ConfigClockSource+0x338>
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00c      	beq.n	80090e8 <HAL_TIM_ConfigClockSource+0x338>
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	2b02      	cmp	r3, #2
 80090d4:	d008      	beq.n	80090e8 <HAL_TIM_ConfigClockSource+0x338>
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	2b0a      	cmp	r3, #10
 80090dc:	d004      	beq.n	80090e8 <HAL_TIM_ConfigClockSource+0x338>
 80090de:	f241 41e6 	movw	r1, #5350	; 0x14e6
 80090e2:	4869      	ldr	r0, [pc, #420]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 80090e4:	f7f9 fe45 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	2b0f      	cmp	r3, #15
 80090ee:	d904      	bls.n	80090fa <HAL_TIM_ConfigClockSource+0x34a>
 80090f0:	f241 41e7 	movw	r1, #5351	; 0x14e7
 80090f4:	4864      	ldr	r0, [pc, #400]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 80090f6:	f7f9 fe3c 	bl	8002d72 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6818      	ldr	r0, [r3, #0]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	6899      	ldr	r1, [r3, #8]
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	685a      	ldr	r2, [r3, #4]
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	68db      	ldr	r3, [r3, #12]
 800910a:	f000 fc99 	bl	8009a40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	689a      	ldr	r2, [r3, #8]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800911c:	609a      	str	r2, [r3, #8]
      break;
 800911e:	e13d      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a54      	ldr	r2, [pc, #336]	; (8009278 <HAL_TIM_ConfigClockSource+0x4c8>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d01d      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x3b6>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009132:	d018      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x3b6>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a50      	ldr	r2, [pc, #320]	; (800927c <HAL_TIM_ConfigClockSource+0x4cc>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d013      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x3b6>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a4f      	ldr	r2, [pc, #316]	; (8009280 <HAL_TIM_ConfigClockSource+0x4d0>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d00e      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x3b6>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a4d      	ldr	r2, [pc, #308]	; (8009284 <HAL_TIM_ConfigClockSource+0x4d4>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d009      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x3b6>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a4d      	ldr	r2, [pc, #308]	; (800928c <HAL_TIM_ConfigClockSource+0x4dc>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d004      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x3b6>
 800915c:	f241 41f6 	movw	r1, #5366	; 0x14f6
 8009160:	4849      	ldr	r0, [pc, #292]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009162:	f7f9 fe06 	bl	8002d72 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800916e:	d014      	beq.n	800919a <HAL_TIM_ConfigClockSource+0x3ea>
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d010      	beq.n	800919a <HAL_TIM_ConfigClockSource+0x3ea>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d00c      	beq.n	800919a <HAL_TIM_ConfigClockSource+0x3ea>
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	2b02      	cmp	r3, #2
 8009186:	d008      	beq.n	800919a <HAL_TIM_ConfigClockSource+0x3ea>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	2b0a      	cmp	r3, #10
 800918e:	d004      	beq.n	800919a <HAL_TIM_ConfigClockSource+0x3ea>
 8009190:	f241 41f9 	movw	r1, #5369	; 0x14f9
 8009194:	483c      	ldr	r0, [pc, #240]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009196:	f7f9 fdec 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	2b0f      	cmp	r3, #15
 80091a0:	d904      	bls.n	80091ac <HAL_TIM_ConfigClockSource+0x3fc>
 80091a2:	f241 41fa 	movw	r1, #5370	; 0x14fa
 80091a6:	4838      	ldr	r0, [pc, #224]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 80091a8:	f7f9 fde3 	bl	8002d72 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6818      	ldr	r0, [r3, #0]
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	6859      	ldr	r1, [r3, #4]
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	461a      	mov	r2, r3
 80091ba:	f000 fbc7 	bl	800994c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2150      	movs	r1, #80	; 0x50
 80091c4:	4618      	mov	r0, r3
 80091c6:	f000 fc20 	bl	8009a0a <TIM_ITRx_SetConfig>
      break;
 80091ca:	e0e7      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a29      	ldr	r2, [pc, #164]	; (8009278 <HAL_TIM_ConfigClockSource+0x4c8>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d01d      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x462>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091de:	d018      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x462>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a25      	ldr	r2, [pc, #148]	; (800927c <HAL_TIM_ConfigClockSource+0x4cc>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d013      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x462>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a24      	ldr	r2, [pc, #144]	; (8009280 <HAL_TIM_ConfigClockSource+0x4d0>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d00e      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x462>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a22      	ldr	r2, [pc, #136]	; (8009284 <HAL_TIM_ConfigClockSource+0x4d4>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d009      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x462>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a22      	ldr	r2, [pc, #136]	; (800928c <HAL_TIM_ConfigClockSource+0x4dc>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d004      	beq.n	8009212 <HAL_TIM_ConfigClockSource+0x462>
 8009208:	f241 5106 	movw	r1, #5382	; 0x1506
 800920c:	481e      	ldr	r0, [pc, #120]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 800920e:	f7f9 fdb0 	bl	8002d72 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800921a:	d014      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x496>
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d010      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x496>
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00c      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x496>
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	2b02      	cmp	r3, #2
 8009232:	d008      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x496>
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	2b0a      	cmp	r3, #10
 800923a:	d004      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x496>
 800923c:	f241 5109 	movw	r1, #5385	; 0x1509
 8009240:	4811      	ldr	r0, [pc, #68]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009242:	f7f9 fd96 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	68db      	ldr	r3, [r3, #12]
 800924a:	2b0f      	cmp	r3, #15
 800924c:	d904      	bls.n	8009258 <HAL_TIM_ConfigClockSource+0x4a8>
 800924e:	f241 510a 	movw	r1, #5386	; 0x150a
 8009252:	480d      	ldr	r0, [pc, #52]	; (8009288 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009254:	f7f9 fd8d 	bl	8002d72 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6818      	ldr	r0, [r3, #0]
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	6859      	ldr	r1, [r3, #4]
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	461a      	mov	r2, r3
 8009266:	f000 fba0 	bl	80099aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2160      	movs	r1, #96	; 0x60
 8009270:	4618      	mov	r0, r3
 8009272:	f000 fbca 	bl	8009a0a <TIM_ITRx_SetConfig>
      break;
 8009276:	e091      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
 8009278:	40010000 	.word	0x40010000
 800927c:	40000400 	.word	0x40000400
 8009280:	40000800 	.word	0x40000800
 8009284:	40000c00 	.word	0x40000c00
 8009288:	08010a38 	.word	0x08010a38
 800928c:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a48      	ldr	r2, [pc, #288]	; (80093b8 <HAL_TIM_ConfigClockSource+0x608>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d01d      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0x526>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092a2:	d018      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0x526>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a44      	ldr	r2, [pc, #272]	; (80093bc <HAL_TIM_ConfigClockSource+0x60c>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d013      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0x526>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a43      	ldr	r2, [pc, #268]	; (80093c0 <HAL_TIM_ConfigClockSource+0x610>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d00e      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0x526>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a41      	ldr	r2, [pc, #260]	; (80093c4 <HAL_TIM_ConfigClockSource+0x614>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d009      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0x526>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a40      	ldr	r2, [pc, #256]	; (80093c8 <HAL_TIM_ConfigClockSource+0x618>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d004      	beq.n	80092d6 <HAL_TIM_ConfigClockSource+0x526>
 80092cc:	f241 5116 	movw	r1, #5398	; 0x1516
 80092d0:	483e      	ldr	r0, [pc, #248]	; (80093cc <HAL_TIM_ConfigClockSource+0x61c>)
 80092d2:	f7f9 fd4e 	bl	8002d72 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092de:	d014      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x55a>
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d010      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x55a>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00c      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x55a>
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d008      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x55a>
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	2b0a      	cmp	r3, #10
 80092fe:	d004      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x55a>
 8009300:	f241 5119 	movw	r1, #5401	; 0x1519
 8009304:	4831      	ldr	r0, [pc, #196]	; (80093cc <HAL_TIM_ConfigClockSource+0x61c>)
 8009306:	f7f9 fd34 	bl	8002d72 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	68db      	ldr	r3, [r3, #12]
 800930e:	2b0f      	cmp	r3, #15
 8009310:	d904      	bls.n	800931c <HAL_TIM_ConfigClockSource+0x56c>
 8009312:	f241 511a 	movw	r1, #5402	; 0x151a
 8009316:	482d      	ldr	r0, [pc, #180]	; (80093cc <HAL_TIM_ConfigClockSource+0x61c>)
 8009318:	f7f9 fd2b 	bl	8002d72 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6818      	ldr	r0, [r3, #0]
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	6859      	ldr	r1, [r3, #4]
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	68db      	ldr	r3, [r3, #12]
 8009328:	461a      	mov	r2, r3
 800932a:	f000 fb0f 	bl	800994c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	2140      	movs	r1, #64	; 0x40
 8009334:	4618      	mov	r0, r3
 8009336:	f000 fb68 	bl	8009a0a <TIM_ITRx_SetConfig>
      break;
 800933a:	e02f      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a1d      	ldr	r2, [pc, #116]	; (80093b8 <HAL_TIM_ConfigClockSource+0x608>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d01d      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x5d2>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800934e:	d018      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x5d2>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a19      	ldr	r2, [pc, #100]	; (80093bc <HAL_TIM_ConfigClockSource+0x60c>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d013      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x5d2>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4a18      	ldr	r2, [pc, #96]	; (80093c0 <HAL_TIM_ConfigClockSource+0x610>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d00e      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x5d2>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a16      	ldr	r2, [pc, #88]	; (80093c4 <HAL_TIM_ConfigClockSource+0x614>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d009      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x5d2>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a15      	ldr	r2, [pc, #84]	; (80093c8 <HAL_TIM_ConfigClockSource+0x618>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d004      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x5d2>
 8009378:	f241 5129 	movw	r1, #5417	; 0x1529
 800937c:	4813      	ldr	r0, [pc, #76]	; (80093cc <HAL_TIM_ConfigClockSource+0x61c>)
 800937e:	f7f9 fcf8 	bl	8002d72 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4619      	mov	r1, r3
 800938c:	4610      	mov	r0, r2
 800938e:	f000 fb3c 	bl	8009a0a <TIM_ITRx_SetConfig>
      break;
 8009392:	e003      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	73fb      	strb	r3, [r7, #15]
      break;
 8009398:	e000      	b.n	800939c <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 800939a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2201      	movs	r2, #1
 80093a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80093ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3710      	adds	r7, #16
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	40010000 	.word	0x40010000
 80093bc:	40000400 	.word	0x40000400
 80093c0:	40000800 	.word	0x40000800
 80093c4:	40000c00 	.word	0x40000c00
 80093c8:	40014000 	.word	0x40014000
 80093cc:	08010a38 	.word	0x08010a38

080093d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093d8:	bf00      	nop
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093ec:	bf00      	nop
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009414:	bf00      	nop
 8009416:	370c      	adds	r7, #12
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009420:	b480      	push	{r7}
 8009422:	b085      	sub	sp, #20
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a34      	ldr	r2, [pc, #208]	; (8009504 <TIM_Base_SetConfig+0xe4>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d00f      	beq.n	8009458 <TIM_Base_SetConfig+0x38>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800943e:	d00b      	beq.n	8009458 <TIM_Base_SetConfig+0x38>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4a31      	ldr	r2, [pc, #196]	; (8009508 <TIM_Base_SetConfig+0xe8>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d007      	beq.n	8009458 <TIM_Base_SetConfig+0x38>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a30      	ldr	r2, [pc, #192]	; (800950c <TIM_Base_SetConfig+0xec>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d003      	beq.n	8009458 <TIM_Base_SetConfig+0x38>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a2f      	ldr	r2, [pc, #188]	; (8009510 <TIM_Base_SetConfig+0xf0>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d108      	bne.n	800946a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800945e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	4a25      	ldr	r2, [pc, #148]	; (8009504 <TIM_Base_SetConfig+0xe4>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d01b      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009478:	d017      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4a22      	ldr	r2, [pc, #136]	; (8009508 <TIM_Base_SetConfig+0xe8>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d013      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4a21      	ldr	r2, [pc, #132]	; (800950c <TIM_Base_SetConfig+0xec>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d00f      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4a20      	ldr	r2, [pc, #128]	; (8009510 <TIM_Base_SetConfig+0xf0>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d00b      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	4a1f      	ldr	r2, [pc, #124]	; (8009514 <TIM_Base_SetConfig+0xf4>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d007      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a1e      	ldr	r2, [pc, #120]	; (8009518 <TIM_Base_SetConfig+0xf8>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d003      	beq.n	80094aa <TIM_Base_SetConfig+0x8a>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a1d      	ldr	r2, [pc, #116]	; (800951c <TIM_Base_SetConfig+0xfc>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d108      	bne.n	80094bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	4313      	orrs	r3, r2
 80094ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	695b      	ldr	r3, [r3, #20]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	68fa      	ldr	r2, [r7, #12]
 80094ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	689a      	ldr	r2, [r3, #8]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a08      	ldr	r2, [pc, #32]	; (8009504 <TIM_Base_SetConfig+0xe4>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d103      	bne.n	80094f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	691a      	ldr	r2, [r3, #16]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	615a      	str	r2, [r3, #20]
}
 80094f6:	bf00      	nop
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	40010000 	.word	0x40010000
 8009508:	40000400 	.word	0x40000400
 800950c:	40000800 	.word	0x40000800
 8009510:	40000c00 	.word	0x40000c00
 8009514:	40014000 	.word	0x40014000
 8009518:	40014400 	.word	0x40014400
 800951c:	40014800 	.word	0x40014800

08009520 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b086      	sub	sp, #24
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	f023 0201 	bic.w	r2, r3, #1
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	699b      	ldr	r3, [r3, #24]
 8009546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800954e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f023 0303 	bic.w	r3, r3, #3
 8009556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	4313      	orrs	r3, r2
 8009560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	f023 0302 	bic.w	r3, r3, #2
 8009568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	697a      	ldr	r2, [r7, #20]
 8009570:	4313      	orrs	r3, r2
 8009572:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a30      	ldr	r2, [pc, #192]	; (8009638 <TIM_OC1_SetConfig+0x118>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d119      	bne.n	80095b0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d008      	beq.n	8009596 <TIM_OC1_SetConfig+0x76>
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	2b08      	cmp	r3, #8
 800958a:	d004      	beq.n	8009596 <TIM_OC1_SetConfig+0x76>
 800958c:	f641 21c7 	movw	r1, #6855	; 0x1ac7
 8009590:	482a      	ldr	r0, [pc, #168]	; (800963c <TIM_OC1_SetConfig+0x11c>)
 8009592:	f7f9 fbee 	bl	8002d72 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	f023 0308 	bic.w	r3, r3, #8
 800959c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	697a      	ldr	r2, [r7, #20]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	f023 0304 	bic.w	r3, r3, #4
 80095ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a21      	ldr	r2, [pc, #132]	; (8009638 <TIM_OC1_SetConfig+0x118>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d12d      	bne.n	8009614 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	699b      	ldr	r3, [r3, #24]
 80095bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095c0:	d008      	beq.n	80095d4 <TIM_OC1_SetConfig+0xb4>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	699b      	ldr	r3, [r3, #24]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d004      	beq.n	80095d4 <TIM_OC1_SetConfig+0xb4>
 80095ca:	f641 21d4 	movw	r1, #6868	; 0x1ad4
 80095ce:	481b      	ldr	r0, [pc, #108]	; (800963c <TIM_OC1_SetConfig+0x11c>)
 80095d0:	f7f9 fbcf 	bl	8002d72 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	695b      	ldr	r3, [r3, #20]
 80095d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095dc:	d008      	beq.n	80095f0 <TIM_OC1_SetConfig+0xd0>
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d004      	beq.n	80095f0 <TIM_OC1_SetConfig+0xd0>
 80095e6:	f641 21d5 	movw	r1, #6869	; 0x1ad5
 80095ea:	4814      	ldr	r0, [pc, #80]	; (800963c <TIM_OC1_SetConfig+0x11c>)
 80095ec:	f7f9 fbc1 	bl	8002d72 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	695b      	ldr	r3, [r3, #20]
 8009604:	693a      	ldr	r2, [r7, #16]
 8009606:	4313      	orrs	r3, r2
 8009608:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	699b      	ldr	r3, [r3, #24]
 800960e:	693a      	ldr	r2, [r7, #16]
 8009610:	4313      	orrs	r3, r2
 8009612:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	693a      	ldr	r2, [r7, #16]
 8009618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	685a      	ldr	r2, [r3, #4]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	697a      	ldr	r2, [r7, #20]
 800962c:	621a      	str	r2, [r3, #32]
}
 800962e:	bf00      	nop
 8009630:	3718      	adds	r7, #24
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	40010000 	.word	0x40010000
 800963c:	08010a38 	.word	0x08010a38

08009640 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6a1b      	ldr	r3, [r3, #32]
 800964e:	f023 0210 	bic.w	r2, r3, #16
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a1b      	ldr	r3, [r3, #32]
 800965a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	699b      	ldr	r3, [r3, #24]
 8009666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800966e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009676:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	021b      	lsls	r3, r3, #8
 800967e:	68fa      	ldr	r2, [r7, #12]
 8009680:	4313      	orrs	r3, r2
 8009682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	f023 0320 	bic.w	r3, r3, #32
 800968a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	689b      	ldr	r3, [r3, #8]
 8009690:	011b      	lsls	r3, r3, #4
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	4313      	orrs	r3, r2
 8009696:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	4a31      	ldr	r2, [pc, #196]	; (8009760 <TIM_OC2_SetConfig+0x120>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d11a      	bne.n	80096d6 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	68db      	ldr	r3, [r3, #12]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d008      	beq.n	80096ba <TIM_OC2_SetConfig+0x7a>
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	2b08      	cmp	r3, #8
 80096ae:	d004      	beq.n	80096ba <TIM_OC2_SetConfig+0x7a>
 80096b0:	f641 3112 	movw	r1, #6930	; 0x1b12
 80096b4:	482b      	ldr	r0, [pc, #172]	; (8009764 <TIM_OC2_SetConfig+0x124>)
 80096b6:	f7f9 fb5c 	bl	8002d72 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	011b      	lsls	r3, r3, #4
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	4313      	orrs	r3, r2
 80096cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096d4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a21      	ldr	r2, [pc, #132]	; (8009760 <TIM_OC2_SetConfig+0x120>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d12f      	bne.n	800973e <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	699b      	ldr	r3, [r3, #24]
 80096e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096e6:	d008      	beq.n	80096fa <TIM_OC2_SetConfig+0xba>
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	699b      	ldr	r3, [r3, #24]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d004      	beq.n	80096fa <TIM_OC2_SetConfig+0xba>
 80096f0:	f44f 51d9 	mov.w	r1, #6944	; 0x1b20
 80096f4:	481b      	ldr	r0, [pc, #108]	; (8009764 <TIM_OC2_SetConfig+0x124>)
 80096f6:	f7f9 fb3c 	bl	8002d72 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	695b      	ldr	r3, [r3, #20]
 80096fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009702:	d008      	beq.n	8009716 <TIM_OC2_SetConfig+0xd6>
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	695b      	ldr	r3, [r3, #20]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d004      	beq.n	8009716 <TIM_OC2_SetConfig+0xd6>
 800970c:	f641 3121 	movw	r1, #6945	; 0x1b21
 8009710:	4814      	ldr	r0, [pc, #80]	; (8009764 <TIM_OC2_SetConfig+0x124>)
 8009712:	f7f9 fb2e 	bl	8002d72 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800971c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	695b      	ldr	r3, [r3, #20]
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	693a      	ldr	r2, [r7, #16]
 800972e:	4313      	orrs	r3, r2
 8009730:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	699b      	ldr	r3, [r3, #24]
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	693a      	ldr	r2, [r7, #16]
 800973a:	4313      	orrs	r3, r2
 800973c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	685a      	ldr	r2, [r3, #4]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	697a      	ldr	r2, [r7, #20]
 8009756:	621a      	str	r2, [r3, #32]
}
 8009758:	bf00      	nop
 800975a:	3718      	adds	r7, #24
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	40010000 	.word	0x40010000
 8009764:	08010a38 	.word	0x08010a38

08009768 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b086      	sub	sp, #24
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a1b      	ldr	r3, [r3, #32]
 8009776:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a1b      	ldr	r3, [r3, #32]
 8009782:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	69db      	ldr	r3, [r3, #28]
 800978e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f023 0303 	bic.w	r3, r3, #3
 800979e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	68fa      	ldr	r2, [r7, #12]
 80097a6:	4313      	orrs	r3, r2
 80097a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	021b      	lsls	r3, r3, #8
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a31      	ldr	r2, [pc, #196]	; (8009888 <TIM_OC3_SetConfig+0x120>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d11a      	bne.n	80097fc <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d008      	beq.n	80097e0 <TIM_OC3_SetConfig+0x78>
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	68db      	ldr	r3, [r3, #12]
 80097d2:	2b08      	cmp	r3, #8
 80097d4:	d004      	beq.n	80097e0 <TIM_OC3_SetConfig+0x78>
 80097d6:	f641 315d 	movw	r1, #7005	; 0x1b5d
 80097da:	482c      	ldr	r0, [pc, #176]	; (800988c <TIM_OC3_SetConfig+0x124>)
 80097dc:	f7f9 fac9 	bl	8002d72 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	021b      	lsls	r3, r3, #8
 80097ee:	697a      	ldr	r2, [r7, #20]
 80097f0:	4313      	orrs	r3, r2
 80097f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a22      	ldr	r2, [pc, #136]	; (8009888 <TIM_OC3_SetConfig+0x120>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d12f      	bne.n	8009864 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800980c:	d008      	beq.n	8009820 <TIM_OC3_SetConfig+0xb8>
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	699b      	ldr	r3, [r3, #24]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d004      	beq.n	8009820 <TIM_OC3_SetConfig+0xb8>
 8009816:	f641 316a 	movw	r1, #7018	; 0x1b6a
 800981a:	481c      	ldr	r0, [pc, #112]	; (800988c <TIM_OC3_SetConfig+0x124>)
 800981c:	f7f9 faa9 	bl	8002d72 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	695b      	ldr	r3, [r3, #20]
 8009824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009828:	d008      	beq.n	800983c <TIM_OC3_SetConfig+0xd4>
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	695b      	ldr	r3, [r3, #20]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d004      	beq.n	800983c <TIM_OC3_SetConfig+0xd4>
 8009832:	f641 316b 	movw	r1, #7019	; 0x1b6b
 8009836:	4815      	ldr	r0, [pc, #84]	; (800988c <TIM_OC3_SetConfig+0x124>)
 8009838:	f7f9 fa9b 	bl	8002d72 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009842:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800984a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	695b      	ldr	r3, [r3, #20]
 8009850:	011b      	lsls	r3, r3, #4
 8009852:	693a      	ldr	r2, [r7, #16]
 8009854:	4313      	orrs	r3, r2
 8009856:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	699b      	ldr	r3, [r3, #24]
 800985c:	011b      	lsls	r3, r3, #4
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	4313      	orrs	r3, r2
 8009862:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	693a      	ldr	r2, [r7, #16]
 8009868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	68fa      	ldr	r2, [r7, #12]
 800986e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	685a      	ldr	r2, [r3, #4]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	697a      	ldr	r2, [r7, #20]
 800987c:	621a      	str	r2, [r3, #32]
}
 800987e:	bf00      	nop
 8009880:	3718      	adds	r7, #24
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	40010000 	.word	0x40010000
 800988c:	08010a38 	.word	0x08010a38

08009890 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b086      	sub	sp, #24
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	69db      	ldr	r3, [r3, #28]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	021b      	lsls	r3, r3, #8
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	4313      	orrs	r3, r2
 80098d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80098da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	031b      	lsls	r3, r3, #12
 80098e2:	693a      	ldr	r2, [r7, #16]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a16      	ldr	r2, [pc, #88]	; (8009944 <TIM_OC4_SetConfig+0xb4>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d117      	bne.n	8009920 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	695b      	ldr	r3, [r3, #20]
 80098f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f8:	d008      	beq.n	800990c <TIM_OC4_SetConfig+0x7c>
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	695b      	ldr	r3, [r3, #20]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d004      	beq.n	800990c <TIM_OC4_SetConfig+0x7c>
 8009902:	f641 31a9 	movw	r1, #7081	; 0x1ba9
 8009906:	4810      	ldr	r0, [pc, #64]	; (8009948 <TIM_OC4_SetConfig+0xb8>)
 8009908:	f7f9 fa33 	bl	8002d72 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009912:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	019b      	lsls	r3, r3, #6
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	4313      	orrs	r3, r2
 800991e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	697a      	ldr	r2, [r7, #20]
 8009924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	693a      	ldr	r2, [r7, #16]
 8009938:	621a      	str	r2, [r3, #32]
}
 800993a:	bf00      	nop
 800993c:	3718      	adds	r7, #24
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	40010000 	.word	0x40010000
 8009948:	08010a38 	.word	0x08010a38

0800994c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800994c:	b480      	push	{r7}
 800994e:	b087      	sub	sp, #28
 8009950:	af00      	add	r7, sp, #0
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	6a1b      	ldr	r3, [r3, #32]
 800995c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6a1b      	ldr	r3, [r3, #32]
 8009962:	f023 0201 	bic.w	r2, r3, #1
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	699b      	ldr	r3, [r3, #24]
 800996e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	011b      	lsls	r3, r3, #4
 800997c:	693a      	ldr	r2, [r7, #16]
 800997e:	4313      	orrs	r3, r2
 8009980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	f023 030a 	bic.w	r3, r3, #10
 8009988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800998a:	697a      	ldr	r2, [r7, #20]
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	4313      	orrs	r3, r2
 8009990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	621a      	str	r2, [r3, #32]
}
 800999e:	bf00      	nop
 80099a0:	371c      	adds	r7, #28
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099aa:	b480      	push	{r7}
 80099ac:	b087      	sub	sp, #28
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	60f8      	str	r0, [r7, #12]
 80099b2:	60b9      	str	r1, [r7, #8]
 80099b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	f023 0210 	bic.w	r2, r3, #16
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	699b      	ldr	r3, [r3, #24]
 80099c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6a1b      	ldr	r3, [r3, #32]
 80099cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80099d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	031b      	lsls	r3, r3, #12
 80099da:	697a      	ldr	r2, [r7, #20]
 80099dc:	4313      	orrs	r3, r2
 80099de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80099e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	011b      	lsls	r3, r3, #4
 80099ec:	693a      	ldr	r2, [r7, #16]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	697a      	ldr	r2, [r7, #20]
 80099f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	693a      	ldr	r2, [r7, #16]
 80099fc:	621a      	str	r2, [r3, #32]
}
 80099fe:	bf00      	nop
 8009a00:	371c      	adds	r7, #28
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr

08009a0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009a0a:	b480      	push	{r7}
 8009a0c:	b085      	sub	sp, #20
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009a22:	683a      	ldr	r2, [r7, #0]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	f043 0307 	orr.w	r3, r3, #7
 8009a2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	609a      	str	r2, [r3, #8]
}
 8009a34:	bf00      	nop
 8009a36:	3714      	adds	r7, #20
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3e:	4770      	bx	lr

08009a40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b087      	sub	sp, #28
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	607a      	str	r2, [r7, #4]
 8009a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	689b      	ldr	r3, [r3, #8]
 8009a52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	021a      	lsls	r2, r3, #8
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	431a      	orrs	r2, r3
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	4313      	orrs	r3, r2
 8009a68:	697a      	ldr	r2, [r7, #20]
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	697a      	ldr	r2, [r7, #20]
 8009a72:	609a      	str	r2, [r3, #8]
}
 8009a74:	bf00      	nop
 8009a76:	371c      	adds	r7, #28
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr

08009a80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b086      	sub	sp, #24
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	4a2a      	ldr	r2, [pc, #168]	; (8009b38 <TIM_CCxChannelCmd+0xb8>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d020      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a9a:	d01c      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	4a27      	ldr	r2, [pc, #156]	; (8009b3c <TIM_CCxChannelCmd+0xbc>)
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d018      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	4a26      	ldr	r2, [pc, #152]	; (8009b40 <TIM_CCxChannelCmd+0xc0>)
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d014      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	4a25      	ldr	r2, [pc, #148]	; (8009b44 <TIM_CCxChannelCmd+0xc4>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d010      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	4a24      	ldr	r2, [pc, #144]	; (8009b48 <TIM_CCxChannelCmd+0xc8>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d00c      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	4a23      	ldr	r2, [pc, #140]	; (8009b4c <TIM_CCxChannelCmd+0xcc>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d008      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	4a22      	ldr	r2, [pc, #136]	; (8009b50 <TIM_CCxChannelCmd+0xd0>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d004      	beq.n	8009ad6 <TIM_CCxChannelCmd+0x56>
 8009acc:	f641 5194 	movw	r1, #7572	; 0x1d94
 8009ad0:	4820      	ldr	r0, [pc, #128]	; (8009b54 <TIM_CCxChannelCmd+0xd4>)
 8009ad2:	f7f9 f94e 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d010      	beq.n	8009afe <TIM_CCxChannelCmd+0x7e>
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	2b04      	cmp	r3, #4
 8009ae0:	d00d      	beq.n	8009afe <TIM_CCxChannelCmd+0x7e>
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	2b08      	cmp	r3, #8
 8009ae6:	d00a      	beq.n	8009afe <TIM_CCxChannelCmd+0x7e>
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	2b0c      	cmp	r3, #12
 8009aec:	d007      	beq.n	8009afe <TIM_CCxChannelCmd+0x7e>
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	2b3c      	cmp	r3, #60	; 0x3c
 8009af2:	d004      	beq.n	8009afe <TIM_CCxChannelCmd+0x7e>
 8009af4:	f641 5195 	movw	r1, #7573	; 0x1d95
 8009af8:	4816      	ldr	r0, [pc, #88]	; (8009b54 <TIM_CCxChannelCmd+0xd4>)
 8009afa:	f7f9 f93a 	bl	8002d72 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	f003 031f 	and.w	r3, r3, #31
 8009b04:	2201      	movs	r2, #1
 8009b06:	fa02 f303 	lsl.w	r3, r2, r3
 8009b0a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6a1a      	ldr	r2, [r3, #32]
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	43db      	mvns	r3, r3
 8009b14:	401a      	ands	r2, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6a1a      	ldr	r2, [r3, #32]
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	f003 031f 	and.w	r3, r3, #31
 8009b24:	6879      	ldr	r1, [r7, #4]
 8009b26:	fa01 f303 	lsl.w	r3, r1, r3
 8009b2a:	431a      	orrs	r2, r3
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	621a      	str	r2, [r3, #32]
}
 8009b30:	bf00      	nop
 8009b32:	3718      	adds	r7, #24
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	40010000 	.word	0x40010000
 8009b3c:	40000400 	.word	0x40000400
 8009b40:	40000800 	.word	0x40000800
 8009b44:	40000c00 	.word	0x40000c00
 8009b48:	40014000 	.word	0x40014000
 8009b4c:	40014400 	.word	0x40014400
 8009b50:	40014800 	.word	0x40014800
 8009b54:	08010a38 	.word	0x08010a38

08009b58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b084      	sub	sp, #16
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a55      	ldr	r2, [pc, #340]	; (8009cbc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d018      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b74:	d013      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a51      	ldr	r2, [pc, #324]	; (8009cc0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00e      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a4f      	ldr	r2, [pc, #316]	; (8009cc4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d009      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a4e      	ldr	r2, [pc, #312]	; (8009cc8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d004      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009b94:	f240 71b1 	movw	r1, #1969	; 0x7b1
 8009b98:	484c      	ldr	r0, [pc, #304]	; (8009ccc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009b9a:	f7f9 f8ea 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d020      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2b10      	cmp	r3, #16
 8009bac:	d01c      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	2b20      	cmp	r3, #32
 8009bb4:	d018      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b30      	cmp	r3, #48	; 0x30
 8009bbc:	d014      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b40      	cmp	r3, #64	; 0x40
 8009bc4:	d010      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2b50      	cmp	r3, #80	; 0x50
 8009bcc:	d00c      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2b60      	cmp	r3, #96	; 0x60
 8009bd4:	d008      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2b70      	cmp	r3, #112	; 0x70
 8009bdc:	d004      	beq.n	8009be8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009bde:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8009be2:	483a      	ldr	r0, [pc, #232]	; (8009ccc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009be4:	f7f9 f8c5 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	2b80      	cmp	r3, #128	; 0x80
 8009bee:	d008      	beq.n	8009c02 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d004      	beq.n	8009c02 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8009bf8:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8009bfc:	4833      	ldr	r0, [pc, #204]	; (8009ccc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009bfe:	f7f9 f8b8 	bl	8002d72 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d101      	bne.n	8009c10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	e050      	b.n	8009cb2 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2201      	movs	r2, #1
 8009c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2202      	movs	r2, #2
 8009c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a1b      	ldr	r2, [pc, #108]	; (8009cbc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d018      	beq.n	8009c86 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c5c:	d013      	beq.n	8009c86 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a17      	ldr	r2, [pc, #92]	; (8009cc0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d00e      	beq.n	8009c86 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a15      	ldr	r2, [pc, #84]	; (8009cc4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d009      	beq.n	8009c86 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a14      	ldr	r2, [pc, #80]	; (8009cc8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d004      	beq.n	8009c86 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a13      	ldr	r2, [pc, #76]	; (8009cd0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d10c      	bne.n	8009ca0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68ba      	ldr	r2, [r7, #8]
 8009c9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	40010000 	.word	0x40010000
 8009cc0:	40000400 	.word	0x40000400
 8009cc4:	40000800 	.word	0x40000800
 8009cc8:	40000c00 	.word	0x40000c00
 8009ccc:	08010a70 	.word	0x08010a70
 8009cd0:	40014000 	.word	0x40014000

08009cd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a5c      	ldr	r2, [pc, #368]	; (8009e58 <HAL_TIMEx_ConfigBreakDeadTime+0x184>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d004      	beq.n	8009cf6 <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 8009cec:	f240 71ee 	movw	r1, #2030	; 0x7ee
 8009cf0:	485a      	ldr	r0, [pc, #360]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009cf2:	f7f9 f83e 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cfe:	d008      	beq.n	8009d12 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d004      	beq.n	8009d12 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8009d08:	f240 71ef 	movw	r1, #2031	; 0x7ef
 8009d0c:	4853      	ldr	r0, [pc, #332]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009d0e:	f7f9 f830 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d1a:	d008      	beq.n	8009d2e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d004      	beq.n	8009d2e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8009d24:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8009d28:	484c      	ldr	r0, [pc, #304]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009d2a:	f7f9 f822 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d013      	beq.n	8009d5e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d3e:	d00e      	beq.n	8009d5e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d48:	d009      	beq.n	8009d5e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d52:	d004      	beq.n	8009d5e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009d54:	f240 71f1 	movw	r1, #2033	; 0x7f1
 8009d58:	4840      	ldr	r0, [pc, #256]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009d5a:	f7f9 f80a 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	2bff      	cmp	r3, #255	; 0xff
 8009d64:	d904      	bls.n	8009d70 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 8009d66:	f240 71f2 	movw	r1, #2034	; 0x7f2
 8009d6a:	483c      	ldr	r0, [pc, #240]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009d6c:	f7f9 f801 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	691b      	ldr	r3, [r3, #16]
 8009d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d78:	d008      	beq.n	8009d8c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	691b      	ldr	r3, [r3, #16]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d004      	beq.n	8009d8c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009d82:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8009d86:	4835      	ldr	r0, [pc, #212]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009d88:	f7f8 fff3 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	695b      	ldr	r3, [r3, #20]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d009      	beq.n	8009da8 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	695b      	ldr	r3, [r3, #20]
 8009d98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d9c:	d004      	beq.n	8009da8 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8009d9e:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8009da2:	482e      	ldr	r0, [pc, #184]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009da4:	f7f8 ffe5 	bl	8002d72 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	69db      	ldr	r3, [r3, #28]
 8009dac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009db0:	d008      	beq.n	8009dc4 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	69db      	ldr	r3, [r3, #28]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d004      	beq.n	8009dc4 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8009dba:	f240 71f5 	movw	r1, #2037	; 0x7f5
 8009dbe:	4827      	ldr	r0, [pc, #156]	; (8009e5c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009dc0:	f7f8 ffd7 	bl	8002d72 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d101      	bne.n	8009dd2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 8009dce:	2302      	movs	r3, #2
 8009dd0:	e03d      	b.n	8009e4e <HAL_TIMEx_ConfigBreakDeadTime+0x17a>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	4313      	orrs	r3, r2
 8009de6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	689b      	ldr	r3, [r3, #8]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	691b      	ldr	r3, [r3, #16]
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	695b      	ldr	r3, [r3, #20]
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	69db      	ldr	r3, [r3, #28]
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2200      	movs	r2, #0
 8009e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	40010000 	.word	0x40010000
 8009e5c:	08010a70 	.word	0x08010a70

08009e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e68:	bf00      	nop
 8009e6a:	370c      	adds	r7, #12
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr

08009e74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b083      	sub	sp, #12
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e7c:	bf00      	nop
 8009e7e:	370c      	adds	r7, #12
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr

08009e88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d101      	bne.n	8009e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	e0a0      	b.n	8009fdc <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	699b      	ldr	r3, [r3, #24]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d02c      	beq.n	8009efc <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4a4f      	ldr	r2, [pc, #316]	; (8009fe4 <HAL_UART_Init+0x15c>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d00e      	beq.n	8009eca <HAL_UART_Init+0x42>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a4d      	ldr	r2, [pc, #308]	; (8009fe8 <HAL_UART_Init+0x160>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d009      	beq.n	8009eca <HAL_UART_Init+0x42>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a4c      	ldr	r2, [pc, #304]	; (8009fec <HAL_UART_Init+0x164>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d004      	beq.n	8009eca <HAL_UART_Init+0x42>
 8009ec0:	f240 1173 	movw	r1, #371	; 0x173
 8009ec4:	484a      	ldr	r0, [pc, #296]	; (8009ff0 <HAL_UART_Init+0x168>)
 8009ec6:	f7f8 ff54 	bl	8002d72 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	699b      	ldr	r3, [r3, #24]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d028      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009eda:	d023      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	699b      	ldr	r3, [r3, #24]
 8009ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ee4:	d01e      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	699b      	ldr	r3, [r3, #24]
 8009eea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009eee:	d019      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009ef0:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8009ef4:	483e      	ldr	r0, [pc, #248]	; (8009ff0 <HAL_UART_Init+0x168>)
 8009ef6:	f7f8 ff3c 	bl	8002d72 <assert_failed>
 8009efa:	e013      	b.n	8009f24 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a38      	ldr	r2, [pc, #224]	; (8009fe4 <HAL_UART_Init+0x15c>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d00e      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a37      	ldr	r2, [pc, #220]	; (8009fe8 <HAL_UART_Init+0x160>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d009      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a35      	ldr	r2, [pc, #212]	; (8009fec <HAL_UART_Init+0x164>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d004      	beq.n	8009f24 <HAL_UART_Init+0x9c>
 8009f1a:	f44f 71bc 	mov.w	r1, #376	; 0x178
 8009f1e:	4834      	ldr	r0, [pc, #208]	; (8009ff0 <HAL_UART_Init+0x168>)
 8009f20:	f7f8 ff27 	bl	8002d72 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d009      	beq.n	8009f40 <HAL_UART_Init+0xb8>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f34:	d004      	beq.n	8009f40 <HAL_UART_Init+0xb8>
 8009f36:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8009f3a:	482d      	ldr	r0, [pc, #180]	; (8009ff0 <HAL_UART_Init+0x168>)
 8009f3c:	f7f8 ff19 	bl	8002d72 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	69db      	ldr	r3, [r3, #28]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d009      	beq.n	8009f5c <HAL_UART_Init+0xd4>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	69db      	ldr	r3, [r3, #28]
 8009f4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f50:	d004      	beq.n	8009f5c <HAL_UART_Init+0xd4>
 8009f52:	f240 117b 	movw	r1, #379	; 0x17b
 8009f56:	4826      	ldr	r0, [pc, #152]	; (8009ff0 <HAL_UART_Init+0x168>)
 8009f58:	f7f8 ff0b 	bl	8002d72 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d106      	bne.n	8009f76 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f7f9 faad 	bl	80034d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2224      	movs	r2, #36	; 0x24
 8009f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	68da      	ldr	r2, [r3, #12]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f8c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fe1a 	bl	800abc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	691a      	ldr	r2, [r3, #16]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009fa2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	695a      	ldr	r2, [r3, #20]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009fb2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	68da      	ldr	r2, [r3, #12]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009fc2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2220      	movs	r2, #32
 8009fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2220      	movs	r2, #32
 8009fd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009fda:	2300      	movs	r3, #0
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3708      	adds	r7, #8
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	40011000 	.word	0x40011000
 8009fe8:	40004400 	.word	0x40004400
 8009fec:	40011400 	.word	0x40011400
 8009ff0:	08010aac 	.word	0x08010aac

08009ff4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b08a      	sub	sp, #40	; 0x28
 8009ff8:	af02      	add	r7, sp, #8
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	603b      	str	r3, [r7, #0]
 800a000:	4613      	mov	r3, r2
 800a002:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a004:	2300      	movs	r3, #0
 800a006:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2b20      	cmp	r3, #32
 800a012:	d17c      	bne.n	800a10e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d002      	beq.n	800a020 <HAL_UART_Transmit+0x2c>
 800a01a:	88fb      	ldrh	r3, [r7, #6]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d101      	bne.n	800a024 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a020:	2301      	movs	r3, #1
 800a022:	e075      	b.n	800a110 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d101      	bne.n	800a032 <HAL_UART_Transmit+0x3e>
 800a02e:	2302      	movs	r3, #2
 800a030:	e06e      	b.n	800a110 <HAL_UART_Transmit+0x11c>
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2201      	movs	r2, #1
 800a036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2200      	movs	r2, #0
 800a03e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2221      	movs	r2, #33	; 0x21
 800a044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a048:	f7fa fb7a 	bl	8004740 <HAL_GetTick>
 800a04c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	88fa      	ldrh	r2, [r7, #6]
 800a052:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	88fa      	ldrh	r2, [r7, #6]
 800a058:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a062:	d108      	bne.n	800a076 <HAL_UART_Transmit+0x82>
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	691b      	ldr	r3, [r3, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d104      	bne.n	800a076 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a06c:	2300      	movs	r3, #0
 800a06e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	61bb      	str	r3, [r7, #24]
 800a074:	e003      	b.n	800a07e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a07a:	2300      	movs	r3, #0
 800a07c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2200      	movs	r2, #0
 800a082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a086:	e02a      	b.n	800a0de <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	2200      	movs	r2, #0
 800a090:	2180      	movs	r1, #128	; 0x80
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f000 fb52 	bl	800a73c <UART_WaitOnFlagUntilTimeout>
 800a098:	4603      	mov	r3, r0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d001      	beq.n	800a0a2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a09e:	2303      	movs	r3, #3
 800a0a0:	e036      	b.n	800a110 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10b      	bne.n	800a0c0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	881b      	ldrh	r3, [r3, #0]
 800a0ac:	461a      	mov	r2, r3
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a0b6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	3302      	adds	r3, #2
 800a0bc:	61bb      	str	r3, [r7, #24]
 800a0be:	e007      	b.n	800a0d0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	781a      	ldrb	r2, [r3, #0]
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	b29a      	uxth	r2, r3
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1cf      	bne.n	800a088 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	9300      	str	r3, [sp, #0]
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	2140      	movs	r1, #64	; 0x40
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f000 fb22 	bl	800a73c <UART_WaitOnFlagUntilTimeout>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d001      	beq.n	800a102 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a0fe:	2303      	movs	r3, #3
 800a100:	e006      	b.n	800a110 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2220      	movs	r2, #32
 800a106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a10a:	2300      	movs	r3, #0
 800a10c:	e000      	b.n	800a110 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a10e:	2302      	movs	r3, #2
  }
}
 800a110:	4618      	mov	r0, r3
 800a112:	3720      	adds	r7, #32
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b08c      	sub	sp, #48	; 0x30
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	60f8      	str	r0, [r7, #12]
 800a120:	60b9      	str	r1, [r7, #8]
 800a122:	4613      	mov	r3, r2
 800a124:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a12c:	b2db      	uxtb	r3, r3
 800a12e:	2b20      	cmp	r3, #32
 800a130:	d152      	bne.n	800a1d8 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d002      	beq.n	800a13e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800a138:	88fb      	ldrh	r3, [r7, #6]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d101      	bne.n	800a142 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e04b      	b.n	800a1da <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d101      	bne.n	800a150 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 800a14c:	2302      	movs	r3, #2
 800a14e:	e044      	b.n	800a1da <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	2201      	movs	r2, #1
 800a154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2201      	movs	r2, #1
 800a15c:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a15e:	88fb      	ldrh	r3, [r7, #6]
 800a160:	461a      	mov	r2, r3
 800a162:	68b9      	ldr	r1, [r7, #8]
 800a164:	68f8      	ldr	r0, [r7, #12]
 800a166:	f000 fb57 	bl	800a818 <UART_Start_Receive_IT>
 800a16a:	4603      	mov	r3, r0
 800a16c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a170:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a174:	2b00      	cmp	r3, #0
 800a176:	d12c      	bne.n	800a1d2 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d125      	bne.n	800a1cc <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a180:	2300      	movs	r3, #0
 800a182:	613b      	str	r3, [r7, #16]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	613b      	str	r3, [r7, #16]
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	685b      	ldr	r3, [r3, #4]
 800a192:	613b      	str	r3, [r7, #16]
 800a194:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	330c      	adds	r3, #12
 800a19c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	e853 3f00 	ldrex	r3, [r3]
 800a1a4:	617b      	str	r3, [r7, #20]
   return(result);
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	f043 0310 	orr.w	r3, r3, #16
 800a1ac:	62bb      	str	r3, [r7, #40]	; 0x28
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	330c      	adds	r3, #12
 800a1b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1b6:	627a      	str	r2, [r7, #36]	; 0x24
 800a1b8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ba:	6a39      	ldr	r1, [r7, #32]
 800a1bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1be:	e841 2300 	strex	r3, r2, [r1]
 800a1c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1e5      	bne.n	800a196 <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 800a1ca:	e002      	b.n	800a1d2 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800a1d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a1d6:	e000      	b.n	800a1da <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800a1d8:	2302      	movs	r3, #2
  }
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3730      	adds	r7, #48	; 0x30
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
	...

0800a1e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b0ba      	sub	sp, #232	; 0xe8
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	68db      	ldr	r3, [r3, #12]
 800a1fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	695b      	ldr	r3, [r3, #20]
 800a206:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a20a:	2300      	movs	r3, #0
 800a20c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a210:	2300      	movs	r3, #0
 800a212:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a21a:	f003 030f 	and.w	r3, r3, #15
 800a21e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a222:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a226:	2b00      	cmp	r3, #0
 800a228:	d10f      	bne.n	800a24a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a22a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a22e:	f003 0320 	and.w	r3, r3, #32
 800a232:	2b00      	cmp	r3, #0
 800a234:	d009      	beq.n	800a24a <HAL_UART_IRQHandler+0x66>
 800a236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a23a:	f003 0320 	and.w	r3, r3, #32
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d003      	beq.n	800a24a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f000 fc05 	bl	800aa52 <UART_Receive_IT>
      return;
 800a248:	e256      	b.n	800a6f8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a24a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 80de 	beq.w	800a410 <HAL_UART_IRQHandler+0x22c>
 800a254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a258:	f003 0301 	and.w	r3, r3, #1
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d106      	bne.n	800a26e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a264:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 80d1 	beq.w	800a410 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a26e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a272:	f003 0301 	and.w	r3, r3, #1
 800a276:	2b00      	cmp	r3, #0
 800a278:	d00b      	beq.n	800a292 <HAL_UART_IRQHandler+0xae>
 800a27a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a27e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a282:	2b00      	cmp	r3, #0
 800a284:	d005      	beq.n	800a292 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a28a:	f043 0201 	orr.w	r2, r3, #1
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a296:	f003 0304 	and.w	r3, r3, #4
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00b      	beq.n	800a2b6 <HAL_UART_IRQHandler+0xd2>
 800a29e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2a2:	f003 0301 	and.w	r3, r3, #1
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d005      	beq.n	800a2b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ae:	f043 0202 	orr.w	r2, r3, #2
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2ba:	f003 0302 	and.w	r3, r3, #2
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00b      	beq.n	800a2da <HAL_UART_IRQHandler+0xf6>
 800a2c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2c6:	f003 0301 	and.w	r3, r3, #1
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d005      	beq.n	800a2da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2d2:	f043 0204 	orr.w	r2, r3, #4
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a2da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2de:	f003 0308 	and.w	r3, r3, #8
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d011      	beq.n	800a30a <HAL_UART_IRQHandler+0x126>
 800a2e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2ea:	f003 0320 	and.w	r3, r3, #32
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d105      	bne.n	800a2fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a2f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2f6:	f003 0301 	and.w	r3, r3, #1
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d005      	beq.n	800a30a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a302:	f043 0208 	orr.w	r2, r3, #8
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a30e:	2b00      	cmp	r3, #0
 800a310:	f000 81ed 	beq.w	800a6ee <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a318:	f003 0320 	and.w	r3, r3, #32
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d008      	beq.n	800a332 <HAL_UART_IRQHandler+0x14e>
 800a320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a324:	f003 0320 	and.w	r3, r3, #32
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d002      	beq.n	800a332 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f000 fb90 	bl	800aa52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	695b      	ldr	r3, [r3, #20]
 800a338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a33c:	2b40      	cmp	r3, #64	; 0x40
 800a33e:	bf0c      	ite	eq
 800a340:	2301      	moveq	r3, #1
 800a342:	2300      	movne	r3, #0
 800a344:	b2db      	uxtb	r3, r3
 800a346:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a34e:	f003 0308 	and.w	r3, r3, #8
 800a352:	2b00      	cmp	r3, #0
 800a354:	d103      	bne.n	800a35e <HAL_UART_IRQHandler+0x17a>
 800a356:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d04f      	beq.n	800a3fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 fa98 	bl	800a894 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	695b      	ldr	r3, [r3, #20]
 800a36a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a36e:	2b40      	cmp	r3, #64	; 0x40
 800a370:	d141      	bne.n	800a3f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	3314      	adds	r3, #20
 800a378:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a37c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a380:	e853 3f00 	ldrex	r3, [r3]
 800a384:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a388:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a38c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a390:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	3314      	adds	r3, #20
 800a39a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a39e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a3a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a3aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a3ae:	e841 2300 	strex	r3, r2, [r1]
 800a3b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a3b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1d9      	bne.n	800a372 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d013      	beq.n	800a3ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3ca:	4a7d      	ldr	r2, [pc, #500]	; (800a5c0 <HAL_UART_IRQHandler+0x3dc>)
 800a3cc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f7fb f894 	bl	8005500 <HAL_DMA_Abort_IT>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d016      	beq.n	800a40c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a3e8:	4610      	mov	r0, r2
 800a3ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3ec:	e00e      	b.n	800a40c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 f99a 	bl	800a728 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3f4:	e00a      	b.n	800a40c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f996 	bl	800a728 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3fc:	e006      	b.n	800a40c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f992 	bl	800a728 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2200      	movs	r2, #0
 800a408:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a40a:	e170      	b.n	800a6ee <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a40c:	bf00      	nop
    return;
 800a40e:	e16e      	b.n	800a6ee <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a414:	2b01      	cmp	r3, #1
 800a416:	f040 814a 	bne.w	800a6ae <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a41a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a41e:	f003 0310 	and.w	r3, r3, #16
 800a422:	2b00      	cmp	r3, #0
 800a424:	f000 8143 	beq.w	800a6ae <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a42c:	f003 0310 	and.w	r3, r3, #16
 800a430:	2b00      	cmp	r3, #0
 800a432:	f000 813c 	beq.w	800a6ae <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a436:	2300      	movs	r3, #0
 800a438:	60bb      	str	r3, [r7, #8]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	60bb      	str	r3, [r7, #8]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	60bb      	str	r3, [r7, #8]
 800a44a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	695b      	ldr	r3, [r3, #20]
 800a452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a456:	2b40      	cmp	r3, #64	; 0x40
 800a458:	f040 80b4 	bne.w	800a5c4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a468:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	f000 8140 	beq.w	800a6f2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a476:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a47a:	429a      	cmp	r2, r3
 800a47c:	f080 8139 	bcs.w	800a6f2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a486:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48c:	69db      	ldr	r3, [r3, #28]
 800a48e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a492:	f000 8088 	beq.w	800a5a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	330c      	adds	r3, #12
 800a49c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a4a4:	e853 3f00 	ldrex	r3, [r3]
 800a4a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a4ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a4b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	330c      	adds	r3, #12
 800a4be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a4c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a4c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a4ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a4d2:	e841 2300 	strex	r3, r2, [r1]
 800a4d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a4da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1d9      	bne.n	800a496 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	3314      	adds	r3, #20
 800a4e8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a4ec:	e853 3f00 	ldrex	r3, [r3]
 800a4f0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a4f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a4f4:	f023 0301 	bic.w	r3, r3, #1
 800a4f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	3314      	adds	r3, #20
 800a502:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a506:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a50a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a50e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a512:	e841 2300 	strex	r3, r2, [r1]
 800a516:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a518:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1e1      	bne.n	800a4e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	3314      	adds	r3, #20
 800a524:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a526:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a528:	e853 3f00 	ldrex	r3, [r3]
 800a52c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a52e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a530:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a534:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	3314      	adds	r3, #20
 800a53e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a542:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a544:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a546:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a548:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a54a:	e841 2300 	strex	r3, r2, [r1]
 800a54e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a550:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a552:	2b00      	cmp	r3, #0
 800a554:	d1e3      	bne.n	800a51e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2220      	movs	r2, #32
 800a55a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	330c      	adds	r3, #12
 800a56a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a56e:	e853 3f00 	ldrex	r3, [r3]
 800a572:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a574:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a576:	f023 0310 	bic.w	r3, r3, #16
 800a57a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	330c      	adds	r3, #12
 800a584:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a588:	65ba      	str	r2, [r7, #88]	; 0x58
 800a58a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a58e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a590:	e841 2300 	strex	r3, r2, [r1]
 800a594:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a596:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1e3      	bne.n	800a564 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f7fa ff3d 	bl	8005420 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a5ae:	b29b      	uxth	r3, r3
 800a5b0:	1ad3      	subs	r3, r2, r3
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f7f7 ffae 	bl	8002518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a5bc:	e099      	b.n	800a6f2 <HAL_UART_IRQHandler+0x50e>
 800a5be:	bf00      	nop
 800a5c0:	0800a95b 	.word	0x0800a95b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a5cc:	b29b      	uxth	r3, r3
 800a5ce:	1ad3      	subs	r3, r2, r3
 800a5d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	f000 808b 	beq.w	800a6f6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a5e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	f000 8086 	beq.w	800a6f6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	330c      	adds	r3, #12
 800a5f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5f4:	e853 3f00 	ldrex	r3, [r3]
 800a5f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a5fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a600:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	330c      	adds	r3, #12
 800a60a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a60e:	647a      	str	r2, [r7, #68]	; 0x44
 800a610:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a612:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a614:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a616:	e841 2300 	strex	r3, r2, [r1]
 800a61a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a61c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d1e3      	bne.n	800a5ea <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	3314      	adds	r3, #20
 800a628:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62c:	e853 3f00 	ldrex	r3, [r3]
 800a630:	623b      	str	r3, [r7, #32]
   return(result);
 800a632:	6a3b      	ldr	r3, [r7, #32]
 800a634:	f023 0301 	bic.w	r3, r3, #1
 800a638:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	3314      	adds	r3, #20
 800a642:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a646:	633a      	str	r2, [r7, #48]	; 0x30
 800a648:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a64a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a64c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a64e:	e841 2300 	strex	r3, r2, [r1]
 800a652:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a656:	2b00      	cmp	r3, #0
 800a658:	d1e3      	bne.n	800a622 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2220      	movs	r2, #32
 800a65e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	330c      	adds	r3, #12
 800a66e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	e853 3f00 	ldrex	r3, [r3]
 800a676:	60fb      	str	r3, [r7, #12]
   return(result);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f023 0310 	bic.w	r3, r3, #16
 800a67e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	330c      	adds	r3, #12
 800a688:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a68c:	61fa      	str	r2, [r7, #28]
 800a68e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a690:	69b9      	ldr	r1, [r7, #24]
 800a692:	69fa      	ldr	r2, [r7, #28]
 800a694:	e841 2300 	strex	r3, r2, [r1]
 800a698:	617b      	str	r3, [r7, #20]
   return(result);
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d1e3      	bne.n	800a668 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a6a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7f7 ff36 	bl	8002518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a6ac:	e023      	b.n	800a6f6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a6ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d009      	beq.n	800a6ce <HAL_UART_IRQHandler+0x4ea>
 800a6ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d003      	beq.n	800a6ce <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 f95b 	bl	800a982 <UART_Transmit_IT>
    return;
 800a6cc:	e014      	b.n	800a6f8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a6ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d00e      	beq.n	800a6f8 <HAL_UART_IRQHandler+0x514>
 800a6da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d008      	beq.n	800a6f8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 f99b 	bl	800aa22 <UART_EndTransmit_IT>
    return;
 800a6ec:	e004      	b.n	800a6f8 <HAL_UART_IRQHandler+0x514>
    return;
 800a6ee:	bf00      	nop
 800a6f0:	e002      	b.n	800a6f8 <HAL_UART_IRQHandler+0x514>
      return;
 800a6f2:	bf00      	nop
 800a6f4:	e000      	b.n	800a6f8 <HAL_UART_IRQHandler+0x514>
      return;
 800a6f6:	bf00      	nop
  }
}
 800a6f8:	37e8      	adds	r7, #232	; 0xe8
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop

0800a700 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a708:	bf00      	nop
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a71c:	bf00      	nop
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a730:	bf00      	nop
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b090      	sub	sp, #64	; 0x40
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	603b      	str	r3, [r7, #0]
 800a748:	4613      	mov	r3, r2
 800a74a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a74c:	e050      	b.n	800a7f0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a74e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a750:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a754:	d04c      	beq.n	800a7f0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d007      	beq.n	800a76c <UART_WaitOnFlagUntilTimeout+0x30>
 800a75c:	f7f9 fff0 	bl	8004740 <HAL_GetTick>
 800a760:	4602      	mov	r2, r0
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	1ad3      	subs	r3, r2, r3
 800a766:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a768:	429a      	cmp	r2, r3
 800a76a:	d241      	bcs.n	800a7f0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	330c      	adds	r3, #12
 800a772:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a776:	e853 3f00 	ldrex	r3, [r3]
 800a77a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a77e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a782:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	330c      	adds	r3, #12
 800a78a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a78c:	637a      	str	r2, [r7, #52]	; 0x34
 800a78e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a790:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a792:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a794:	e841 2300 	strex	r3, r2, [r1]
 800a798:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a79a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1e5      	bne.n	800a76c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	3314      	adds	r3, #20
 800a7a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	e853 3f00 	ldrex	r3, [r3]
 800a7ae:	613b      	str	r3, [r7, #16]
   return(result);
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	f023 0301 	bic.w	r3, r3, #1
 800a7b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	3314      	adds	r3, #20
 800a7be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7c0:	623a      	str	r2, [r7, #32]
 800a7c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c4:	69f9      	ldr	r1, [r7, #28]
 800a7c6:	6a3a      	ldr	r2, [r7, #32]
 800a7c8:	e841 2300 	strex	r3, r2, [r1]
 800a7cc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1e5      	bne.n	800a7a0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2220      	movs	r2, #32
 800a7d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2220      	movs	r2, #32
 800a7e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a7ec:	2303      	movs	r3, #3
 800a7ee:	e00f      	b.n	800a810 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681a      	ldr	r2, [r3, #0]
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	4013      	ands	r3, r2
 800a7fa:	68ba      	ldr	r2, [r7, #8]
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	bf0c      	ite	eq
 800a800:	2301      	moveq	r3, #1
 800a802:	2300      	movne	r3, #0
 800a804:	b2db      	uxtb	r3, r3
 800a806:	461a      	mov	r2, r3
 800a808:	79fb      	ldrb	r3, [r7, #7]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d09f      	beq.n	800a74e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	3740      	adds	r7, #64	; 0x40
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a818:	b480      	push	{r7}
 800a81a:	b085      	sub	sp, #20
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	4613      	mov	r3, r2
 800a824:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	68ba      	ldr	r2, [r7, #8]
 800a82a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	88fa      	ldrh	r2, [r7, #6]
 800a830:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	88fa      	ldrh	r2, [r7, #6]
 800a836:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2200      	movs	r2, #0
 800a83c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2222      	movs	r2, #34	; 0x22
 800a842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	691b      	ldr	r3, [r3, #16]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d007      	beq.n	800a866 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	68da      	ldr	r2, [r3, #12]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a864:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	695a      	ldr	r2, [r3, #20]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f042 0201 	orr.w	r2, r2, #1
 800a874:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	68da      	ldr	r2, [r3, #12]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f042 0220 	orr.w	r2, r2, #32
 800a884:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a894:	b480      	push	{r7}
 800a896:	b095      	sub	sp, #84	; 0x54
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	330c      	adds	r3, #12
 800a8a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8a6:	e853 3f00 	ldrex	r3, [r3]
 800a8aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a8b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	330c      	adds	r3, #12
 800a8ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a8bc:	643a      	str	r2, [r7, #64]	; 0x40
 800a8be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a8c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a8c4:	e841 2300 	strex	r3, r2, [r1]
 800a8c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a8ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d1e5      	bne.n	800a89c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	3314      	adds	r3, #20
 800a8d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d8:	6a3b      	ldr	r3, [r7, #32]
 800a8da:	e853 3f00 	ldrex	r3, [r3]
 800a8de:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8e0:	69fb      	ldr	r3, [r7, #28]
 800a8e2:	f023 0301 	bic.w	r3, r3, #1
 800a8e6:	64bb      	str	r3, [r7, #72]	; 0x48
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	3314      	adds	r3, #20
 800a8ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a8f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a8f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a8f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8f8:	e841 2300 	strex	r3, r2, [r1]
 800a8fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a900:	2b00      	cmp	r3, #0
 800a902:	d1e5      	bne.n	800a8d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d119      	bne.n	800a940 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	330c      	adds	r3, #12
 800a912:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	e853 3f00 	ldrex	r3, [r3]
 800a91a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	f023 0310 	bic.w	r3, r3, #16
 800a922:	647b      	str	r3, [r7, #68]	; 0x44
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	330c      	adds	r3, #12
 800a92a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a92c:	61ba      	str	r2, [r7, #24]
 800a92e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a930:	6979      	ldr	r1, [r7, #20]
 800a932:	69ba      	ldr	r2, [r7, #24]
 800a934:	e841 2300 	strex	r3, r2, [r1]
 800a938:	613b      	str	r3, [r7, #16]
   return(result);
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d1e5      	bne.n	800a90c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2220      	movs	r2, #32
 800a944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a94e:	bf00      	nop
 800a950:	3754      	adds	r7, #84	; 0x54
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr

0800a95a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b084      	sub	sp, #16
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a966:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2200      	movs	r2, #0
 800a96c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2200      	movs	r2, #0
 800a972:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a974:	68f8      	ldr	r0, [r7, #12]
 800a976:	f7ff fed7 	bl	800a728 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a97a:	bf00      	nop
 800a97c:	3710      	adds	r7, #16
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a982:	b480      	push	{r7}
 800a984:	b085      	sub	sp, #20
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a990:	b2db      	uxtb	r3, r3
 800a992:	2b21      	cmp	r3, #33	; 0x21
 800a994:	d13e      	bne.n	800aa14 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	689b      	ldr	r3, [r3, #8]
 800a99a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a99e:	d114      	bne.n	800a9ca <UART_Transmit_IT+0x48>
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	691b      	ldr	r3, [r3, #16]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d110      	bne.n	800a9ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a1b      	ldr	r3, [r3, #32]
 800a9ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	881b      	ldrh	r3, [r3, #0]
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a9bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a1b      	ldr	r3, [r3, #32]
 800a9c2:	1c9a      	adds	r2, r3, #2
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	621a      	str	r2, [r3, #32]
 800a9c8:	e008      	b.n	800a9dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6a1b      	ldr	r3, [r3, #32]
 800a9ce:	1c59      	adds	r1, r3, #1
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	6211      	str	r1, [r2, #32]
 800a9d4:	781a      	ldrb	r2, [r3, #0]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	687a      	ldr	r2, [r7, #4]
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d10f      	bne.n	800aa10 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	68da      	ldr	r2, [r3, #12]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	68da      	ldr	r2, [r3, #12]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa0e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800aa10:	2300      	movs	r3, #0
 800aa12:	e000      	b.n	800aa16 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800aa14:	2302      	movs	r3, #2
  }
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3714      	adds	r7, #20
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa20:	4770      	bx	lr

0800aa22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aa22:	b580      	push	{r7, lr}
 800aa24:	b082      	sub	sp, #8
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	68da      	ldr	r2, [r3, #12]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2220      	movs	r2, #32
 800aa3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7ff fe5c 	bl	800a700 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3708      	adds	r7, #8
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b08c      	sub	sp, #48	; 0x30
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	2b22      	cmp	r3, #34	; 0x22
 800aa64:	f040 80ab 	bne.w	800abbe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa70:	d117      	bne.n	800aaa2 <UART_Receive_IT+0x50>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	691b      	ldr	r3, [r3, #16]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d113      	bne.n	800aaa2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa82:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa9a:	1c9a      	adds	r2, r3, #2
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	629a      	str	r2, [r3, #40]	; 0x28
 800aaa0:	e026      	b.n	800aaf0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaa6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	689b      	ldr	r3, [r3, #8]
 800aab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aab4:	d007      	beq.n	800aac6 <UART_Receive_IT+0x74>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d10a      	bne.n	800aad4 <UART_Receive_IT+0x82>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	691b      	ldr	r3, [r3, #16]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d106      	bne.n	800aad4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	b2da      	uxtb	r2, r3
 800aace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aad0:	701a      	strb	r2, [r3, #0]
 800aad2:	e008      	b.n	800aae6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aae0:	b2da      	uxtb	r2, r3
 800aae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aae4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaea:	1c5a      	adds	r2, r3, #1
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	b29b      	uxth	r3, r3
 800aafa:	687a      	ldr	r2, [r7, #4]
 800aafc:	4619      	mov	r1, r3
 800aafe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d15a      	bne.n	800abba <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	68da      	ldr	r2, [r3, #12]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f022 0220 	bic.w	r2, r2, #32
 800ab12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	68da      	ldr	r2, [r3, #12]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ab22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	695a      	ldr	r2, [r3, #20]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f022 0201 	bic.w	r2, r2, #1
 800ab32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2220      	movs	r2, #32
 800ab38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d135      	bne.n	800abb0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2200      	movs	r2, #0
 800ab48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	330c      	adds	r3, #12
 800ab50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	e853 3f00 	ldrex	r3, [r3]
 800ab58:	613b      	str	r3, [r7, #16]
   return(result);
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	f023 0310 	bic.w	r3, r3, #16
 800ab60:	627b      	str	r3, [r7, #36]	; 0x24
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	330c      	adds	r3, #12
 800ab68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab6a:	623a      	str	r2, [r7, #32]
 800ab6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab6e:	69f9      	ldr	r1, [r7, #28]
 800ab70:	6a3a      	ldr	r2, [r7, #32]
 800ab72:	e841 2300 	strex	r3, r2, [r1]
 800ab76:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab78:	69bb      	ldr	r3, [r7, #24]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d1e5      	bne.n	800ab4a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f003 0310 	and.w	r3, r3, #16
 800ab88:	2b10      	cmp	r3, #16
 800ab8a:	d10a      	bne.n	800aba2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	60fb      	str	r3, [r7, #12]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	60fb      	str	r3, [r7, #12]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	685b      	ldr	r3, [r3, #4]
 800ab9e:	60fb      	str	r3, [r7, #12]
 800aba0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aba6:	4619      	mov	r1, r3
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7f7 fcb5 	bl	8002518 <HAL_UARTEx_RxEventCallback>
 800abae:	e002      	b.n	800abb6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f7ff fdaf 	bl	800a714 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800abb6:	2300      	movs	r3, #0
 800abb8:	e002      	b.n	800abc0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800abba:	2300      	movs	r3, #0
 800abbc:	e000      	b.n	800abc0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800abbe:	2302      	movs	r3, #2
  }
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3730      	adds	r7, #48	; 0x30
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800abc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800abcc:	b0c0      	sub	sp, #256	; 0x100
 800abce:	af00      	add	r7, sp, #0
 800abd0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800abd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abd8:	685a      	ldr	r2, [r3, #4]
 800abda:	4bcf      	ldr	r3, [pc, #828]	; (800af18 <UART_SetConfig+0x350>)
 800abdc:	429a      	cmp	r2, r3
 800abde:	d904      	bls.n	800abea <UART_SetConfig+0x22>
 800abe0:	f640 6161 	movw	r1, #3681	; 0xe61
 800abe4:	48cd      	ldr	r0, [pc, #820]	; (800af1c <UART_SetConfig+0x354>)
 800abe6:	f7f8 f8c4 	bl	8002d72 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800abea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abee:	68db      	ldr	r3, [r3, #12]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d00a      	beq.n	800ac0a <UART_SetConfig+0x42>
 800abf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abf8:	68db      	ldr	r3, [r3, #12]
 800abfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abfe:	d004      	beq.n	800ac0a <UART_SetConfig+0x42>
 800ac00:	f640 6162 	movw	r1, #3682	; 0xe62
 800ac04:	48c5      	ldr	r0, [pc, #788]	; (800af1c <UART_SetConfig+0x354>)
 800ac06:	f7f8 f8b4 	bl	8002d72 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800ac0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d010      	beq.n	800ac36 <UART_SetConfig+0x6e>
 800ac14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac18:	691b      	ldr	r3, [r3, #16]
 800ac1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac1e:	d00a      	beq.n	800ac36 <UART_SetConfig+0x6e>
 800ac20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac24:	691b      	ldr	r3, [r3, #16]
 800ac26:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800ac2a:	d004      	beq.n	800ac36 <UART_SetConfig+0x6e>
 800ac2c:	f640 6163 	movw	r1, #3683	; 0xe63
 800ac30:	48ba      	ldr	r0, [pc, #744]	; (800af1c <UART_SetConfig+0x354>)
 800ac32:	f7f8 f89e 	bl	8002d72 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800ac36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac3a:	695a      	ldr	r2, [r3, #20]
 800ac3c:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800ac40:	4013      	ands	r3, r2
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d104      	bne.n	800ac50 <UART_SetConfig+0x88>
 800ac46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac4a:	695b      	ldr	r3, [r3, #20]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d104      	bne.n	800ac5a <UART_SetConfig+0x92>
 800ac50:	f640 6164 	movw	r1, #3684	; 0xe64
 800ac54:	48b1      	ldr	r0, [pc, #708]	; (800af1c <UART_SetConfig+0x354>)
 800ac56:	f7f8 f88c 	bl	8002d72 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	691b      	ldr	r3, [r3, #16]
 800ac62:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ac66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac6a:	68d9      	ldr	r1, [r3, #12]
 800ac6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	ea40 0301 	orr.w	r3, r0, r1
 800ac76:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ac78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac7c:	689a      	ldr	r2, [r3, #8]
 800ac7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	431a      	orrs	r2, r3
 800ac86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac8a:	695b      	ldr	r3, [r3, #20]
 800ac8c:	431a      	orrs	r2, r3
 800ac8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac92:	69db      	ldr	r3, [r3, #28]
 800ac94:	4313      	orrs	r3, r2
 800ac96:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ac9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	68db      	ldr	r3, [r3, #12]
 800aca2:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aca6:	f021 010c 	bic.w	r1, r1, #12
 800acaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acae:	681a      	ldr	r2, [r3, #0]
 800acb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800acb4:	430b      	orrs	r3, r1
 800acb6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800acb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	695b      	ldr	r3, [r3, #20]
 800acc0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800acc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acc8:	6999      	ldr	r1, [r3, #24]
 800acca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	ea40 0301 	orr.w	r3, r0, r1
 800acd4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800acd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acda:	681a      	ldr	r2, [r3, #0]
 800acdc:	4b90      	ldr	r3, [pc, #576]	; (800af20 <UART_SetConfig+0x358>)
 800acde:	429a      	cmp	r2, r3
 800ace0:	d005      	beq.n	800acee <UART_SetConfig+0x126>
 800ace2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ace6:	681a      	ldr	r2, [r3, #0]
 800ace8:	4b8e      	ldr	r3, [pc, #568]	; (800af24 <UART_SetConfig+0x35c>)
 800acea:	429a      	cmp	r2, r3
 800acec:	d104      	bne.n	800acf8 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800acee:	f7fd fa49 	bl	8008184 <HAL_RCC_GetPCLK2Freq>
 800acf2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800acf6:	e003      	b.n	800ad00 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800acf8:	f7fd fa30 	bl	800815c <HAL_RCC_GetPCLK1Freq>
 800acfc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad04:	69db      	ldr	r3, [r3, #28]
 800ad06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad0a:	f040 810f 	bne.w	800af2c <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ad0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad12:	2200      	movs	r2, #0
 800ad14:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ad18:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ad1c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ad20:	4622      	mov	r2, r4
 800ad22:	462b      	mov	r3, r5
 800ad24:	1891      	adds	r1, r2, r2
 800ad26:	65b9      	str	r1, [r7, #88]	; 0x58
 800ad28:	415b      	adcs	r3, r3
 800ad2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad2c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ad30:	4621      	mov	r1, r4
 800ad32:	eb12 0801 	adds.w	r8, r2, r1
 800ad36:	4629      	mov	r1, r5
 800ad38:	eb43 0901 	adc.w	r9, r3, r1
 800ad3c:	f04f 0200 	mov.w	r2, #0
 800ad40:	f04f 0300 	mov.w	r3, #0
 800ad44:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ad48:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ad4c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ad50:	4690      	mov	r8, r2
 800ad52:	4699      	mov	r9, r3
 800ad54:	4623      	mov	r3, r4
 800ad56:	eb18 0303 	adds.w	r3, r8, r3
 800ad5a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ad5e:	462b      	mov	r3, r5
 800ad60:	eb49 0303 	adc.w	r3, r9, r3
 800ad64:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ad68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ad74:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ad78:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	18db      	adds	r3, r3, r3
 800ad80:	653b      	str	r3, [r7, #80]	; 0x50
 800ad82:	4613      	mov	r3, r2
 800ad84:	eb42 0303 	adc.w	r3, r2, r3
 800ad88:	657b      	str	r3, [r7, #84]	; 0x54
 800ad8a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ad8e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ad92:	f7f5 ffe1 	bl	8000d58 <__aeabi_uldivmod>
 800ad96:	4602      	mov	r2, r0
 800ad98:	460b      	mov	r3, r1
 800ad9a:	4b63      	ldr	r3, [pc, #396]	; (800af28 <UART_SetConfig+0x360>)
 800ad9c:	fba3 2302 	umull	r2, r3, r3, r2
 800ada0:	095b      	lsrs	r3, r3, #5
 800ada2:	011c      	lsls	r4, r3, #4
 800ada4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ada8:	2200      	movs	r2, #0
 800adaa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800adae:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800adb2:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800adb6:	4642      	mov	r2, r8
 800adb8:	464b      	mov	r3, r9
 800adba:	1891      	adds	r1, r2, r2
 800adbc:	64b9      	str	r1, [r7, #72]	; 0x48
 800adbe:	415b      	adcs	r3, r3
 800adc0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adc2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800adc6:	4641      	mov	r1, r8
 800adc8:	eb12 0a01 	adds.w	sl, r2, r1
 800adcc:	4649      	mov	r1, r9
 800adce:	eb43 0b01 	adc.w	fp, r3, r1
 800add2:	f04f 0200 	mov.w	r2, #0
 800add6:	f04f 0300 	mov.w	r3, #0
 800adda:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800adde:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ade2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ade6:	4692      	mov	sl, r2
 800ade8:	469b      	mov	fp, r3
 800adea:	4643      	mov	r3, r8
 800adec:	eb1a 0303 	adds.w	r3, sl, r3
 800adf0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800adf4:	464b      	mov	r3, r9
 800adf6:	eb4b 0303 	adc.w	r3, fp, r3
 800adfa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800adfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae02:	685b      	ldr	r3, [r3, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ae0a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ae0e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ae12:	460b      	mov	r3, r1
 800ae14:	18db      	adds	r3, r3, r3
 800ae16:	643b      	str	r3, [r7, #64]	; 0x40
 800ae18:	4613      	mov	r3, r2
 800ae1a:	eb42 0303 	adc.w	r3, r2, r3
 800ae1e:	647b      	str	r3, [r7, #68]	; 0x44
 800ae20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ae24:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ae28:	f7f5 ff96 	bl	8000d58 <__aeabi_uldivmod>
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	460b      	mov	r3, r1
 800ae30:	4611      	mov	r1, r2
 800ae32:	4b3d      	ldr	r3, [pc, #244]	; (800af28 <UART_SetConfig+0x360>)
 800ae34:	fba3 2301 	umull	r2, r3, r3, r1
 800ae38:	095b      	lsrs	r3, r3, #5
 800ae3a:	2264      	movs	r2, #100	; 0x64
 800ae3c:	fb02 f303 	mul.w	r3, r2, r3
 800ae40:	1acb      	subs	r3, r1, r3
 800ae42:	00db      	lsls	r3, r3, #3
 800ae44:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ae48:	4b37      	ldr	r3, [pc, #220]	; (800af28 <UART_SetConfig+0x360>)
 800ae4a:	fba3 2302 	umull	r2, r3, r3, r2
 800ae4e:	095b      	lsrs	r3, r3, #5
 800ae50:	005b      	lsls	r3, r3, #1
 800ae52:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ae56:	441c      	add	r4, r3
 800ae58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ae62:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ae66:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ae6a:	4642      	mov	r2, r8
 800ae6c:	464b      	mov	r3, r9
 800ae6e:	1891      	adds	r1, r2, r2
 800ae70:	63b9      	str	r1, [r7, #56]	; 0x38
 800ae72:	415b      	adcs	r3, r3
 800ae74:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae76:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ae7a:	4641      	mov	r1, r8
 800ae7c:	1851      	adds	r1, r2, r1
 800ae7e:	6339      	str	r1, [r7, #48]	; 0x30
 800ae80:	4649      	mov	r1, r9
 800ae82:	414b      	adcs	r3, r1
 800ae84:	637b      	str	r3, [r7, #52]	; 0x34
 800ae86:	f04f 0200 	mov.w	r2, #0
 800ae8a:	f04f 0300 	mov.w	r3, #0
 800ae8e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ae92:	4659      	mov	r1, fp
 800ae94:	00cb      	lsls	r3, r1, #3
 800ae96:	4651      	mov	r1, sl
 800ae98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae9c:	4651      	mov	r1, sl
 800ae9e:	00ca      	lsls	r2, r1, #3
 800aea0:	4610      	mov	r0, r2
 800aea2:	4619      	mov	r1, r3
 800aea4:	4603      	mov	r3, r0
 800aea6:	4642      	mov	r2, r8
 800aea8:	189b      	adds	r3, r3, r2
 800aeaa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aeae:	464b      	mov	r3, r9
 800aeb0:	460a      	mov	r2, r1
 800aeb2:	eb42 0303 	adc.w	r3, r2, r3
 800aeb6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aeba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800aec6:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aeca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aece:	460b      	mov	r3, r1
 800aed0:	18db      	adds	r3, r3, r3
 800aed2:	62bb      	str	r3, [r7, #40]	; 0x28
 800aed4:	4613      	mov	r3, r2
 800aed6:	eb42 0303 	adc.w	r3, r2, r3
 800aeda:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aedc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aee0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aee4:	f7f5 ff38 	bl	8000d58 <__aeabi_uldivmod>
 800aee8:	4602      	mov	r2, r0
 800aeea:	460b      	mov	r3, r1
 800aeec:	4b0e      	ldr	r3, [pc, #56]	; (800af28 <UART_SetConfig+0x360>)
 800aeee:	fba3 1302 	umull	r1, r3, r3, r2
 800aef2:	095b      	lsrs	r3, r3, #5
 800aef4:	2164      	movs	r1, #100	; 0x64
 800aef6:	fb01 f303 	mul.w	r3, r1, r3
 800aefa:	1ad3      	subs	r3, r2, r3
 800aefc:	00db      	lsls	r3, r3, #3
 800aefe:	3332      	adds	r3, #50	; 0x32
 800af00:	4a09      	ldr	r2, [pc, #36]	; (800af28 <UART_SetConfig+0x360>)
 800af02:	fba2 2303 	umull	r2, r3, r2, r3
 800af06:	095b      	lsrs	r3, r3, #5
 800af08:	f003 0207 	and.w	r2, r3, #7
 800af0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4422      	add	r2, r4
 800af14:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800af16:	e108      	b.n	800b12a <UART_SetConfig+0x562>
 800af18:	00a037a0 	.word	0x00a037a0
 800af1c:	08010aac 	.word	0x08010aac
 800af20:	40011000 	.word	0x40011000
 800af24:	40011400 	.word	0x40011400
 800af28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800af2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af30:	2200      	movs	r2, #0
 800af32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800af36:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800af3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800af3e:	4642      	mov	r2, r8
 800af40:	464b      	mov	r3, r9
 800af42:	1891      	adds	r1, r2, r2
 800af44:	6239      	str	r1, [r7, #32]
 800af46:	415b      	adcs	r3, r3
 800af48:	627b      	str	r3, [r7, #36]	; 0x24
 800af4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800af4e:	4641      	mov	r1, r8
 800af50:	1854      	adds	r4, r2, r1
 800af52:	4649      	mov	r1, r9
 800af54:	eb43 0501 	adc.w	r5, r3, r1
 800af58:	f04f 0200 	mov.w	r2, #0
 800af5c:	f04f 0300 	mov.w	r3, #0
 800af60:	00eb      	lsls	r3, r5, #3
 800af62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800af66:	00e2      	lsls	r2, r4, #3
 800af68:	4614      	mov	r4, r2
 800af6a:	461d      	mov	r5, r3
 800af6c:	4643      	mov	r3, r8
 800af6e:	18e3      	adds	r3, r4, r3
 800af70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800af74:	464b      	mov	r3, r9
 800af76:	eb45 0303 	adc.w	r3, r5, r3
 800af7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800af7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800af8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800af8e:	f04f 0200 	mov.w	r2, #0
 800af92:	f04f 0300 	mov.w	r3, #0
 800af96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800af9a:	4629      	mov	r1, r5
 800af9c:	008b      	lsls	r3, r1, #2
 800af9e:	4621      	mov	r1, r4
 800afa0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800afa4:	4621      	mov	r1, r4
 800afa6:	008a      	lsls	r2, r1, #2
 800afa8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800afac:	f7f5 fed4 	bl	8000d58 <__aeabi_uldivmod>
 800afb0:	4602      	mov	r2, r0
 800afb2:	460b      	mov	r3, r1
 800afb4:	4b60      	ldr	r3, [pc, #384]	; (800b138 <UART_SetConfig+0x570>)
 800afb6:	fba3 2302 	umull	r2, r3, r3, r2
 800afba:	095b      	lsrs	r3, r3, #5
 800afbc:	011c      	lsls	r4, r3, #4
 800afbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afc2:	2200      	movs	r2, #0
 800afc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800afc8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800afcc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800afd0:	4642      	mov	r2, r8
 800afd2:	464b      	mov	r3, r9
 800afd4:	1891      	adds	r1, r2, r2
 800afd6:	61b9      	str	r1, [r7, #24]
 800afd8:	415b      	adcs	r3, r3
 800afda:	61fb      	str	r3, [r7, #28]
 800afdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800afe0:	4641      	mov	r1, r8
 800afe2:	1851      	adds	r1, r2, r1
 800afe4:	6139      	str	r1, [r7, #16]
 800afe6:	4649      	mov	r1, r9
 800afe8:	414b      	adcs	r3, r1
 800afea:	617b      	str	r3, [r7, #20]
 800afec:	f04f 0200 	mov.w	r2, #0
 800aff0:	f04f 0300 	mov.w	r3, #0
 800aff4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aff8:	4659      	mov	r1, fp
 800affa:	00cb      	lsls	r3, r1, #3
 800affc:	4651      	mov	r1, sl
 800affe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b002:	4651      	mov	r1, sl
 800b004:	00ca      	lsls	r2, r1, #3
 800b006:	4610      	mov	r0, r2
 800b008:	4619      	mov	r1, r3
 800b00a:	4603      	mov	r3, r0
 800b00c:	4642      	mov	r2, r8
 800b00e:	189b      	adds	r3, r3, r2
 800b010:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b014:	464b      	mov	r3, r9
 800b016:	460a      	mov	r2, r1
 800b018:	eb42 0303 	adc.w	r3, r2, r3
 800b01c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b024:	685b      	ldr	r3, [r3, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	67bb      	str	r3, [r7, #120]	; 0x78
 800b02a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b02c:	f04f 0200 	mov.w	r2, #0
 800b030:	f04f 0300 	mov.w	r3, #0
 800b034:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b038:	4649      	mov	r1, r9
 800b03a:	008b      	lsls	r3, r1, #2
 800b03c:	4641      	mov	r1, r8
 800b03e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b042:	4641      	mov	r1, r8
 800b044:	008a      	lsls	r2, r1, #2
 800b046:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b04a:	f7f5 fe85 	bl	8000d58 <__aeabi_uldivmod>
 800b04e:	4602      	mov	r2, r0
 800b050:	460b      	mov	r3, r1
 800b052:	4b39      	ldr	r3, [pc, #228]	; (800b138 <UART_SetConfig+0x570>)
 800b054:	fba3 1302 	umull	r1, r3, r3, r2
 800b058:	095b      	lsrs	r3, r3, #5
 800b05a:	2164      	movs	r1, #100	; 0x64
 800b05c:	fb01 f303 	mul.w	r3, r1, r3
 800b060:	1ad3      	subs	r3, r2, r3
 800b062:	011b      	lsls	r3, r3, #4
 800b064:	3332      	adds	r3, #50	; 0x32
 800b066:	4a34      	ldr	r2, [pc, #208]	; (800b138 <UART_SetConfig+0x570>)
 800b068:	fba2 2303 	umull	r2, r3, r2, r3
 800b06c:	095b      	lsrs	r3, r3, #5
 800b06e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b072:	441c      	add	r4, r3
 800b074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b078:	2200      	movs	r2, #0
 800b07a:	673b      	str	r3, [r7, #112]	; 0x70
 800b07c:	677a      	str	r2, [r7, #116]	; 0x74
 800b07e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b082:	4642      	mov	r2, r8
 800b084:	464b      	mov	r3, r9
 800b086:	1891      	adds	r1, r2, r2
 800b088:	60b9      	str	r1, [r7, #8]
 800b08a:	415b      	adcs	r3, r3
 800b08c:	60fb      	str	r3, [r7, #12]
 800b08e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b092:	4641      	mov	r1, r8
 800b094:	1851      	adds	r1, r2, r1
 800b096:	6039      	str	r1, [r7, #0]
 800b098:	4649      	mov	r1, r9
 800b09a:	414b      	adcs	r3, r1
 800b09c:	607b      	str	r3, [r7, #4]
 800b09e:	f04f 0200 	mov.w	r2, #0
 800b0a2:	f04f 0300 	mov.w	r3, #0
 800b0a6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b0aa:	4659      	mov	r1, fp
 800b0ac:	00cb      	lsls	r3, r1, #3
 800b0ae:	4651      	mov	r1, sl
 800b0b0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0b4:	4651      	mov	r1, sl
 800b0b6:	00ca      	lsls	r2, r1, #3
 800b0b8:	4610      	mov	r0, r2
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	4603      	mov	r3, r0
 800b0be:	4642      	mov	r2, r8
 800b0c0:	189b      	adds	r3, r3, r2
 800b0c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800b0c4:	464b      	mov	r3, r9
 800b0c6:	460a      	mov	r2, r1
 800b0c8:	eb42 0303 	adc.w	r3, r2, r3
 800b0cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b0ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0d2:	685b      	ldr	r3, [r3, #4]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	663b      	str	r3, [r7, #96]	; 0x60
 800b0d8:	667a      	str	r2, [r7, #100]	; 0x64
 800b0da:	f04f 0200 	mov.w	r2, #0
 800b0de:	f04f 0300 	mov.w	r3, #0
 800b0e2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b0e6:	4649      	mov	r1, r9
 800b0e8:	008b      	lsls	r3, r1, #2
 800b0ea:	4641      	mov	r1, r8
 800b0ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b0f0:	4641      	mov	r1, r8
 800b0f2:	008a      	lsls	r2, r1, #2
 800b0f4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b0f8:	f7f5 fe2e 	bl	8000d58 <__aeabi_uldivmod>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	460b      	mov	r3, r1
 800b100:	4b0d      	ldr	r3, [pc, #52]	; (800b138 <UART_SetConfig+0x570>)
 800b102:	fba3 1302 	umull	r1, r3, r3, r2
 800b106:	095b      	lsrs	r3, r3, #5
 800b108:	2164      	movs	r1, #100	; 0x64
 800b10a:	fb01 f303 	mul.w	r3, r1, r3
 800b10e:	1ad3      	subs	r3, r2, r3
 800b110:	011b      	lsls	r3, r3, #4
 800b112:	3332      	adds	r3, #50	; 0x32
 800b114:	4a08      	ldr	r2, [pc, #32]	; (800b138 <UART_SetConfig+0x570>)
 800b116:	fba2 2303 	umull	r2, r3, r2, r3
 800b11a:	095b      	lsrs	r3, r3, #5
 800b11c:	f003 020f 	and.w	r2, r3, #15
 800b120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	4422      	add	r2, r4
 800b128:	609a      	str	r2, [r3, #8]
}
 800b12a:	bf00      	nop
 800b12c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b130:	46bd      	mov	sp, r7
 800b132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b136:	bf00      	nop
 800b138:	51eb851f 	.word	0x51eb851f

0800b13c <atof>:
 800b13c:	2100      	movs	r1, #0
 800b13e:	f001 bd43 	b.w	800cbc8 <strtod>
	...

0800b144 <__errno>:
 800b144:	4b01      	ldr	r3, [pc, #4]	; (800b14c <__errno+0x8>)
 800b146:	6818      	ldr	r0, [r3, #0]
 800b148:	4770      	bx	lr
 800b14a:	bf00      	nop
 800b14c:	2000001c 	.word	0x2000001c

0800b150 <__libc_init_array>:
 800b150:	b570      	push	{r4, r5, r6, lr}
 800b152:	4d0d      	ldr	r5, [pc, #52]	; (800b188 <__libc_init_array+0x38>)
 800b154:	4c0d      	ldr	r4, [pc, #52]	; (800b18c <__libc_init_array+0x3c>)
 800b156:	1b64      	subs	r4, r4, r5
 800b158:	10a4      	asrs	r4, r4, #2
 800b15a:	2600      	movs	r6, #0
 800b15c:	42a6      	cmp	r6, r4
 800b15e:	d109      	bne.n	800b174 <__libc_init_array+0x24>
 800b160:	4d0b      	ldr	r5, [pc, #44]	; (800b190 <__libc_init_array+0x40>)
 800b162:	4c0c      	ldr	r4, [pc, #48]	; (800b194 <__libc_init_array+0x44>)
 800b164:	f005 fae6 	bl	8010734 <_init>
 800b168:	1b64      	subs	r4, r4, r5
 800b16a:	10a4      	asrs	r4, r4, #2
 800b16c:	2600      	movs	r6, #0
 800b16e:	42a6      	cmp	r6, r4
 800b170:	d105      	bne.n	800b17e <__libc_init_array+0x2e>
 800b172:	bd70      	pop	{r4, r5, r6, pc}
 800b174:	f855 3b04 	ldr.w	r3, [r5], #4
 800b178:	4798      	blx	r3
 800b17a:	3601      	adds	r6, #1
 800b17c:	e7ee      	b.n	800b15c <__libc_init_array+0xc>
 800b17e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b182:	4798      	blx	r3
 800b184:	3601      	adds	r6, #1
 800b186:	e7f2      	b.n	800b16e <__libc_init_array+0x1e>
 800b188:	08011078 	.word	0x08011078
 800b18c:	08011078 	.word	0x08011078
 800b190:	08011078 	.word	0x08011078
 800b194:	0801107c 	.word	0x0801107c

0800b198 <memset>:
 800b198:	4402      	add	r2, r0
 800b19a:	4603      	mov	r3, r0
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d100      	bne.n	800b1a2 <memset+0xa>
 800b1a0:	4770      	bx	lr
 800b1a2:	f803 1b01 	strb.w	r1, [r3], #1
 800b1a6:	e7f9      	b.n	800b19c <memset+0x4>

0800b1a8 <__cvt>:
 800b1a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1ac:	ec55 4b10 	vmov	r4, r5, d0
 800b1b0:	2d00      	cmp	r5, #0
 800b1b2:	460e      	mov	r6, r1
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	462b      	mov	r3, r5
 800b1b8:	bfbb      	ittet	lt
 800b1ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b1be:	461d      	movlt	r5, r3
 800b1c0:	2300      	movge	r3, #0
 800b1c2:	232d      	movlt	r3, #45	; 0x2d
 800b1c4:	700b      	strb	r3, [r1, #0]
 800b1c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b1cc:	4691      	mov	r9, r2
 800b1ce:	f023 0820 	bic.w	r8, r3, #32
 800b1d2:	bfbc      	itt	lt
 800b1d4:	4622      	movlt	r2, r4
 800b1d6:	4614      	movlt	r4, r2
 800b1d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b1dc:	d005      	beq.n	800b1ea <__cvt+0x42>
 800b1de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b1e2:	d100      	bne.n	800b1e6 <__cvt+0x3e>
 800b1e4:	3601      	adds	r6, #1
 800b1e6:	2102      	movs	r1, #2
 800b1e8:	e000      	b.n	800b1ec <__cvt+0x44>
 800b1ea:	2103      	movs	r1, #3
 800b1ec:	ab03      	add	r3, sp, #12
 800b1ee:	9301      	str	r3, [sp, #4]
 800b1f0:	ab02      	add	r3, sp, #8
 800b1f2:	9300      	str	r3, [sp, #0]
 800b1f4:	ec45 4b10 	vmov	d0, r4, r5
 800b1f8:	4653      	mov	r3, sl
 800b1fa:	4632      	mov	r2, r6
 800b1fc:	f001 fe7c 	bl	800cef8 <_dtoa_r>
 800b200:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b204:	4607      	mov	r7, r0
 800b206:	d102      	bne.n	800b20e <__cvt+0x66>
 800b208:	f019 0f01 	tst.w	r9, #1
 800b20c:	d022      	beq.n	800b254 <__cvt+0xac>
 800b20e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b212:	eb07 0906 	add.w	r9, r7, r6
 800b216:	d110      	bne.n	800b23a <__cvt+0x92>
 800b218:	783b      	ldrb	r3, [r7, #0]
 800b21a:	2b30      	cmp	r3, #48	; 0x30
 800b21c:	d10a      	bne.n	800b234 <__cvt+0x8c>
 800b21e:	2200      	movs	r2, #0
 800b220:	2300      	movs	r3, #0
 800b222:	4620      	mov	r0, r4
 800b224:	4629      	mov	r1, r5
 800b226:	f7f5 fc67 	bl	8000af8 <__aeabi_dcmpeq>
 800b22a:	b918      	cbnz	r0, 800b234 <__cvt+0x8c>
 800b22c:	f1c6 0601 	rsb	r6, r6, #1
 800b230:	f8ca 6000 	str.w	r6, [sl]
 800b234:	f8da 3000 	ldr.w	r3, [sl]
 800b238:	4499      	add	r9, r3
 800b23a:	2200      	movs	r2, #0
 800b23c:	2300      	movs	r3, #0
 800b23e:	4620      	mov	r0, r4
 800b240:	4629      	mov	r1, r5
 800b242:	f7f5 fc59 	bl	8000af8 <__aeabi_dcmpeq>
 800b246:	b108      	cbz	r0, 800b24c <__cvt+0xa4>
 800b248:	f8cd 900c 	str.w	r9, [sp, #12]
 800b24c:	2230      	movs	r2, #48	; 0x30
 800b24e:	9b03      	ldr	r3, [sp, #12]
 800b250:	454b      	cmp	r3, r9
 800b252:	d307      	bcc.n	800b264 <__cvt+0xbc>
 800b254:	9b03      	ldr	r3, [sp, #12]
 800b256:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b258:	1bdb      	subs	r3, r3, r7
 800b25a:	4638      	mov	r0, r7
 800b25c:	6013      	str	r3, [r2, #0]
 800b25e:	b004      	add	sp, #16
 800b260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b264:	1c59      	adds	r1, r3, #1
 800b266:	9103      	str	r1, [sp, #12]
 800b268:	701a      	strb	r2, [r3, #0]
 800b26a:	e7f0      	b.n	800b24e <__cvt+0xa6>

0800b26c <__exponent>:
 800b26c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b26e:	4603      	mov	r3, r0
 800b270:	2900      	cmp	r1, #0
 800b272:	bfb8      	it	lt
 800b274:	4249      	neglt	r1, r1
 800b276:	f803 2b02 	strb.w	r2, [r3], #2
 800b27a:	bfb4      	ite	lt
 800b27c:	222d      	movlt	r2, #45	; 0x2d
 800b27e:	222b      	movge	r2, #43	; 0x2b
 800b280:	2909      	cmp	r1, #9
 800b282:	7042      	strb	r2, [r0, #1]
 800b284:	dd2a      	ble.n	800b2dc <__exponent+0x70>
 800b286:	f10d 0407 	add.w	r4, sp, #7
 800b28a:	46a4      	mov	ip, r4
 800b28c:	270a      	movs	r7, #10
 800b28e:	46a6      	mov	lr, r4
 800b290:	460a      	mov	r2, r1
 800b292:	fb91 f6f7 	sdiv	r6, r1, r7
 800b296:	fb07 1516 	mls	r5, r7, r6, r1
 800b29a:	3530      	adds	r5, #48	; 0x30
 800b29c:	2a63      	cmp	r2, #99	; 0x63
 800b29e:	f104 34ff 	add.w	r4, r4, #4294967295
 800b2a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b2a6:	4631      	mov	r1, r6
 800b2a8:	dcf1      	bgt.n	800b28e <__exponent+0x22>
 800b2aa:	3130      	adds	r1, #48	; 0x30
 800b2ac:	f1ae 0502 	sub.w	r5, lr, #2
 800b2b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b2b4:	1c44      	adds	r4, r0, #1
 800b2b6:	4629      	mov	r1, r5
 800b2b8:	4561      	cmp	r1, ip
 800b2ba:	d30a      	bcc.n	800b2d2 <__exponent+0x66>
 800b2bc:	f10d 0209 	add.w	r2, sp, #9
 800b2c0:	eba2 020e 	sub.w	r2, r2, lr
 800b2c4:	4565      	cmp	r5, ip
 800b2c6:	bf88      	it	hi
 800b2c8:	2200      	movhi	r2, #0
 800b2ca:	4413      	add	r3, r2
 800b2cc:	1a18      	subs	r0, r3, r0
 800b2ce:	b003      	add	sp, #12
 800b2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b2d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b2da:	e7ed      	b.n	800b2b8 <__exponent+0x4c>
 800b2dc:	2330      	movs	r3, #48	; 0x30
 800b2de:	3130      	adds	r1, #48	; 0x30
 800b2e0:	7083      	strb	r3, [r0, #2]
 800b2e2:	70c1      	strb	r1, [r0, #3]
 800b2e4:	1d03      	adds	r3, r0, #4
 800b2e6:	e7f1      	b.n	800b2cc <__exponent+0x60>

0800b2e8 <_printf_float>:
 800b2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ec:	ed2d 8b02 	vpush	{d8}
 800b2f0:	b08d      	sub	sp, #52	; 0x34
 800b2f2:	460c      	mov	r4, r1
 800b2f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b2f8:	4616      	mov	r6, r2
 800b2fa:	461f      	mov	r7, r3
 800b2fc:	4605      	mov	r5, r0
 800b2fe:	f002 ff6b 	bl	800e1d8 <_localeconv_r>
 800b302:	f8d0 a000 	ldr.w	sl, [r0]
 800b306:	4650      	mov	r0, sl
 800b308:	f7f4 ff74 	bl	80001f4 <strlen>
 800b30c:	2300      	movs	r3, #0
 800b30e:	930a      	str	r3, [sp, #40]	; 0x28
 800b310:	6823      	ldr	r3, [r4, #0]
 800b312:	9305      	str	r3, [sp, #20]
 800b314:	f8d8 3000 	ldr.w	r3, [r8]
 800b318:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b31c:	3307      	adds	r3, #7
 800b31e:	f023 0307 	bic.w	r3, r3, #7
 800b322:	f103 0208 	add.w	r2, r3, #8
 800b326:	f8c8 2000 	str.w	r2, [r8]
 800b32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b332:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b336:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b33a:	9307      	str	r3, [sp, #28]
 800b33c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b340:	ee08 0a10 	vmov	s16, r0
 800b344:	4b9f      	ldr	r3, [pc, #636]	; (800b5c4 <_printf_float+0x2dc>)
 800b346:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b34a:	f04f 32ff 	mov.w	r2, #4294967295
 800b34e:	f7f5 fc05 	bl	8000b5c <__aeabi_dcmpun>
 800b352:	bb88      	cbnz	r0, 800b3b8 <_printf_float+0xd0>
 800b354:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b358:	4b9a      	ldr	r3, [pc, #616]	; (800b5c4 <_printf_float+0x2dc>)
 800b35a:	f04f 32ff 	mov.w	r2, #4294967295
 800b35e:	f7f5 fbdf 	bl	8000b20 <__aeabi_dcmple>
 800b362:	bb48      	cbnz	r0, 800b3b8 <_printf_float+0xd0>
 800b364:	2200      	movs	r2, #0
 800b366:	2300      	movs	r3, #0
 800b368:	4640      	mov	r0, r8
 800b36a:	4649      	mov	r1, r9
 800b36c:	f7f5 fbce 	bl	8000b0c <__aeabi_dcmplt>
 800b370:	b110      	cbz	r0, 800b378 <_printf_float+0x90>
 800b372:	232d      	movs	r3, #45	; 0x2d
 800b374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b378:	4b93      	ldr	r3, [pc, #588]	; (800b5c8 <_printf_float+0x2e0>)
 800b37a:	4894      	ldr	r0, [pc, #592]	; (800b5cc <_printf_float+0x2e4>)
 800b37c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b380:	bf94      	ite	ls
 800b382:	4698      	movls	r8, r3
 800b384:	4680      	movhi	r8, r0
 800b386:	2303      	movs	r3, #3
 800b388:	6123      	str	r3, [r4, #16]
 800b38a:	9b05      	ldr	r3, [sp, #20]
 800b38c:	f023 0204 	bic.w	r2, r3, #4
 800b390:	6022      	str	r2, [r4, #0]
 800b392:	f04f 0900 	mov.w	r9, #0
 800b396:	9700      	str	r7, [sp, #0]
 800b398:	4633      	mov	r3, r6
 800b39a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b39c:	4621      	mov	r1, r4
 800b39e:	4628      	mov	r0, r5
 800b3a0:	f000 f9d8 	bl	800b754 <_printf_common>
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	f040 8090 	bne.w	800b4ca <_printf_float+0x1e2>
 800b3aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ae:	b00d      	add	sp, #52	; 0x34
 800b3b0:	ecbd 8b02 	vpop	{d8}
 800b3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b8:	4642      	mov	r2, r8
 800b3ba:	464b      	mov	r3, r9
 800b3bc:	4640      	mov	r0, r8
 800b3be:	4649      	mov	r1, r9
 800b3c0:	f7f5 fbcc 	bl	8000b5c <__aeabi_dcmpun>
 800b3c4:	b140      	cbz	r0, 800b3d8 <_printf_float+0xf0>
 800b3c6:	464b      	mov	r3, r9
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	bfbc      	itt	lt
 800b3cc:	232d      	movlt	r3, #45	; 0x2d
 800b3ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b3d2:	487f      	ldr	r0, [pc, #508]	; (800b5d0 <_printf_float+0x2e8>)
 800b3d4:	4b7f      	ldr	r3, [pc, #508]	; (800b5d4 <_printf_float+0x2ec>)
 800b3d6:	e7d1      	b.n	800b37c <_printf_float+0x94>
 800b3d8:	6863      	ldr	r3, [r4, #4]
 800b3da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b3de:	9206      	str	r2, [sp, #24]
 800b3e0:	1c5a      	adds	r2, r3, #1
 800b3e2:	d13f      	bne.n	800b464 <_printf_float+0x17c>
 800b3e4:	2306      	movs	r3, #6
 800b3e6:	6063      	str	r3, [r4, #4]
 800b3e8:	9b05      	ldr	r3, [sp, #20]
 800b3ea:	6861      	ldr	r1, [r4, #4]
 800b3ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	9303      	str	r3, [sp, #12]
 800b3f4:	ab0a      	add	r3, sp, #40	; 0x28
 800b3f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b3fa:	ab09      	add	r3, sp, #36	; 0x24
 800b3fc:	ec49 8b10 	vmov	d0, r8, r9
 800b400:	9300      	str	r3, [sp, #0]
 800b402:	6022      	str	r2, [r4, #0]
 800b404:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b408:	4628      	mov	r0, r5
 800b40a:	f7ff fecd 	bl	800b1a8 <__cvt>
 800b40e:	9b06      	ldr	r3, [sp, #24]
 800b410:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b412:	2b47      	cmp	r3, #71	; 0x47
 800b414:	4680      	mov	r8, r0
 800b416:	d108      	bne.n	800b42a <_printf_float+0x142>
 800b418:	1cc8      	adds	r0, r1, #3
 800b41a:	db02      	blt.n	800b422 <_printf_float+0x13a>
 800b41c:	6863      	ldr	r3, [r4, #4]
 800b41e:	4299      	cmp	r1, r3
 800b420:	dd41      	ble.n	800b4a6 <_printf_float+0x1be>
 800b422:	f1ab 0b02 	sub.w	fp, fp, #2
 800b426:	fa5f fb8b 	uxtb.w	fp, fp
 800b42a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b42e:	d820      	bhi.n	800b472 <_printf_float+0x18a>
 800b430:	3901      	subs	r1, #1
 800b432:	465a      	mov	r2, fp
 800b434:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b438:	9109      	str	r1, [sp, #36]	; 0x24
 800b43a:	f7ff ff17 	bl	800b26c <__exponent>
 800b43e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b440:	1813      	adds	r3, r2, r0
 800b442:	2a01      	cmp	r2, #1
 800b444:	4681      	mov	r9, r0
 800b446:	6123      	str	r3, [r4, #16]
 800b448:	dc02      	bgt.n	800b450 <_printf_float+0x168>
 800b44a:	6822      	ldr	r2, [r4, #0]
 800b44c:	07d2      	lsls	r2, r2, #31
 800b44e:	d501      	bpl.n	800b454 <_printf_float+0x16c>
 800b450:	3301      	adds	r3, #1
 800b452:	6123      	str	r3, [r4, #16]
 800b454:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d09c      	beq.n	800b396 <_printf_float+0xae>
 800b45c:	232d      	movs	r3, #45	; 0x2d
 800b45e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b462:	e798      	b.n	800b396 <_printf_float+0xae>
 800b464:	9a06      	ldr	r2, [sp, #24]
 800b466:	2a47      	cmp	r2, #71	; 0x47
 800b468:	d1be      	bne.n	800b3e8 <_printf_float+0x100>
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d1bc      	bne.n	800b3e8 <_printf_float+0x100>
 800b46e:	2301      	movs	r3, #1
 800b470:	e7b9      	b.n	800b3e6 <_printf_float+0xfe>
 800b472:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b476:	d118      	bne.n	800b4aa <_printf_float+0x1c2>
 800b478:	2900      	cmp	r1, #0
 800b47a:	6863      	ldr	r3, [r4, #4]
 800b47c:	dd0b      	ble.n	800b496 <_printf_float+0x1ae>
 800b47e:	6121      	str	r1, [r4, #16]
 800b480:	b913      	cbnz	r3, 800b488 <_printf_float+0x1a0>
 800b482:	6822      	ldr	r2, [r4, #0]
 800b484:	07d0      	lsls	r0, r2, #31
 800b486:	d502      	bpl.n	800b48e <_printf_float+0x1a6>
 800b488:	3301      	adds	r3, #1
 800b48a:	440b      	add	r3, r1
 800b48c:	6123      	str	r3, [r4, #16]
 800b48e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b490:	f04f 0900 	mov.w	r9, #0
 800b494:	e7de      	b.n	800b454 <_printf_float+0x16c>
 800b496:	b913      	cbnz	r3, 800b49e <_printf_float+0x1b6>
 800b498:	6822      	ldr	r2, [r4, #0]
 800b49a:	07d2      	lsls	r2, r2, #31
 800b49c:	d501      	bpl.n	800b4a2 <_printf_float+0x1ba>
 800b49e:	3302      	adds	r3, #2
 800b4a0:	e7f4      	b.n	800b48c <_printf_float+0x1a4>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e7f2      	b.n	800b48c <_printf_float+0x1a4>
 800b4a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b4aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ac:	4299      	cmp	r1, r3
 800b4ae:	db05      	blt.n	800b4bc <_printf_float+0x1d4>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	6121      	str	r1, [r4, #16]
 800b4b4:	07d8      	lsls	r0, r3, #31
 800b4b6:	d5ea      	bpl.n	800b48e <_printf_float+0x1a6>
 800b4b8:	1c4b      	adds	r3, r1, #1
 800b4ba:	e7e7      	b.n	800b48c <_printf_float+0x1a4>
 800b4bc:	2900      	cmp	r1, #0
 800b4be:	bfd4      	ite	le
 800b4c0:	f1c1 0202 	rsble	r2, r1, #2
 800b4c4:	2201      	movgt	r2, #1
 800b4c6:	4413      	add	r3, r2
 800b4c8:	e7e0      	b.n	800b48c <_printf_float+0x1a4>
 800b4ca:	6823      	ldr	r3, [r4, #0]
 800b4cc:	055a      	lsls	r2, r3, #21
 800b4ce:	d407      	bmi.n	800b4e0 <_printf_float+0x1f8>
 800b4d0:	6923      	ldr	r3, [r4, #16]
 800b4d2:	4642      	mov	r2, r8
 800b4d4:	4631      	mov	r1, r6
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	47b8      	blx	r7
 800b4da:	3001      	adds	r0, #1
 800b4dc:	d12c      	bne.n	800b538 <_printf_float+0x250>
 800b4de:	e764      	b.n	800b3aa <_printf_float+0xc2>
 800b4e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b4e4:	f240 80e0 	bls.w	800b6a8 <_printf_float+0x3c0>
 800b4e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	f7f5 fb02 	bl	8000af8 <__aeabi_dcmpeq>
 800b4f4:	2800      	cmp	r0, #0
 800b4f6:	d034      	beq.n	800b562 <_printf_float+0x27a>
 800b4f8:	4a37      	ldr	r2, [pc, #220]	; (800b5d8 <_printf_float+0x2f0>)
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	4631      	mov	r1, r6
 800b4fe:	4628      	mov	r0, r5
 800b500:	47b8      	blx	r7
 800b502:	3001      	adds	r0, #1
 800b504:	f43f af51 	beq.w	800b3aa <_printf_float+0xc2>
 800b508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b50c:	429a      	cmp	r2, r3
 800b50e:	db02      	blt.n	800b516 <_printf_float+0x22e>
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	07d8      	lsls	r0, r3, #31
 800b514:	d510      	bpl.n	800b538 <_printf_float+0x250>
 800b516:	ee18 3a10 	vmov	r3, s16
 800b51a:	4652      	mov	r2, sl
 800b51c:	4631      	mov	r1, r6
 800b51e:	4628      	mov	r0, r5
 800b520:	47b8      	blx	r7
 800b522:	3001      	adds	r0, #1
 800b524:	f43f af41 	beq.w	800b3aa <_printf_float+0xc2>
 800b528:	f04f 0800 	mov.w	r8, #0
 800b52c:	f104 091a 	add.w	r9, r4, #26
 800b530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b532:	3b01      	subs	r3, #1
 800b534:	4543      	cmp	r3, r8
 800b536:	dc09      	bgt.n	800b54c <_printf_float+0x264>
 800b538:	6823      	ldr	r3, [r4, #0]
 800b53a:	079b      	lsls	r3, r3, #30
 800b53c:	f100 8105 	bmi.w	800b74a <_printf_float+0x462>
 800b540:	68e0      	ldr	r0, [r4, #12]
 800b542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b544:	4298      	cmp	r0, r3
 800b546:	bfb8      	it	lt
 800b548:	4618      	movlt	r0, r3
 800b54a:	e730      	b.n	800b3ae <_printf_float+0xc6>
 800b54c:	2301      	movs	r3, #1
 800b54e:	464a      	mov	r2, r9
 800b550:	4631      	mov	r1, r6
 800b552:	4628      	mov	r0, r5
 800b554:	47b8      	blx	r7
 800b556:	3001      	adds	r0, #1
 800b558:	f43f af27 	beq.w	800b3aa <_printf_float+0xc2>
 800b55c:	f108 0801 	add.w	r8, r8, #1
 800b560:	e7e6      	b.n	800b530 <_printf_float+0x248>
 800b562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b564:	2b00      	cmp	r3, #0
 800b566:	dc39      	bgt.n	800b5dc <_printf_float+0x2f4>
 800b568:	4a1b      	ldr	r2, [pc, #108]	; (800b5d8 <_printf_float+0x2f0>)
 800b56a:	2301      	movs	r3, #1
 800b56c:	4631      	mov	r1, r6
 800b56e:	4628      	mov	r0, r5
 800b570:	47b8      	blx	r7
 800b572:	3001      	adds	r0, #1
 800b574:	f43f af19 	beq.w	800b3aa <_printf_float+0xc2>
 800b578:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b57c:	4313      	orrs	r3, r2
 800b57e:	d102      	bne.n	800b586 <_printf_float+0x29e>
 800b580:	6823      	ldr	r3, [r4, #0]
 800b582:	07d9      	lsls	r1, r3, #31
 800b584:	d5d8      	bpl.n	800b538 <_printf_float+0x250>
 800b586:	ee18 3a10 	vmov	r3, s16
 800b58a:	4652      	mov	r2, sl
 800b58c:	4631      	mov	r1, r6
 800b58e:	4628      	mov	r0, r5
 800b590:	47b8      	blx	r7
 800b592:	3001      	adds	r0, #1
 800b594:	f43f af09 	beq.w	800b3aa <_printf_float+0xc2>
 800b598:	f04f 0900 	mov.w	r9, #0
 800b59c:	f104 0a1a 	add.w	sl, r4, #26
 800b5a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5a2:	425b      	negs	r3, r3
 800b5a4:	454b      	cmp	r3, r9
 800b5a6:	dc01      	bgt.n	800b5ac <_printf_float+0x2c4>
 800b5a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5aa:	e792      	b.n	800b4d2 <_printf_float+0x1ea>
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	4652      	mov	r2, sl
 800b5b0:	4631      	mov	r1, r6
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	47b8      	blx	r7
 800b5b6:	3001      	adds	r0, #1
 800b5b8:	f43f aef7 	beq.w	800b3aa <_printf_float+0xc2>
 800b5bc:	f109 0901 	add.w	r9, r9, #1
 800b5c0:	e7ee      	b.n	800b5a0 <_printf_float+0x2b8>
 800b5c2:	bf00      	nop
 800b5c4:	7fefffff 	.word	0x7fefffff
 800b5c8:	08010b04 	.word	0x08010b04
 800b5cc:	08010b08 	.word	0x08010b08
 800b5d0:	08010b10 	.word	0x08010b10
 800b5d4:	08010b0c 	.word	0x08010b0c
 800b5d8:	08010b14 	.word	0x08010b14
 800b5dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	bfa8      	it	ge
 800b5e4:	461a      	movge	r2, r3
 800b5e6:	2a00      	cmp	r2, #0
 800b5e8:	4691      	mov	r9, r2
 800b5ea:	dc37      	bgt.n	800b65c <_printf_float+0x374>
 800b5ec:	f04f 0b00 	mov.w	fp, #0
 800b5f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5f4:	f104 021a 	add.w	r2, r4, #26
 800b5f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5fa:	9305      	str	r3, [sp, #20]
 800b5fc:	eba3 0309 	sub.w	r3, r3, r9
 800b600:	455b      	cmp	r3, fp
 800b602:	dc33      	bgt.n	800b66c <_printf_float+0x384>
 800b604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b608:	429a      	cmp	r2, r3
 800b60a:	db3b      	blt.n	800b684 <_printf_float+0x39c>
 800b60c:	6823      	ldr	r3, [r4, #0]
 800b60e:	07da      	lsls	r2, r3, #31
 800b610:	d438      	bmi.n	800b684 <_printf_float+0x39c>
 800b612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b614:	9a05      	ldr	r2, [sp, #20]
 800b616:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b618:	1a9a      	subs	r2, r3, r2
 800b61a:	eba3 0901 	sub.w	r9, r3, r1
 800b61e:	4591      	cmp	r9, r2
 800b620:	bfa8      	it	ge
 800b622:	4691      	movge	r9, r2
 800b624:	f1b9 0f00 	cmp.w	r9, #0
 800b628:	dc35      	bgt.n	800b696 <_printf_float+0x3ae>
 800b62a:	f04f 0800 	mov.w	r8, #0
 800b62e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b632:	f104 0a1a 	add.w	sl, r4, #26
 800b636:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b63a:	1a9b      	subs	r3, r3, r2
 800b63c:	eba3 0309 	sub.w	r3, r3, r9
 800b640:	4543      	cmp	r3, r8
 800b642:	f77f af79 	ble.w	800b538 <_printf_float+0x250>
 800b646:	2301      	movs	r3, #1
 800b648:	4652      	mov	r2, sl
 800b64a:	4631      	mov	r1, r6
 800b64c:	4628      	mov	r0, r5
 800b64e:	47b8      	blx	r7
 800b650:	3001      	adds	r0, #1
 800b652:	f43f aeaa 	beq.w	800b3aa <_printf_float+0xc2>
 800b656:	f108 0801 	add.w	r8, r8, #1
 800b65a:	e7ec      	b.n	800b636 <_printf_float+0x34e>
 800b65c:	4613      	mov	r3, r2
 800b65e:	4631      	mov	r1, r6
 800b660:	4642      	mov	r2, r8
 800b662:	4628      	mov	r0, r5
 800b664:	47b8      	blx	r7
 800b666:	3001      	adds	r0, #1
 800b668:	d1c0      	bne.n	800b5ec <_printf_float+0x304>
 800b66a:	e69e      	b.n	800b3aa <_printf_float+0xc2>
 800b66c:	2301      	movs	r3, #1
 800b66e:	4631      	mov	r1, r6
 800b670:	4628      	mov	r0, r5
 800b672:	9205      	str	r2, [sp, #20]
 800b674:	47b8      	blx	r7
 800b676:	3001      	adds	r0, #1
 800b678:	f43f ae97 	beq.w	800b3aa <_printf_float+0xc2>
 800b67c:	9a05      	ldr	r2, [sp, #20]
 800b67e:	f10b 0b01 	add.w	fp, fp, #1
 800b682:	e7b9      	b.n	800b5f8 <_printf_float+0x310>
 800b684:	ee18 3a10 	vmov	r3, s16
 800b688:	4652      	mov	r2, sl
 800b68a:	4631      	mov	r1, r6
 800b68c:	4628      	mov	r0, r5
 800b68e:	47b8      	blx	r7
 800b690:	3001      	adds	r0, #1
 800b692:	d1be      	bne.n	800b612 <_printf_float+0x32a>
 800b694:	e689      	b.n	800b3aa <_printf_float+0xc2>
 800b696:	9a05      	ldr	r2, [sp, #20]
 800b698:	464b      	mov	r3, r9
 800b69a:	4442      	add	r2, r8
 800b69c:	4631      	mov	r1, r6
 800b69e:	4628      	mov	r0, r5
 800b6a0:	47b8      	blx	r7
 800b6a2:	3001      	adds	r0, #1
 800b6a4:	d1c1      	bne.n	800b62a <_printf_float+0x342>
 800b6a6:	e680      	b.n	800b3aa <_printf_float+0xc2>
 800b6a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6aa:	2a01      	cmp	r2, #1
 800b6ac:	dc01      	bgt.n	800b6b2 <_printf_float+0x3ca>
 800b6ae:	07db      	lsls	r3, r3, #31
 800b6b0:	d538      	bpl.n	800b724 <_printf_float+0x43c>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	4642      	mov	r2, r8
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	47b8      	blx	r7
 800b6bc:	3001      	adds	r0, #1
 800b6be:	f43f ae74 	beq.w	800b3aa <_printf_float+0xc2>
 800b6c2:	ee18 3a10 	vmov	r3, s16
 800b6c6:	4652      	mov	r2, sl
 800b6c8:	4631      	mov	r1, r6
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	47b8      	blx	r7
 800b6ce:	3001      	adds	r0, #1
 800b6d0:	f43f ae6b 	beq.w	800b3aa <_printf_float+0xc2>
 800b6d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6d8:	2200      	movs	r2, #0
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f7f5 fa0c 	bl	8000af8 <__aeabi_dcmpeq>
 800b6e0:	b9d8      	cbnz	r0, 800b71a <_printf_float+0x432>
 800b6e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6e4:	f108 0201 	add.w	r2, r8, #1
 800b6e8:	3b01      	subs	r3, #1
 800b6ea:	4631      	mov	r1, r6
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	47b8      	blx	r7
 800b6f0:	3001      	adds	r0, #1
 800b6f2:	d10e      	bne.n	800b712 <_printf_float+0x42a>
 800b6f4:	e659      	b.n	800b3aa <_printf_float+0xc2>
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	4652      	mov	r2, sl
 800b6fa:	4631      	mov	r1, r6
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	47b8      	blx	r7
 800b700:	3001      	adds	r0, #1
 800b702:	f43f ae52 	beq.w	800b3aa <_printf_float+0xc2>
 800b706:	f108 0801 	add.w	r8, r8, #1
 800b70a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b70c:	3b01      	subs	r3, #1
 800b70e:	4543      	cmp	r3, r8
 800b710:	dcf1      	bgt.n	800b6f6 <_printf_float+0x40e>
 800b712:	464b      	mov	r3, r9
 800b714:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b718:	e6dc      	b.n	800b4d4 <_printf_float+0x1ec>
 800b71a:	f04f 0800 	mov.w	r8, #0
 800b71e:	f104 0a1a 	add.w	sl, r4, #26
 800b722:	e7f2      	b.n	800b70a <_printf_float+0x422>
 800b724:	2301      	movs	r3, #1
 800b726:	4642      	mov	r2, r8
 800b728:	e7df      	b.n	800b6ea <_printf_float+0x402>
 800b72a:	2301      	movs	r3, #1
 800b72c:	464a      	mov	r2, r9
 800b72e:	4631      	mov	r1, r6
 800b730:	4628      	mov	r0, r5
 800b732:	47b8      	blx	r7
 800b734:	3001      	adds	r0, #1
 800b736:	f43f ae38 	beq.w	800b3aa <_printf_float+0xc2>
 800b73a:	f108 0801 	add.w	r8, r8, #1
 800b73e:	68e3      	ldr	r3, [r4, #12]
 800b740:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b742:	1a5b      	subs	r3, r3, r1
 800b744:	4543      	cmp	r3, r8
 800b746:	dcf0      	bgt.n	800b72a <_printf_float+0x442>
 800b748:	e6fa      	b.n	800b540 <_printf_float+0x258>
 800b74a:	f04f 0800 	mov.w	r8, #0
 800b74e:	f104 0919 	add.w	r9, r4, #25
 800b752:	e7f4      	b.n	800b73e <_printf_float+0x456>

0800b754 <_printf_common>:
 800b754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b758:	4616      	mov	r6, r2
 800b75a:	4699      	mov	r9, r3
 800b75c:	688a      	ldr	r2, [r1, #8]
 800b75e:	690b      	ldr	r3, [r1, #16]
 800b760:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b764:	4293      	cmp	r3, r2
 800b766:	bfb8      	it	lt
 800b768:	4613      	movlt	r3, r2
 800b76a:	6033      	str	r3, [r6, #0]
 800b76c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b770:	4607      	mov	r7, r0
 800b772:	460c      	mov	r4, r1
 800b774:	b10a      	cbz	r2, 800b77a <_printf_common+0x26>
 800b776:	3301      	adds	r3, #1
 800b778:	6033      	str	r3, [r6, #0]
 800b77a:	6823      	ldr	r3, [r4, #0]
 800b77c:	0699      	lsls	r1, r3, #26
 800b77e:	bf42      	ittt	mi
 800b780:	6833      	ldrmi	r3, [r6, #0]
 800b782:	3302      	addmi	r3, #2
 800b784:	6033      	strmi	r3, [r6, #0]
 800b786:	6825      	ldr	r5, [r4, #0]
 800b788:	f015 0506 	ands.w	r5, r5, #6
 800b78c:	d106      	bne.n	800b79c <_printf_common+0x48>
 800b78e:	f104 0a19 	add.w	sl, r4, #25
 800b792:	68e3      	ldr	r3, [r4, #12]
 800b794:	6832      	ldr	r2, [r6, #0]
 800b796:	1a9b      	subs	r3, r3, r2
 800b798:	42ab      	cmp	r3, r5
 800b79a:	dc26      	bgt.n	800b7ea <_printf_common+0x96>
 800b79c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b7a0:	1e13      	subs	r3, r2, #0
 800b7a2:	6822      	ldr	r2, [r4, #0]
 800b7a4:	bf18      	it	ne
 800b7a6:	2301      	movne	r3, #1
 800b7a8:	0692      	lsls	r2, r2, #26
 800b7aa:	d42b      	bmi.n	800b804 <_printf_common+0xb0>
 800b7ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b7b0:	4649      	mov	r1, r9
 800b7b2:	4638      	mov	r0, r7
 800b7b4:	47c0      	blx	r8
 800b7b6:	3001      	adds	r0, #1
 800b7b8:	d01e      	beq.n	800b7f8 <_printf_common+0xa4>
 800b7ba:	6823      	ldr	r3, [r4, #0]
 800b7bc:	68e5      	ldr	r5, [r4, #12]
 800b7be:	6832      	ldr	r2, [r6, #0]
 800b7c0:	f003 0306 	and.w	r3, r3, #6
 800b7c4:	2b04      	cmp	r3, #4
 800b7c6:	bf08      	it	eq
 800b7c8:	1aad      	subeq	r5, r5, r2
 800b7ca:	68a3      	ldr	r3, [r4, #8]
 800b7cc:	6922      	ldr	r2, [r4, #16]
 800b7ce:	bf0c      	ite	eq
 800b7d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b7d4:	2500      	movne	r5, #0
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	bfc4      	itt	gt
 800b7da:	1a9b      	subgt	r3, r3, r2
 800b7dc:	18ed      	addgt	r5, r5, r3
 800b7de:	2600      	movs	r6, #0
 800b7e0:	341a      	adds	r4, #26
 800b7e2:	42b5      	cmp	r5, r6
 800b7e4:	d11a      	bne.n	800b81c <_printf_common+0xc8>
 800b7e6:	2000      	movs	r0, #0
 800b7e8:	e008      	b.n	800b7fc <_printf_common+0xa8>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	4652      	mov	r2, sl
 800b7ee:	4649      	mov	r1, r9
 800b7f0:	4638      	mov	r0, r7
 800b7f2:	47c0      	blx	r8
 800b7f4:	3001      	adds	r0, #1
 800b7f6:	d103      	bne.n	800b800 <_printf_common+0xac>
 800b7f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b7fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b800:	3501      	adds	r5, #1
 800b802:	e7c6      	b.n	800b792 <_printf_common+0x3e>
 800b804:	18e1      	adds	r1, r4, r3
 800b806:	1c5a      	adds	r2, r3, #1
 800b808:	2030      	movs	r0, #48	; 0x30
 800b80a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b80e:	4422      	add	r2, r4
 800b810:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b814:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b818:	3302      	adds	r3, #2
 800b81a:	e7c7      	b.n	800b7ac <_printf_common+0x58>
 800b81c:	2301      	movs	r3, #1
 800b81e:	4622      	mov	r2, r4
 800b820:	4649      	mov	r1, r9
 800b822:	4638      	mov	r0, r7
 800b824:	47c0      	blx	r8
 800b826:	3001      	adds	r0, #1
 800b828:	d0e6      	beq.n	800b7f8 <_printf_common+0xa4>
 800b82a:	3601      	adds	r6, #1
 800b82c:	e7d9      	b.n	800b7e2 <_printf_common+0x8e>
	...

0800b830 <_printf_i>:
 800b830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b834:	7e0f      	ldrb	r7, [r1, #24]
 800b836:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b838:	2f78      	cmp	r7, #120	; 0x78
 800b83a:	4691      	mov	r9, r2
 800b83c:	4680      	mov	r8, r0
 800b83e:	460c      	mov	r4, r1
 800b840:	469a      	mov	sl, r3
 800b842:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b846:	d807      	bhi.n	800b858 <_printf_i+0x28>
 800b848:	2f62      	cmp	r7, #98	; 0x62
 800b84a:	d80a      	bhi.n	800b862 <_printf_i+0x32>
 800b84c:	2f00      	cmp	r7, #0
 800b84e:	f000 80d8 	beq.w	800ba02 <_printf_i+0x1d2>
 800b852:	2f58      	cmp	r7, #88	; 0x58
 800b854:	f000 80a3 	beq.w	800b99e <_printf_i+0x16e>
 800b858:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b85c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b860:	e03a      	b.n	800b8d8 <_printf_i+0xa8>
 800b862:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b866:	2b15      	cmp	r3, #21
 800b868:	d8f6      	bhi.n	800b858 <_printf_i+0x28>
 800b86a:	a101      	add	r1, pc, #4	; (adr r1, 800b870 <_printf_i+0x40>)
 800b86c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b870:	0800b8c9 	.word	0x0800b8c9
 800b874:	0800b8dd 	.word	0x0800b8dd
 800b878:	0800b859 	.word	0x0800b859
 800b87c:	0800b859 	.word	0x0800b859
 800b880:	0800b859 	.word	0x0800b859
 800b884:	0800b859 	.word	0x0800b859
 800b888:	0800b8dd 	.word	0x0800b8dd
 800b88c:	0800b859 	.word	0x0800b859
 800b890:	0800b859 	.word	0x0800b859
 800b894:	0800b859 	.word	0x0800b859
 800b898:	0800b859 	.word	0x0800b859
 800b89c:	0800b9e9 	.word	0x0800b9e9
 800b8a0:	0800b90d 	.word	0x0800b90d
 800b8a4:	0800b9cb 	.word	0x0800b9cb
 800b8a8:	0800b859 	.word	0x0800b859
 800b8ac:	0800b859 	.word	0x0800b859
 800b8b0:	0800ba0b 	.word	0x0800ba0b
 800b8b4:	0800b859 	.word	0x0800b859
 800b8b8:	0800b90d 	.word	0x0800b90d
 800b8bc:	0800b859 	.word	0x0800b859
 800b8c0:	0800b859 	.word	0x0800b859
 800b8c4:	0800b9d3 	.word	0x0800b9d3
 800b8c8:	682b      	ldr	r3, [r5, #0]
 800b8ca:	1d1a      	adds	r2, r3, #4
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	602a      	str	r2, [r5, #0]
 800b8d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b8d8:	2301      	movs	r3, #1
 800b8da:	e0a3      	b.n	800ba24 <_printf_i+0x1f4>
 800b8dc:	6820      	ldr	r0, [r4, #0]
 800b8de:	6829      	ldr	r1, [r5, #0]
 800b8e0:	0606      	lsls	r6, r0, #24
 800b8e2:	f101 0304 	add.w	r3, r1, #4
 800b8e6:	d50a      	bpl.n	800b8fe <_printf_i+0xce>
 800b8e8:	680e      	ldr	r6, [r1, #0]
 800b8ea:	602b      	str	r3, [r5, #0]
 800b8ec:	2e00      	cmp	r6, #0
 800b8ee:	da03      	bge.n	800b8f8 <_printf_i+0xc8>
 800b8f0:	232d      	movs	r3, #45	; 0x2d
 800b8f2:	4276      	negs	r6, r6
 800b8f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8f8:	485e      	ldr	r0, [pc, #376]	; (800ba74 <_printf_i+0x244>)
 800b8fa:	230a      	movs	r3, #10
 800b8fc:	e019      	b.n	800b932 <_printf_i+0x102>
 800b8fe:	680e      	ldr	r6, [r1, #0]
 800b900:	602b      	str	r3, [r5, #0]
 800b902:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b906:	bf18      	it	ne
 800b908:	b236      	sxthne	r6, r6
 800b90a:	e7ef      	b.n	800b8ec <_printf_i+0xbc>
 800b90c:	682b      	ldr	r3, [r5, #0]
 800b90e:	6820      	ldr	r0, [r4, #0]
 800b910:	1d19      	adds	r1, r3, #4
 800b912:	6029      	str	r1, [r5, #0]
 800b914:	0601      	lsls	r1, r0, #24
 800b916:	d501      	bpl.n	800b91c <_printf_i+0xec>
 800b918:	681e      	ldr	r6, [r3, #0]
 800b91a:	e002      	b.n	800b922 <_printf_i+0xf2>
 800b91c:	0646      	lsls	r6, r0, #25
 800b91e:	d5fb      	bpl.n	800b918 <_printf_i+0xe8>
 800b920:	881e      	ldrh	r6, [r3, #0]
 800b922:	4854      	ldr	r0, [pc, #336]	; (800ba74 <_printf_i+0x244>)
 800b924:	2f6f      	cmp	r7, #111	; 0x6f
 800b926:	bf0c      	ite	eq
 800b928:	2308      	moveq	r3, #8
 800b92a:	230a      	movne	r3, #10
 800b92c:	2100      	movs	r1, #0
 800b92e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b932:	6865      	ldr	r5, [r4, #4]
 800b934:	60a5      	str	r5, [r4, #8]
 800b936:	2d00      	cmp	r5, #0
 800b938:	bfa2      	ittt	ge
 800b93a:	6821      	ldrge	r1, [r4, #0]
 800b93c:	f021 0104 	bicge.w	r1, r1, #4
 800b940:	6021      	strge	r1, [r4, #0]
 800b942:	b90e      	cbnz	r6, 800b948 <_printf_i+0x118>
 800b944:	2d00      	cmp	r5, #0
 800b946:	d04d      	beq.n	800b9e4 <_printf_i+0x1b4>
 800b948:	4615      	mov	r5, r2
 800b94a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b94e:	fb03 6711 	mls	r7, r3, r1, r6
 800b952:	5dc7      	ldrb	r7, [r0, r7]
 800b954:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b958:	4637      	mov	r7, r6
 800b95a:	42bb      	cmp	r3, r7
 800b95c:	460e      	mov	r6, r1
 800b95e:	d9f4      	bls.n	800b94a <_printf_i+0x11a>
 800b960:	2b08      	cmp	r3, #8
 800b962:	d10b      	bne.n	800b97c <_printf_i+0x14c>
 800b964:	6823      	ldr	r3, [r4, #0]
 800b966:	07de      	lsls	r6, r3, #31
 800b968:	d508      	bpl.n	800b97c <_printf_i+0x14c>
 800b96a:	6923      	ldr	r3, [r4, #16]
 800b96c:	6861      	ldr	r1, [r4, #4]
 800b96e:	4299      	cmp	r1, r3
 800b970:	bfde      	ittt	le
 800b972:	2330      	movle	r3, #48	; 0x30
 800b974:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b978:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b97c:	1b52      	subs	r2, r2, r5
 800b97e:	6122      	str	r2, [r4, #16]
 800b980:	f8cd a000 	str.w	sl, [sp]
 800b984:	464b      	mov	r3, r9
 800b986:	aa03      	add	r2, sp, #12
 800b988:	4621      	mov	r1, r4
 800b98a:	4640      	mov	r0, r8
 800b98c:	f7ff fee2 	bl	800b754 <_printf_common>
 800b990:	3001      	adds	r0, #1
 800b992:	d14c      	bne.n	800ba2e <_printf_i+0x1fe>
 800b994:	f04f 30ff 	mov.w	r0, #4294967295
 800b998:	b004      	add	sp, #16
 800b99a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b99e:	4835      	ldr	r0, [pc, #212]	; (800ba74 <_printf_i+0x244>)
 800b9a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b9a4:	6829      	ldr	r1, [r5, #0]
 800b9a6:	6823      	ldr	r3, [r4, #0]
 800b9a8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b9ac:	6029      	str	r1, [r5, #0]
 800b9ae:	061d      	lsls	r5, r3, #24
 800b9b0:	d514      	bpl.n	800b9dc <_printf_i+0x1ac>
 800b9b2:	07df      	lsls	r7, r3, #31
 800b9b4:	bf44      	itt	mi
 800b9b6:	f043 0320 	orrmi.w	r3, r3, #32
 800b9ba:	6023      	strmi	r3, [r4, #0]
 800b9bc:	b91e      	cbnz	r6, 800b9c6 <_printf_i+0x196>
 800b9be:	6823      	ldr	r3, [r4, #0]
 800b9c0:	f023 0320 	bic.w	r3, r3, #32
 800b9c4:	6023      	str	r3, [r4, #0]
 800b9c6:	2310      	movs	r3, #16
 800b9c8:	e7b0      	b.n	800b92c <_printf_i+0xfc>
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	f043 0320 	orr.w	r3, r3, #32
 800b9d0:	6023      	str	r3, [r4, #0]
 800b9d2:	2378      	movs	r3, #120	; 0x78
 800b9d4:	4828      	ldr	r0, [pc, #160]	; (800ba78 <_printf_i+0x248>)
 800b9d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b9da:	e7e3      	b.n	800b9a4 <_printf_i+0x174>
 800b9dc:	0659      	lsls	r1, r3, #25
 800b9de:	bf48      	it	mi
 800b9e0:	b2b6      	uxthmi	r6, r6
 800b9e2:	e7e6      	b.n	800b9b2 <_printf_i+0x182>
 800b9e4:	4615      	mov	r5, r2
 800b9e6:	e7bb      	b.n	800b960 <_printf_i+0x130>
 800b9e8:	682b      	ldr	r3, [r5, #0]
 800b9ea:	6826      	ldr	r6, [r4, #0]
 800b9ec:	6961      	ldr	r1, [r4, #20]
 800b9ee:	1d18      	adds	r0, r3, #4
 800b9f0:	6028      	str	r0, [r5, #0]
 800b9f2:	0635      	lsls	r5, r6, #24
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	d501      	bpl.n	800b9fc <_printf_i+0x1cc>
 800b9f8:	6019      	str	r1, [r3, #0]
 800b9fa:	e002      	b.n	800ba02 <_printf_i+0x1d2>
 800b9fc:	0670      	lsls	r0, r6, #25
 800b9fe:	d5fb      	bpl.n	800b9f8 <_printf_i+0x1c8>
 800ba00:	8019      	strh	r1, [r3, #0]
 800ba02:	2300      	movs	r3, #0
 800ba04:	6123      	str	r3, [r4, #16]
 800ba06:	4615      	mov	r5, r2
 800ba08:	e7ba      	b.n	800b980 <_printf_i+0x150>
 800ba0a:	682b      	ldr	r3, [r5, #0]
 800ba0c:	1d1a      	adds	r2, r3, #4
 800ba0e:	602a      	str	r2, [r5, #0]
 800ba10:	681d      	ldr	r5, [r3, #0]
 800ba12:	6862      	ldr	r2, [r4, #4]
 800ba14:	2100      	movs	r1, #0
 800ba16:	4628      	mov	r0, r5
 800ba18:	f7f4 fbfa 	bl	8000210 <memchr>
 800ba1c:	b108      	cbz	r0, 800ba22 <_printf_i+0x1f2>
 800ba1e:	1b40      	subs	r0, r0, r5
 800ba20:	6060      	str	r0, [r4, #4]
 800ba22:	6863      	ldr	r3, [r4, #4]
 800ba24:	6123      	str	r3, [r4, #16]
 800ba26:	2300      	movs	r3, #0
 800ba28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba2c:	e7a8      	b.n	800b980 <_printf_i+0x150>
 800ba2e:	6923      	ldr	r3, [r4, #16]
 800ba30:	462a      	mov	r2, r5
 800ba32:	4649      	mov	r1, r9
 800ba34:	4640      	mov	r0, r8
 800ba36:	47d0      	blx	sl
 800ba38:	3001      	adds	r0, #1
 800ba3a:	d0ab      	beq.n	800b994 <_printf_i+0x164>
 800ba3c:	6823      	ldr	r3, [r4, #0]
 800ba3e:	079b      	lsls	r3, r3, #30
 800ba40:	d413      	bmi.n	800ba6a <_printf_i+0x23a>
 800ba42:	68e0      	ldr	r0, [r4, #12]
 800ba44:	9b03      	ldr	r3, [sp, #12]
 800ba46:	4298      	cmp	r0, r3
 800ba48:	bfb8      	it	lt
 800ba4a:	4618      	movlt	r0, r3
 800ba4c:	e7a4      	b.n	800b998 <_printf_i+0x168>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	4632      	mov	r2, r6
 800ba52:	4649      	mov	r1, r9
 800ba54:	4640      	mov	r0, r8
 800ba56:	47d0      	blx	sl
 800ba58:	3001      	adds	r0, #1
 800ba5a:	d09b      	beq.n	800b994 <_printf_i+0x164>
 800ba5c:	3501      	adds	r5, #1
 800ba5e:	68e3      	ldr	r3, [r4, #12]
 800ba60:	9903      	ldr	r1, [sp, #12]
 800ba62:	1a5b      	subs	r3, r3, r1
 800ba64:	42ab      	cmp	r3, r5
 800ba66:	dcf2      	bgt.n	800ba4e <_printf_i+0x21e>
 800ba68:	e7eb      	b.n	800ba42 <_printf_i+0x212>
 800ba6a:	2500      	movs	r5, #0
 800ba6c:	f104 0619 	add.w	r6, r4, #25
 800ba70:	e7f5      	b.n	800ba5e <_printf_i+0x22e>
 800ba72:	bf00      	nop
 800ba74:	08010b16 	.word	0x08010b16
 800ba78:	08010b27 	.word	0x08010b27

0800ba7c <_scanf_float>:
 800ba7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba80:	b087      	sub	sp, #28
 800ba82:	4617      	mov	r7, r2
 800ba84:	9303      	str	r3, [sp, #12]
 800ba86:	688b      	ldr	r3, [r1, #8]
 800ba88:	1e5a      	subs	r2, r3, #1
 800ba8a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ba8e:	bf83      	ittte	hi
 800ba90:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ba94:	195b      	addhi	r3, r3, r5
 800ba96:	9302      	strhi	r3, [sp, #8]
 800ba98:	2300      	movls	r3, #0
 800ba9a:	bf86      	itte	hi
 800ba9c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800baa0:	608b      	strhi	r3, [r1, #8]
 800baa2:	9302      	strls	r3, [sp, #8]
 800baa4:	680b      	ldr	r3, [r1, #0]
 800baa6:	468b      	mov	fp, r1
 800baa8:	2500      	movs	r5, #0
 800baaa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800baae:	f84b 3b1c 	str.w	r3, [fp], #28
 800bab2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bab6:	4680      	mov	r8, r0
 800bab8:	460c      	mov	r4, r1
 800baba:	465e      	mov	r6, fp
 800babc:	46aa      	mov	sl, r5
 800babe:	46a9      	mov	r9, r5
 800bac0:	9501      	str	r5, [sp, #4]
 800bac2:	68a2      	ldr	r2, [r4, #8]
 800bac4:	b152      	cbz	r2, 800badc <_scanf_float+0x60>
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	2b4e      	cmp	r3, #78	; 0x4e
 800bacc:	d864      	bhi.n	800bb98 <_scanf_float+0x11c>
 800bace:	2b40      	cmp	r3, #64	; 0x40
 800bad0:	d83c      	bhi.n	800bb4c <_scanf_float+0xd0>
 800bad2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bad6:	b2c8      	uxtb	r0, r1
 800bad8:	280e      	cmp	r0, #14
 800bada:	d93a      	bls.n	800bb52 <_scanf_float+0xd6>
 800badc:	f1b9 0f00 	cmp.w	r9, #0
 800bae0:	d003      	beq.n	800baea <_scanf_float+0x6e>
 800bae2:	6823      	ldr	r3, [r4, #0]
 800bae4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bae8:	6023      	str	r3, [r4, #0]
 800baea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800baee:	f1ba 0f01 	cmp.w	sl, #1
 800baf2:	f200 8113 	bhi.w	800bd1c <_scanf_float+0x2a0>
 800baf6:	455e      	cmp	r6, fp
 800baf8:	f200 8105 	bhi.w	800bd06 <_scanf_float+0x28a>
 800bafc:	2501      	movs	r5, #1
 800bafe:	4628      	mov	r0, r5
 800bb00:	b007      	add	sp, #28
 800bb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb06:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bb0a:	2a0d      	cmp	r2, #13
 800bb0c:	d8e6      	bhi.n	800badc <_scanf_float+0x60>
 800bb0e:	a101      	add	r1, pc, #4	; (adr r1, 800bb14 <_scanf_float+0x98>)
 800bb10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bb14:	0800bc53 	.word	0x0800bc53
 800bb18:	0800badd 	.word	0x0800badd
 800bb1c:	0800badd 	.word	0x0800badd
 800bb20:	0800badd 	.word	0x0800badd
 800bb24:	0800bcb3 	.word	0x0800bcb3
 800bb28:	0800bc8b 	.word	0x0800bc8b
 800bb2c:	0800badd 	.word	0x0800badd
 800bb30:	0800badd 	.word	0x0800badd
 800bb34:	0800bc61 	.word	0x0800bc61
 800bb38:	0800badd 	.word	0x0800badd
 800bb3c:	0800badd 	.word	0x0800badd
 800bb40:	0800badd 	.word	0x0800badd
 800bb44:	0800badd 	.word	0x0800badd
 800bb48:	0800bc19 	.word	0x0800bc19
 800bb4c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bb50:	e7db      	b.n	800bb0a <_scanf_float+0x8e>
 800bb52:	290e      	cmp	r1, #14
 800bb54:	d8c2      	bhi.n	800badc <_scanf_float+0x60>
 800bb56:	a001      	add	r0, pc, #4	; (adr r0, 800bb5c <_scanf_float+0xe0>)
 800bb58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bb5c:	0800bc0b 	.word	0x0800bc0b
 800bb60:	0800badd 	.word	0x0800badd
 800bb64:	0800bc0b 	.word	0x0800bc0b
 800bb68:	0800bc9f 	.word	0x0800bc9f
 800bb6c:	0800badd 	.word	0x0800badd
 800bb70:	0800bbb9 	.word	0x0800bbb9
 800bb74:	0800bbf5 	.word	0x0800bbf5
 800bb78:	0800bbf5 	.word	0x0800bbf5
 800bb7c:	0800bbf5 	.word	0x0800bbf5
 800bb80:	0800bbf5 	.word	0x0800bbf5
 800bb84:	0800bbf5 	.word	0x0800bbf5
 800bb88:	0800bbf5 	.word	0x0800bbf5
 800bb8c:	0800bbf5 	.word	0x0800bbf5
 800bb90:	0800bbf5 	.word	0x0800bbf5
 800bb94:	0800bbf5 	.word	0x0800bbf5
 800bb98:	2b6e      	cmp	r3, #110	; 0x6e
 800bb9a:	d809      	bhi.n	800bbb0 <_scanf_float+0x134>
 800bb9c:	2b60      	cmp	r3, #96	; 0x60
 800bb9e:	d8b2      	bhi.n	800bb06 <_scanf_float+0x8a>
 800bba0:	2b54      	cmp	r3, #84	; 0x54
 800bba2:	d077      	beq.n	800bc94 <_scanf_float+0x218>
 800bba4:	2b59      	cmp	r3, #89	; 0x59
 800bba6:	d199      	bne.n	800badc <_scanf_float+0x60>
 800bba8:	2d07      	cmp	r5, #7
 800bbaa:	d197      	bne.n	800badc <_scanf_float+0x60>
 800bbac:	2508      	movs	r5, #8
 800bbae:	e029      	b.n	800bc04 <_scanf_float+0x188>
 800bbb0:	2b74      	cmp	r3, #116	; 0x74
 800bbb2:	d06f      	beq.n	800bc94 <_scanf_float+0x218>
 800bbb4:	2b79      	cmp	r3, #121	; 0x79
 800bbb6:	e7f6      	b.n	800bba6 <_scanf_float+0x12a>
 800bbb8:	6821      	ldr	r1, [r4, #0]
 800bbba:	05c8      	lsls	r0, r1, #23
 800bbbc:	d51a      	bpl.n	800bbf4 <_scanf_float+0x178>
 800bbbe:	9b02      	ldr	r3, [sp, #8]
 800bbc0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bbc4:	6021      	str	r1, [r4, #0]
 800bbc6:	f109 0901 	add.w	r9, r9, #1
 800bbca:	b11b      	cbz	r3, 800bbd4 <_scanf_float+0x158>
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	3201      	adds	r2, #1
 800bbd0:	9302      	str	r3, [sp, #8]
 800bbd2:	60a2      	str	r2, [r4, #8]
 800bbd4:	68a3      	ldr	r3, [r4, #8]
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	60a3      	str	r3, [r4, #8]
 800bbda:	6923      	ldr	r3, [r4, #16]
 800bbdc:	3301      	adds	r3, #1
 800bbde:	6123      	str	r3, [r4, #16]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	607b      	str	r3, [r7, #4]
 800bbe8:	f340 8084 	ble.w	800bcf4 <_scanf_float+0x278>
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	3301      	adds	r3, #1
 800bbf0:	603b      	str	r3, [r7, #0]
 800bbf2:	e766      	b.n	800bac2 <_scanf_float+0x46>
 800bbf4:	eb1a 0f05 	cmn.w	sl, r5
 800bbf8:	f47f af70 	bne.w	800badc <_scanf_float+0x60>
 800bbfc:	6822      	ldr	r2, [r4, #0]
 800bbfe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bc02:	6022      	str	r2, [r4, #0]
 800bc04:	f806 3b01 	strb.w	r3, [r6], #1
 800bc08:	e7e4      	b.n	800bbd4 <_scanf_float+0x158>
 800bc0a:	6822      	ldr	r2, [r4, #0]
 800bc0c:	0610      	lsls	r0, r2, #24
 800bc0e:	f57f af65 	bpl.w	800badc <_scanf_float+0x60>
 800bc12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc16:	e7f4      	b.n	800bc02 <_scanf_float+0x186>
 800bc18:	f1ba 0f00 	cmp.w	sl, #0
 800bc1c:	d10e      	bne.n	800bc3c <_scanf_float+0x1c0>
 800bc1e:	f1b9 0f00 	cmp.w	r9, #0
 800bc22:	d10e      	bne.n	800bc42 <_scanf_float+0x1c6>
 800bc24:	6822      	ldr	r2, [r4, #0]
 800bc26:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bc2a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bc2e:	d108      	bne.n	800bc42 <_scanf_float+0x1c6>
 800bc30:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc34:	6022      	str	r2, [r4, #0]
 800bc36:	f04f 0a01 	mov.w	sl, #1
 800bc3a:	e7e3      	b.n	800bc04 <_scanf_float+0x188>
 800bc3c:	f1ba 0f02 	cmp.w	sl, #2
 800bc40:	d055      	beq.n	800bcee <_scanf_float+0x272>
 800bc42:	2d01      	cmp	r5, #1
 800bc44:	d002      	beq.n	800bc4c <_scanf_float+0x1d0>
 800bc46:	2d04      	cmp	r5, #4
 800bc48:	f47f af48 	bne.w	800badc <_scanf_float+0x60>
 800bc4c:	3501      	adds	r5, #1
 800bc4e:	b2ed      	uxtb	r5, r5
 800bc50:	e7d8      	b.n	800bc04 <_scanf_float+0x188>
 800bc52:	f1ba 0f01 	cmp.w	sl, #1
 800bc56:	f47f af41 	bne.w	800badc <_scanf_float+0x60>
 800bc5a:	f04f 0a02 	mov.w	sl, #2
 800bc5e:	e7d1      	b.n	800bc04 <_scanf_float+0x188>
 800bc60:	b97d      	cbnz	r5, 800bc82 <_scanf_float+0x206>
 800bc62:	f1b9 0f00 	cmp.w	r9, #0
 800bc66:	f47f af3c 	bne.w	800bae2 <_scanf_float+0x66>
 800bc6a:	6822      	ldr	r2, [r4, #0]
 800bc6c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bc70:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bc74:	f47f af39 	bne.w	800baea <_scanf_float+0x6e>
 800bc78:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc7c:	6022      	str	r2, [r4, #0]
 800bc7e:	2501      	movs	r5, #1
 800bc80:	e7c0      	b.n	800bc04 <_scanf_float+0x188>
 800bc82:	2d03      	cmp	r5, #3
 800bc84:	d0e2      	beq.n	800bc4c <_scanf_float+0x1d0>
 800bc86:	2d05      	cmp	r5, #5
 800bc88:	e7de      	b.n	800bc48 <_scanf_float+0x1cc>
 800bc8a:	2d02      	cmp	r5, #2
 800bc8c:	f47f af26 	bne.w	800badc <_scanf_float+0x60>
 800bc90:	2503      	movs	r5, #3
 800bc92:	e7b7      	b.n	800bc04 <_scanf_float+0x188>
 800bc94:	2d06      	cmp	r5, #6
 800bc96:	f47f af21 	bne.w	800badc <_scanf_float+0x60>
 800bc9a:	2507      	movs	r5, #7
 800bc9c:	e7b2      	b.n	800bc04 <_scanf_float+0x188>
 800bc9e:	6822      	ldr	r2, [r4, #0]
 800bca0:	0591      	lsls	r1, r2, #22
 800bca2:	f57f af1b 	bpl.w	800badc <_scanf_float+0x60>
 800bca6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bcaa:	6022      	str	r2, [r4, #0]
 800bcac:	f8cd 9004 	str.w	r9, [sp, #4]
 800bcb0:	e7a8      	b.n	800bc04 <_scanf_float+0x188>
 800bcb2:	6822      	ldr	r2, [r4, #0]
 800bcb4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bcb8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bcbc:	d006      	beq.n	800bccc <_scanf_float+0x250>
 800bcbe:	0550      	lsls	r0, r2, #21
 800bcc0:	f57f af0c 	bpl.w	800badc <_scanf_float+0x60>
 800bcc4:	f1b9 0f00 	cmp.w	r9, #0
 800bcc8:	f43f af0f 	beq.w	800baea <_scanf_float+0x6e>
 800bccc:	0591      	lsls	r1, r2, #22
 800bcce:	bf58      	it	pl
 800bcd0:	9901      	ldrpl	r1, [sp, #4]
 800bcd2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bcd6:	bf58      	it	pl
 800bcd8:	eba9 0101 	subpl.w	r1, r9, r1
 800bcdc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bce0:	bf58      	it	pl
 800bce2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bce6:	6022      	str	r2, [r4, #0]
 800bce8:	f04f 0900 	mov.w	r9, #0
 800bcec:	e78a      	b.n	800bc04 <_scanf_float+0x188>
 800bcee:	f04f 0a03 	mov.w	sl, #3
 800bcf2:	e787      	b.n	800bc04 <_scanf_float+0x188>
 800bcf4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bcf8:	4639      	mov	r1, r7
 800bcfa:	4640      	mov	r0, r8
 800bcfc:	4798      	blx	r3
 800bcfe:	2800      	cmp	r0, #0
 800bd00:	f43f aedf 	beq.w	800bac2 <_scanf_float+0x46>
 800bd04:	e6ea      	b.n	800badc <_scanf_float+0x60>
 800bd06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd0e:	463a      	mov	r2, r7
 800bd10:	4640      	mov	r0, r8
 800bd12:	4798      	blx	r3
 800bd14:	6923      	ldr	r3, [r4, #16]
 800bd16:	3b01      	subs	r3, #1
 800bd18:	6123      	str	r3, [r4, #16]
 800bd1a:	e6ec      	b.n	800baf6 <_scanf_float+0x7a>
 800bd1c:	1e6b      	subs	r3, r5, #1
 800bd1e:	2b06      	cmp	r3, #6
 800bd20:	d825      	bhi.n	800bd6e <_scanf_float+0x2f2>
 800bd22:	2d02      	cmp	r5, #2
 800bd24:	d836      	bhi.n	800bd94 <_scanf_float+0x318>
 800bd26:	455e      	cmp	r6, fp
 800bd28:	f67f aee8 	bls.w	800bafc <_scanf_float+0x80>
 800bd2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd30:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd34:	463a      	mov	r2, r7
 800bd36:	4640      	mov	r0, r8
 800bd38:	4798      	blx	r3
 800bd3a:	6923      	ldr	r3, [r4, #16]
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	6123      	str	r3, [r4, #16]
 800bd40:	e7f1      	b.n	800bd26 <_scanf_float+0x2aa>
 800bd42:	9802      	ldr	r0, [sp, #8]
 800bd44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd48:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bd4c:	9002      	str	r0, [sp, #8]
 800bd4e:	463a      	mov	r2, r7
 800bd50:	4640      	mov	r0, r8
 800bd52:	4798      	blx	r3
 800bd54:	6923      	ldr	r3, [r4, #16]
 800bd56:	3b01      	subs	r3, #1
 800bd58:	6123      	str	r3, [r4, #16]
 800bd5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd5e:	fa5f fa8a 	uxtb.w	sl, sl
 800bd62:	f1ba 0f02 	cmp.w	sl, #2
 800bd66:	d1ec      	bne.n	800bd42 <_scanf_float+0x2c6>
 800bd68:	3d03      	subs	r5, #3
 800bd6a:	b2ed      	uxtb	r5, r5
 800bd6c:	1b76      	subs	r6, r6, r5
 800bd6e:	6823      	ldr	r3, [r4, #0]
 800bd70:	05da      	lsls	r2, r3, #23
 800bd72:	d52f      	bpl.n	800bdd4 <_scanf_float+0x358>
 800bd74:	055b      	lsls	r3, r3, #21
 800bd76:	d510      	bpl.n	800bd9a <_scanf_float+0x31e>
 800bd78:	455e      	cmp	r6, fp
 800bd7a:	f67f aebf 	bls.w	800bafc <_scanf_float+0x80>
 800bd7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd86:	463a      	mov	r2, r7
 800bd88:	4640      	mov	r0, r8
 800bd8a:	4798      	blx	r3
 800bd8c:	6923      	ldr	r3, [r4, #16]
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	6123      	str	r3, [r4, #16]
 800bd92:	e7f1      	b.n	800bd78 <_scanf_float+0x2fc>
 800bd94:	46aa      	mov	sl, r5
 800bd96:	9602      	str	r6, [sp, #8]
 800bd98:	e7df      	b.n	800bd5a <_scanf_float+0x2de>
 800bd9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bd9e:	6923      	ldr	r3, [r4, #16]
 800bda0:	2965      	cmp	r1, #101	; 0x65
 800bda2:	f103 33ff 	add.w	r3, r3, #4294967295
 800bda6:	f106 35ff 	add.w	r5, r6, #4294967295
 800bdaa:	6123      	str	r3, [r4, #16]
 800bdac:	d00c      	beq.n	800bdc8 <_scanf_float+0x34c>
 800bdae:	2945      	cmp	r1, #69	; 0x45
 800bdb0:	d00a      	beq.n	800bdc8 <_scanf_float+0x34c>
 800bdb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bdb6:	463a      	mov	r2, r7
 800bdb8:	4640      	mov	r0, r8
 800bdba:	4798      	blx	r3
 800bdbc:	6923      	ldr	r3, [r4, #16]
 800bdbe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bdc2:	3b01      	subs	r3, #1
 800bdc4:	1eb5      	subs	r5, r6, #2
 800bdc6:	6123      	str	r3, [r4, #16]
 800bdc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bdcc:	463a      	mov	r2, r7
 800bdce:	4640      	mov	r0, r8
 800bdd0:	4798      	blx	r3
 800bdd2:	462e      	mov	r6, r5
 800bdd4:	6825      	ldr	r5, [r4, #0]
 800bdd6:	f015 0510 	ands.w	r5, r5, #16
 800bdda:	d159      	bne.n	800be90 <_scanf_float+0x414>
 800bddc:	7035      	strb	r5, [r6, #0]
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bde4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bde8:	d11b      	bne.n	800be22 <_scanf_float+0x3a6>
 800bdea:	9b01      	ldr	r3, [sp, #4]
 800bdec:	454b      	cmp	r3, r9
 800bdee:	eba3 0209 	sub.w	r2, r3, r9
 800bdf2:	d123      	bne.n	800be3c <_scanf_float+0x3c0>
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	4659      	mov	r1, fp
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	f000 fedf 	bl	800cbbc <_strtod_r>
 800bdfe:	6822      	ldr	r2, [r4, #0]
 800be00:	9b03      	ldr	r3, [sp, #12]
 800be02:	f012 0f02 	tst.w	r2, #2
 800be06:	ec57 6b10 	vmov	r6, r7, d0
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	d021      	beq.n	800be52 <_scanf_float+0x3d6>
 800be0e:	9903      	ldr	r1, [sp, #12]
 800be10:	1d1a      	adds	r2, r3, #4
 800be12:	600a      	str	r2, [r1, #0]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	e9c3 6700 	strd	r6, r7, [r3]
 800be1a:	68e3      	ldr	r3, [r4, #12]
 800be1c:	3301      	adds	r3, #1
 800be1e:	60e3      	str	r3, [r4, #12]
 800be20:	e66d      	b.n	800bafe <_scanf_float+0x82>
 800be22:	9b04      	ldr	r3, [sp, #16]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d0e5      	beq.n	800bdf4 <_scanf_float+0x378>
 800be28:	9905      	ldr	r1, [sp, #20]
 800be2a:	230a      	movs	r3, #10
 800be2c:	462a      	mov	r2, r5
 800be2e:	3101      	adds	r1, #1
 800be30:	4640      	mov	r0, r8
 800be32:	f000 ffb3 	bl	800cd9c <_strtol_r>
 800be36:	9b04      	ldr	r3, [sp, #16]
 800be38:	9e05      	ldr	r6, [sp, #20]
 800be3a:	1ac2      	subs	r2, r0, r3
 800be3c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800be40:	429e      	cmp	r6, r3
 800be42:	bf28      	it	cs
 800be44:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800be48:	4912      	ldr	r1, [pc, #72]	; (800be94 <_scanf_float+0x418>)
 800be4a:	4630      	mov	r0, r6
 800be4c:	f000 f860 	bl	800bf10 <siprintf>
 800be50:	e7d0      	b.n	800bdf4 <_scanf_float+0x378>
 800be52:	9903      	ldr	r1, [sp, #12]
 800be54:	f012 0f04 	tst.w	r2, #4
 800be58:	f103 0204 	add.w	r2, r3, #4
 800be5c:	600a      	str	r2, [r1, #0]
 800be5e:	d1d9      	bne.n	800be14 <_scanf_float+0x398>
 800be60:	f8d3 8000 	ldr.w	r8, [r3]
 800be64:	ee10 2a10 	vmov	r2, s0
 800be68:	ee10 0a10 	vmov	r0, s0
 800be6c:	463b      	mov	r3, r7
 800be6e:	4639      	mov	r1, r7
 800be70:	f7f4 fe74 	bl	8000b5c <__aeabi_dcmpun>
 800be74:	b128      	cbz	r0, 800be82 <_scanf_float+0x406>
 800be76:	4808      	ldr	r0, [pc, #32]	; (800be98 <_scanf_float+0x41c>)
 800be78:	f000 f810 	bl	800be9c <nanf>
 800be7c:	ed88 0a00 	vstr	s0, [r8]
 800be80:	e7cb      	b.n	800be1a <_scanf_float+0x39e>
 800be82:	4630      	mov	r0, r6
 800be84:	4639      	mov	r1, r7
 800be86:	f7f4 fec7 	bl	8000c18 <__aeabi_d2f>
 800be8a:	f8c8 0000 	str.w	r0, [r8]
 800be8e:	e7c4      	b.n	800be1a <_scanf_float+0x39e>
 800be90:	2500      	movs	r5, #0
 800be92:	e634      	b.n	800bafe <_scanf_float+0x82>
 800be94:	08010b38 	.word	0x08010b38
 800be98:	08010c3f 	.word	0x08010c3f

0800be9c <nanf>:
 800be9c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bea4 <nanf+0x8>
 800bea0:	4770      	bx	lr
 800bea2:	bf00      	nop
 800bea4:	7fc00000 	.word	0x7fc00000

0800bea8 <sniprintf>:
 800bea8:	b40c      	push	{r2, r3}
 800beaa:	b530      	push	{r4, r5, lr}
 800beac:	4b17      	ldr	r3, [pc, #92]	; (800bf0c <sniprintf+0x64>)
 800beae:	1e0c      	subs	r4, r1, #0
 800beb0:	681d      	ldr	r5, [r3, #0]
 800beb2:	b09d      	sub	sp, #116	; 0x74
 800beb4:	da08      	bge.n	800bec8 <sniprintf+0x20>
 800beb6:	238b      	movs	r3, #139	; 0x8b
 800beb8:	602b      	str	r3, [r5, #0]
 800beba:	f04f 30ff 	mov.w	r0, #4294967295
 800bebe:	b01d      	add	sp, #116	; 0x74
 800bec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bec4:	b002      	add	sp, #8
 800bec6:	4770      	bx	lr
 800bec8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800becc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bed0:	bf14      	ite	ne
 800bed2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bed6:	4623      	moveq	r3, r4
 800bed8:	9304      	str	r3, [sp, #16]
 800beda:	9307      	str	r3, [sp, #28]
 800bedc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bee0:	9002      	str	r0, [sp, #8]
 800bee2:	9006      	str	r0, [sp, #24]
 800bee4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bee8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800beea:	ab21      	add	r3, sp, #132	; 0x84
 800beec:	a902      	add	r1, sp, #8
 800beee:	4628      	mov	r0, r5
 800bef0:	9301      	str	r3, [sp, #4]
 800bef2:	f002 ffb1 	bl	800ee58 <_svfiprintf_r>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	bfbc      	itt	lt
 800befa:	238b      	movlt	r3, #139	; 0x8b
 800befc:	602b      	strlt	r3, [r5, #0]
 800befe:	2c00      	cmp	r4, #0
 800bf00:	d0dd      	beq.n	800bebe <sniprintf+0x16>
 800bf02:	9b02      	ldr	r3, [sp, #8]
 800bf04:	2200      	movs	r2, #0
 800bf06:	701a      	strb	r2, [r3, #0]
 800bf08:	e7d9      	b.n	800bebe <sniprintf+0x16>
 800bf0a:	bf00      	nop
 800bf0c:	2000001c 	.word	0x2000001c

0800bf10 <siprintf>:
 800bf10:	b40e      	push	{r1, r2, r3}
 800bf12:	b500      	push	{lr}
 800bf14:	b09c      	sub	sp, #112	; 0x70
 800bf16:	ab1d      	add	r3, sp, #116	; 0x74
 800bf18:	9002      	str	r0, [sp, #8]
 800bf1a:	9006      	str	r0, [sp, #24]
 800bf1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bf20:	4809      	ldr	r0, [pc, #36]	; (800bf48 <siprintf+0x38>)
 800bf22:	9107      	str	r1, [sp, #28]
 800bf24:	9104      	str	r1, [sp, #16]
 800bf26:	4909      	ldr	r1, [pc, #36]	; (800bf4c <siprintf+0x3c>)
 800bf28:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf2c:	9105      	str	r1, [sp, #20]
 800bf2e:	6800      	ldr	r0, [r0, #0]
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	a902      	add	r1, sp, #8
 800bf34:	f002 ff90 	bl	800ee58 <_svfiprintf_r>
 800bf38:	9b02      	ldr	r3, [sp, #8]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	701a      	strb	r2, [r3, #0]
 800bf3e:	b01c      	add	sp, #112	; 0x70
 800bf40:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf44:	b003      	add	sp, #12
 800bf46:	4770      	bx	lr
 800bf48:	2000001c 	.word	0x2000001c
 800bf4c:	ffff0208 	.word	0xffff0208

0800bf50 <strncpy>:
 800bf50:	b510      	push	{r4, lr}
 800bf52:	3901      	subs	r1, #1
 800bf54:	4603      	mov	r3, r0
 800bf56:	b132      	cbz	r2, 800bf66 <strncpy+0x16>
 800bf58:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bf5c:	f803 4b01 	strb.w	r4, [r3], #1
 800bf60:	3a01      	subs	r2, #1
 800bf62:	2c00      	cmp	r4, #0
 800bf64:	d1f7      	bne.n	800bf56 <strncpy+0x6>
 800bf66:	441a      	add	r2, r3
 800bf68:	2100      	movs	r1, #0
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d100      	bne.n	800bf70 <strncpy+0x20>
 800bf6e:	bd10      	pop	{r4, pc}
 800bf70:	f803 1b01 	strb.w	r1, [r3], #1
 800bf74:	e7f9      	b.n	800bf6a <strncpy+0x1a>

0800bf76 <sulp>:
 800bf76:	b570      	push	{r4, r5, r6, lr}
 800bf78:	4604      	mov	r4, r0
 800bf7a:	460d      	mov	r5, r1
 800bf7c:	ec45 4b10 	vmov	d0, r4, r5
 800bf80:	4616      	mov	r6, r2
 800bf82:	f002 fcc7 	bl	800e914 <__ulp>
 800bf86:	ec51 0b10 	vmov	r0, r1, d0
 800bf8a:	b17e      	cbz	r6, 800bfac <sulp+0x36>
 800bf8c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bf90:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	dd09      	ble.n	800bfac <sulp+0x36>
 800bf98:	051b      	lsls	r3, r3, #20
 800bf9a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bf9e:	2400      	movs	r4, #0
 800bfa0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bfa4:	4622      	mov	r2, r4
 800bfa6:	462b      	mov	r3, r5
 800bfa8:	f7f4 fb3e 	bl	8000628 <__aeabi_dmul>
 800bfac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bfb0 <_strtod_l>:
 800bfb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb4:	ed2d 8b02 	vpush	{d8}
 800bfb8:	b09d      	sub	sp, #116	; 0x74
 800bfba:	461f      	mov	r7, r3
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	9318      	str	r3, [sp, #96]	; 0x60
 800bfc0:	4ba2      	ldr	r3, [pc, #648]	; (800c24c <_strtod_l+0x29c>)
 800bfc2:	9213      	str	r2, [sp, #76]	; 0x4c
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	9305      	str	r3, [sp, #20]
 800bfc8:	4604      	mov	r4, r0
 800bfca:	4618      	mov	r0, r3
 800bfcc:	4688      	mov	r8, r1
 800bfce:	f7f4 f911 	bl	80001f4 <strlen>
 800bfd2:	f04f 0a00 	mov.w	sl, #0
 800bfd6:	4605      	mov	r5, r0
 800bfd8:	f04f 0b00 	mov.w	fp, #0
 800bfdc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bfe0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfe2:	781a      	ldrb	r2, [r3, #0]
 800bfe4:	2a2b      	cmp	r2, #43	; 0x2b
 800bfe6:	d04e      	beq.n	800c086 <_strtod_l+0xd6>
 800bfe8:	d83b      	bhi.n	800c062 <_strtod_l+0xb2>
 800bfea:	2a0d      	cmp	r2, #13
 800bfec:	d834      	bhi.n	800c058 <_strtod_l+0xa8>
 800bfee:	2a08      	cmp	r2, #8
 800bff0:	d834      	bhi.n	800c05c <_strtod_l+0xac>
 800bff2:	2a00      	cmp	r2, #0
 800bff4:	d03e      	beq.n	800c074 <_strtod_l+0xc4>
 800bff6:	2300      	movs	r3, #0
 800bff8:	930a      	str	r3, [sp, #40]	; 0x28
 800bffa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bffc:	7833      	ldrb	r3, [r6, #0]
 800bffe:	2b30      	cmp	r3, #48	; 0x30
 800c000:	f040 80b0 	bne.w	800c164 <_strtod_l+0x1b4>
 800c004:	7873      	ldrb	r3, [r6, #1]
 800c006:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c00a:	2b58      	cmp	r3, #88	; 0x58
 800c00c:	d168      	bne.n	800c0e0 <_strtod_l+0x130>
 800c00e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c010:	9301      	str	r3, [sp, #4]
 800c012:	ab18      	add	r3, sp, #96	; 0x60
 800c014:	9702      	str	r7, [sp, #8]
 800c016:	9300      	str	r3, [sp, #0]
 800c018:	4a8d      	ldr	r2, [pc, #564]	; (800c250 <_strtod_l+0x2a0>)
 800c01a:	ab19      	add	r3, sp, #100	; 0x64
 800c01c:	a917      	add	r1, sp, #92	; 0x5c
 800c01e:	4620      	mov	r0, r4
 800c020:	f001 fdd2 	bl	800dbc8 <__gethex>
 800c024:	f010 0707 	ands.w	r7, r0, #7
 800c028:	4605      	mov	r5, r0
 800c02a:	d005      	beq.n	800c038 <_strtod_l+0x88>
 800c02c:	2f06      	cmp	r7, #6
 800c02e:	d12c      	bne.n	800c08a <_strtod_l+0xda>
 800c030:	3601      	adds	r6, #1
 800c032:	2300      	movs	r3, #0
 800c034:	9617      	str	r6, [sp, #92]	; 0x5c
 800c036:	930a      	str	r3, [sp, #40]	; 0x28
 800c038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	f040 8590 	bne.w	800cb60 <_strtod_l+0xbb0>
 800c040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c042:	b1eb      	cbz	r3, 800c080 <_strtod_l+0xd0>
 800c044:	4652      	mov	r2, sl
 800c046:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c04a:	ec43 2b10 	vmov	d0, r2, r3
 800c04e:	b01d      	add	sp, #116	; 0x74
 800c050:	ecbd 8b02 	vpop	{d8}
 800c054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c058:	2a20      	cmp	r2, #32
 800c05a:	d1cc      	bne.n	800bff6 <_strtod_l+0x46>
 800c05c:	3301      	adds	r3, #1
 800c05e:	9317      	str	r3, [sp, #92]	; 0x5c
 800c060:	e7be      	b.n	800bfe0 <_strtod_l+0x30>
 800c062:	2a2d      	cmp	r2, #45	; 0x2d
 800c064:	d1c7      	bne.n	800bff6 <_strtod_l+0x46>
 800c066:	2201      	movs	r2, #1
 800c068:	920a      	str	r2, [sp, #40]	; 0x28
 800c06a:	1c5a      	adds	r2, r3, #1
 800c06c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c06e:	785b      	ldrb	r3, [r3, #1]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d1c2      	bne.n	800bffa <_strtod_l+0x4a>
 800c074:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c076:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	f040 856e 	bne.w	800cb5c <_strtod_l+0xbac>
 800c080:	4652      	mov	r2, sl
 800c082:	465b      	mov	r3, fp
 800c084:	e7e1      	b.n	800c04a <_strtod_l+0x9a>
 800c086:	2200      	movs	r2, #0
 800c088:	e7ee      	b.n	800c068 <_strtod_l+0xb8>
 800c08a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c08c:	b13a      	cbz	r2, 800c09e <_strtod_l+0xee>
 800c08e:	2135      	movs	r1, #53	; 0x35
 800c090:	a81a      	add	r0, sp, #104	; 0x68
 800c092:	f002 fd4a 	bl	800eb2a <__copybits>
 800c096:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c098:	4620      	mov	r0, r4
 800c09a:	f002 f909 	bl	800e2b0 <_Bfree>
 800c09e:	3f01      	subs	r7, #1
 800c0a0:	2f04      	cmp	r7, #4
 800c0a2:	d806      	bhi.n	800c0b2 <_strtod_l+0x102>
 800c0a4:	e8df f007 	tbb	[pc, r7]
 800c0a8:	1714030a 	.word	0x1714030a
 800c0ac:	0a          	.byte	0x0a
 800c0ad:	00          	.byte	0x00
 800c0ae:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c0b2:	0728      	lsls	r0, r5, #28
 800c0b4:	d5c0      	bpl.n	800c038 <_strtod_l+0x88>
 800c0b6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c0ba:	e7bd      	b.n	800c038 <_strtod_l+0x88>
 800c0bc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c0c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c0c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c0c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c0ca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c0ce:	e7f0      	b.n	800c0b2 <_strtod_l+0x102>
 800c0d0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c254 <_strtod_l+0x2a4>
 800c0d4:	e7ed      	b.n	800c0b2 <_strtod_l+0x102>
 800c0d6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c0da:	f04f 3aff 	mov.w	sl, #4294967295
 800c0de:	e7e8      	b.n	800c0b2 <_strtod_l+0x102>
 800c0e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0e2:	1c5a      	adds	r2, r3, #1
 800c0e4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c0e6:	785b      	ldrb	r3, [r3, #1]
 800c0e8:	2b30      	cmp	r3, #48	; 0x30
 800c0ea:	d0f9      	beq.n	800c0e0 <_strtod_l+0x130>
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d0a3      	beq.n	800c038 <_strtod_l+0x88>
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	f04f 0900 	mov.w	r9, #0
 800c0f6:	9304      	str	r3, [sp, #16]
 800c0f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0fa:	9308      	str	r3, [sp, #32]
 800c0fc:	f8cd 901c 	str.w	r9, [sp, #28]
 800c100:	464f      	mov	r7, r9
 800c102:	220a      	movs	r2, #10
 800c104:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c106:	7806      	ldrb	r6, [r0, #0]
 800c108:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c10c:	b2d9      	uxtb	r1, r3
 800c10e:	2909      	cmp	r1, #9
 800c110:	d92a      	bls.n	800c168 <_strtod_l+0x1b8>
 800c112:	9905      	ldr	r1, [sp, #20]
 800c114:	462a      	mov	r2, r5
 800c116:	f003 f913 	bl	800f340 <strncmp>
 800c11a:	b398      	cbz	r0, 800c184 <_strtod_l+0x1d4>
 800c11c:	2000      	movs	r0, #0
 800c11e:	4632      	mov	r2, r6
 800c120:	463d      	mov	r5, r7
 800c122:	9005      	str	r0, [sp, #20]
 800c124:	4603      	mov	r3, r0
 800c126:	2a65      	cmp	r2, #101	; 0x65
 800c128:	d001      	beq.n	800c12e <_strtod_l+0x17e>
 800c12a:	2a45      	cmp	r2, #69	; 0x45
 800c12c:	d118      	bne.n	800c160 <_strtod_l+0x1b0>
 800c12e:	b91d      	cbnz	r5, 800c138 <_strtod_l+0x188>
 800c130:	9a04      	ldr	r2, [sp, #16]
 800c132:	4302      	orrs	r2, r0
 800c134:	d09e      	beq.n	800c074 <_strtod_l+0xc4>
 800c136:	2500      	movs	r5, #0
 800c138:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c13c:	f108 0201 	add.w	r2, r8, #1
 800c140:	9217      	str	r2, [sp, #92]	; 0x5c
 800c142:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c146:	2a2b      	cmp	r2, #43	; 0x2b
 800c148:	d075      	beq.n	800c236 <_strtod_l+0x286>
 800c14a:	2a2d      	cmp	r2, #45	; 0x2d
 800c14c:	d07b      	beq.n	800c246 <_strtod_l+0x296>
 800c14e:	f04f 0c00 	mov.w	ip, #0
 800c152:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c156:	2909      	cmp	r1, #9
 800c158:	f240 8082 	bls.w	800c260 <_strtod_l+0x2b0>
 800c15c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c160:	2600      	movs	r6, #0
 800c162:	e09d      	b.n	800c2a0 <_strtod_l+0x2f0>
 800c164:	2300      	movs	r3, #0
 800c166:	e7c4      	b.n	800c0f2 <_strtod_l+0x142>
 800c168:	2f08      	cmp	r7, #8
 800c16a:	bfd8      	it	le
 800c16c:	9907      	ldrle	r1, [sp, #28]
 800c16e:	f100 0001 	add.w	r0, r0, #1
 800c172:	bfda      	itte	le
 800c174:	fb02 3301 	mlale	r3, r2, r1, r3
 800c178:	9307      	strle	r3, [sp, #28]
 800c17a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c17e:	3701      	adds	r7, #1
 800c180:	9017      	str	r0, [sp, #92]	; 0x5c
 800c182:	e7bf      	b.n	800c104 <_strtod_l+0x154>
 800c184:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c186:	195a      	adds	r2, r3, r5
 800c188:	9217      	str	r2, [sp, #92]	; 0x5c
 800c18a:	5d5a      	ldrb	r2, [r3, r5]
 800c18c:	2f00      	cmp	r7, #0
 800c18e:	d037      	beq.n	800c200 <_strtod_l+0x250>
 800c190:	9005      	str	r0, [sp, #20]
 800c192:	463d      	mov	r5, r7
 800c194:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c198:	2b09      	cmp	r3, #9
 800c19a:	d912      	bls.n	800c1c2 <_strtod_l+0x212>
 800c19c:	2301      	movs	r3, #1
 800c19e:	e7c2      	b.n	800c126 <_strtod_l+0x176>
 800c1a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c1a2:	1c5a      	adds	r2, r3, #1
 800c1a4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c1a6:	785a      	ldrb	r2, [r3, #1]
 800c1a8:	3001      	adds	r0, #1
 800c1aa:	2a30      	cmp	r2, #48	; 0x30
 800c1ac:	d0f8      	beq.n	800c1a0 <_strtod_l+0x1f0>
 800c1ae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c1b2:	2b08      	cmp	r3, #8
 800c1b4:	f200 84d9 	bhi.w	800cb6a <_strtod_l+0xbba>
 800c1b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c1ba:	9005      	str	r0, [sp, #20]
 800c1bc:	2000      	movs	r0, #0
 800c1be:	9308      	str	r3, [sp, #32]
 800c1c0:	4605      	mov	r5, r0
 800c1c2:	3a30      	subs	r2, #48	; 0x30
 800c1c4:	f100 0301 	add.w	r3, r0, #1
 800c1c8:	d014      	beq.n	800c1f4 <_strtod_l+0x244>
 800c1ca:	9905      	ldr	r1, [sp, #20]
 800c1cc:	4419      	add	r1, r3
 800c1ce:	9105      	str	r1, [sp, #20]
 800c1d0:	462b      	mov	r3, r5
 800c1d2:	eb00 0e05 	add.w	lr, r0, r5
 800c1d6:	210a      	movs	r1, #10
 800c1d8:	4573      	cmp	r3, lr
 800c1da:	d113      	bne.n	800c204 <_strtod_l+0x254>
 800c1dc:	182b      	adds	r3, r5, r0
 800c1de:	2b08      	cmp	r3, #8
 800c1e0:	f105 0501 	add.w	r5, r5, #1
 800c1e4:	4405      	add	r5, r0
 800c1e6:	dc1c      	bgt.n	800c222 <_strtod_l+0x272>
 800c1e8:	9907      	ldr	r1, [sp, #28]
 800c1ea:	230a      	movs	r3, #10
 800c1ec:	fb03 2301 	mla	r3, r3, r1, r2
 800c1f0:	9307      	str	r3, [sp, #28]
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c1f6:	1c51      	adds	r1, r2, #1
 800c1f8:	9117      	str	r1, [sp, #92]	; 0x5c
 800c1fa:	7852      	ldrb	r2, [r2, #1]
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	e7c9      	b.n	800c194 <_strtod_l+0x1e4>
 800c200:	4638      	mov	r0, r7
 800c202:	e7d2      	b.n	800c1aa <_strtod_l+0x1fa>
 800c204:	2b08      	cmp	r3, #8
 800c206:	dc04      	bgt.n	800c212 <_strtod_l+0x262>
 800c208:	9e07      	ldr	r6, [sp, #28]
 800c20a:	434e      	muls	r6, r1
 800c20c:	9607      	str	r6, [sp, #28]
 800c20e:	3301      	adds	r3, #1
 800c210:	e7e2      	b.n	800c1d8 <_strtod_l+0x228>
 800c212:	f103 0c01 	add.w	ip, r3, #1
 800c216:	f1bc 0f10 	cmp.w	ip, #16
 800c21a:	bfd8      	it	le
 800c21c:	fb01 f909 	mulle.w	r9, r1, r9
 800c220:	e7f5      	b.n	800c20e <_strtod_l+0x25e>
 800c222:	2d10      	cmp	r5, #16
 800c224:	bfdc      	itt	le
 800c226:	230a      	movle	r3, #10
 800c228:	fb03 2909 	mlale	r9, r3, r9, r2
 800c22c:	e7e1      	b.n	800c1f2 <_strtod_l+0x242>
 800c22e:	2300      	movs	r3, #0
 800c230:	9305      	str	r3, [sp, #20]
 800c232:	2301      	movs	r3, #1
 800c234:	e77c      	b.n	800c130 <_strtod_l+0x180>
 800c236:	f04f 0c00 	mov.w	ip, #0
 800c23a:	f108 0202 	add.w	r2, r8, #2
 800c23e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c240:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c244:	e785      	b.n	800c152 <_strtod_l+0x1a2>
 800c246:	f04f 0c01 	mov.w	ip, #1
 800c24a:	e7f6      	b.n	800c23a <_strtod_l+0x28a>
 800c24c:	08010e20 	.word	0x08010e20
 800c250:	08010b40 	.word	0x08010b40
 800c254:	7ff00000 	.word	0x7ff00000
 800c258:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c25a:	1c51      	adds	r1, r2, #1
 800c25c:	9117      	str	r1, [sp, #92]	; 0x5c
 800c25e:	7852      	ldrb	r2, [r2, #1]
 800c260:	2a30      	cmp	r2, #48	; 0x30
 800c262:	d0f9      	beq.n	800c258 <_strtod_l+0x2a8>
 800c264:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c268:	2908      	cmp	r1, #8
 800c26a:	f63f af79 	bhi.w	800c160 <_strtod_l+0x1b0>
 800c26e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c272:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c274:	9206      	str	r2, [sp, #24]
 800c276:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c278:	1c51      	adds	r1, r2, #1
 800c27a:	9117      	str	r1, [sp, #92]	; 0x5c
 800c27c:	7852      	ldrb	r2, [r2, #1]
 800c27e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c282:	2e09      	cmp	r6, #9
 800c284:	d937      	bls.n	800c2f6 <_strtod_l+0x346>
 800c286:	9e06      	ldr	r6, [sp, #24]
 800c288:	1b89      	subs	r1, r1, r6
 800c28a:	2908      	cmp	r1, #8
 800c28c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c290:	dc02      	bgt.n	800c298 <_strtod_l+0x2e8>
 800c292:	4576      	cmp	r6, lr
 800c294:	bfa8      	it	ge
 800c296:	4676      	movge	r6, lr
 800c298:	f1bc 0f00 	cmp.w	ip, #0
 800c29c:	d000      	beq.n	800c2a0 <_strtod_l+0x2f0>
 800c29e:	4276      	negs	r6, r6
 800c2a0:	2d00      	cmp	r5, #0
 800c2a2:	d14d      	bne.n	800c340 <_strtod_l+0x390>
 800c2a4:	9904      	ldr	r1, [sp, #16]
 800c2a6:	4301      	orrs	r1, r0
 800c2a8:	f47f aec6 	bne.w	800c038 <_strtod_l+0x88>
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f47f aee1 	bne.w	800c074 <_strtod_l+0xc4>
 800c2b2:	2a69      	cmp	r2, #105	; 0x69
 800c2b4:	d027      	beq.n	800c306 <_strtod_l+0x356>
 800c2b6:	dc24      	bgt.n	800c302 <_strtod_l+0x352>
 800c2b8:	2a49      	cmp	r2, #73	; 0x49
 800c2ba:	d024      	beq.n	800c306 <_strtod_l+0x356>
 800c2bc:	2a4e      	cmp	r2, #78	; 0x4e
 800c2be:	f47f aed9 	bne.w	800c074 <_strtod_l+0xc4>
 800c2c2:	499f      	ldr	r1, [pc, #636]	; (800c540 <_strtod_l+0x590>)
 800c2c4:	a817      	add	r0, sp, #92	; 0x5c
 800c2c6:	f001 fed7 	bl	800e078 <__match>
 800c2ca:	2800      	cmp	r0, #0
 800c2cc:	f43f aed2 	beq.w	800c074 <_strtod_l+0xc4>
 800c2d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	2b28      	cmp	r3, #40	; 0x28
 800c2d6:	d12d      	bne.n	800c334 <_strtod_l+0x384>
 800c2d8:	499a      	ldr	r1, [pc, #616]	; (800c544 <_strtod_l+0x594>)
 800c2da:	aa1a      	add	r2, sp, #104	; 0x68
 800c2dc:	a817      	add	r0, sp, #92	; 0x5c
 800c2de:	f001 fedf 	bl	800e0a0 <__hexnan>
 800c2e2:	2805      	cmp	r0, #5
 800c2e4:	d126      	bne.n	800c334 <_strtod_l+0x384>
 800c2e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c2e8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c2ec:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c2f0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c2f4:	e6a0      	b.n	800c038 <_strtod_l+0x88>
 800c2f6:	210a      	movs	r1, #10
 800c2f8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c2fc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c300:	e7b9      	b.n	800c276 <_strtod_l+0x2c6>
 800c302:	2a6e      	cmp	r2, #110	; 0x6e
 800c304:	e7db      	b.n	800c2be <_strtod_l+0x30e>
 800c306:	4990      	ldr	r1, [pc, #576]	; (800c548 <_strtod_l+0x598>)
 800c308:	a817      	add	r0, sp, #92	; 0x5c
 800c30a:	f001 feb5 	bl	800e078 <__match>
 800c30e:	2800      	cmp	r0, #0
 800c310:	f43f aeb0 	beq.w	800c074 <_strtod_l+0xc4>
 800c314:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c316:	498d      	ldr	r1, [pc, #564]	; (800c54c <_strtod_l+0x59c>)
 800c318:	3b01      	subs	r3, #1
 800c31a:	a817      	add	r0, sp, #92	; 0x5c
 800c31c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c31e:	f001 feab 	bl	800e078 <__match>
 800c322:	b910      	cbnz	r0, 800c32a <_strtod_l+0x37a>
 800c324:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c326:	3301      	adds	r3, #1
 800c328:	9317      	str	r3, [sp, #92]	; 0x5c
 800c32a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c55c <_strtod_l+0x5ac>
 800c32e:	f04f 0a00 	mov.w	sl, #0
 800c332:	e681      	b.n	800c038 <_strtod_l+0x88>
 800c334:	4886      	ldr	r0, [pc, #536]	; (800c550 <_strtod_l+0x5a0>)
 800c336:	f002 ffeb 	bl	800f310 <nan>
 800c33a:	ec5b ab10 	vmov	sl, fp, d0
 800c33e:	e67b      	b.n	800c038 <_strtod_l+0x88>
 800c340:	9b05      	ldr	r3, [sp, #20]
 800c342:	9807      	ldr	r0, [sp, #28]
 800c344:	1af3      	subs	r3, r6, r3
 800c346:	2f00      	cmp	r7, #0
 800c348:	bf08      	it	eq
 800c34a:	462f      	moveq	r7, r5
 800c34c:	2d10      	cmp	r5, #16
 800c34e:	9306      	str	r3, [sp, #24]
 800c350:	46a8      	mov	r8, r5
 800c352:	bfa8      	it	ge
 800c354:	f04f 0810 	movge.w	r8, #16
 800c358:	f7f4 f8ec 	bl	8000534 <__aeabi_ui2d>
 800c35c:	2d09      	cmp	r5, #9
 800c35e:	4682      	mov	sl, r0
 800c360:	468b      	mov	fp, r1
 800c362:	dd13      	ble.n	800c38c <_strtod_l+0x3dc>
 800c364:	4b7b      	ldr	r3, [pc, #492]	; (800c554 <_strtod_l+0x5a4>)
 800c366:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c36a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c36e:	f7f4 f95b 	bl	8000628 <__aeabi_dmul>
 800c372:	4682      	mov	sl, r0
 800c374:	4648      	mov	r0, r9
 800c376:	468b      	mov	fp, r1
 800c378:	f7f4 f8dc 	bl	8000534 <__aeabi_ui2d>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	4650      	mov	r0, sl
 800c382:	4659      	mov	r1, fp
 800c384:	f7f3 ff9a 	bl	80002bc <__adddf3>
 800c388:	4682      	mov	sl, r0
 800c38a:	468b      	mov	fp, r1
 800c38c:	2d0f      	cmp	r5, #15
 800c38e:	dc38      	bgt.n	800c402 <_strtod_l+0x452>
 800c390:	9b06      	ldr	r3, [sp, #24]
 800c392:	2b00      	cmp	r3, #0
 800c394:	f43f ae50 	beq.w	800c038 <_strtod_l+0x88>
 800c398:	dd24      	ble.n	800c3e4 <_strtod_l+0x434>
 800c39a:	2b16      	cmp	r3, #22
 800c39c:	dc0b      	bgt.n	800c3b6 <_strtod_l+0x406>
 800c39e:	496d      	ldr	r1, [pc, #436]	; (800c554 <_strtod_l+0x5a4>)
 800c3a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c3a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3a8:	4652      	mov	r2, sl
 800c3aa:	465b      	mov	r3, fp
 800c3ac:	f7f4 f93c 	bl	8000628 <__aeabi_dmul>
 800c3b0:	4682      	mov	sl, r0
 800c3b2:	468b      	mov	fp, r1
 800c3b4:	e640      	b.n	800c038 <_strtod_l+0x88>
 800c3b6:	9a06      	ldr	r2, [sp, #24]
 800c3b8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c3bc:	4293      	cmp	r3, r2
 800c3be:	db20      	blt.n	800c402 <_strtod_l+0x452>
 800c3c0:	4c64      	ldr	r4, [pc, #400]	; (800c554 <_strtod_l+0x5a4>)
 800c3c2:	f1c5 050f 	rsb	r5, r5, #15
 800c3c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c3ca:	4652      	mov	r2, sl
 800c3cc:	465b      	mov	r3, fp
 800c3ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3d2:	f7f4 f929 	bl	8000628 <__aeabi_dmul>
 800c3d6:	9b06      	ldr	r3, [sp, #24]
 800c3d8:	1b5d      	subs	r5, r3, r5
 800c3da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c3de:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c3e2:	e7e3      	b.n	800c3ac <_strtod_l+0x3fc>
 800c3e4:	9b06      	ldr	r3, [sp, #24]
 800c3e6:	3316      	adds	r3, #22
 800c3e8:	db0b      	blt.n	800c402 <_strtod_l+0x452>
 800c3ea:	9b05      	ldr	r3, [sp, #20]
 800c3ec:	1b9e      	subs	r6, r3, r6
 800c3ee:	4b59      	ldr	r3, [pc, #356]	; (800c554 <_strtod_l+0x5a4>)
 800c3f0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c3f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c3f8:	4650      	mov	r0, sl
 800c3fa:	4659      	mov	r1, fp
 800c3fc:	f7f4 fa3e 	bl	800087c <__aeabi_ddiv>
 800c400:	e7d6      	b.n	800c3b0 <_strtod_l+0x400>
 800c402:	9b06      	ldr	r3, [sp, #24]
 800c404:	eba5 0808 	sub.w	r8, r5, r8
 800c408:	4498      	add	r8, r3
 800c40a:	f1b8 0f00 	cmp.w	r8, #0
 800c40e:	dd74      	ble.n	800c4fa <_strtod_l+0x54a>
 800c410:	f018 030f 	ands.w	r3, r8, #15
 800c414:	d00a      	beq.n	800c42c <_strtod_l+0x47c>
 800c416:	494f      	ldr	r1, [pc, #316]	; (800c554 <_strtod_l+0x5a4>)
 800c418:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c41c:	4652      	mov	r2, sl
 800c41e:	465b      	mov	r3, fp
 800c420:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c424:	f7f4 f900 	bl	8000628 <__aeabi_dmul>
 800c428:	4682      	mov	sl, r0
 800c42a:	468b      	mov	fp, r1
 800c42c:	f038 080f 	bics.w	r8, r8, #15
 800c430:	d04f      	beq.n	800c4d2 <_strtod_l+0x522>
 800c432:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c436:	dd22      	ble.n	800c47e <_strtod_l+0x4ce>
 800c438:	2500      	movs	r5, #0
 800c43a:	462e      	mov	r6, r5
 800c43c:	9507      	str	r5, [sp, #28]
 800c43e:	9505      	str	r5, [sp, #20]
 800c440:	2322      	movs	r3, #34	; 0x22
 800c442:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c55c <_strtod_l+0x5ac>
 800c446:	6023      	str	r3, [r4, #0]
 800c448:	f04f 0a00 	mov.w	sl, #0
 800c44c:	9b07      	ldr	r3, [sp, #28]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	f43f adf2 	beq.w	800c038 <_strtod_l+0x88>
 800c454:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c456:	4620      	mov	r0, r4
 800c458:	f001 ff2a 	bl	800e2b0 <_Bfree>
 800c45c:	9905      	ldr	r1, [sp, #20]
 800c45e:	4620      	mov	r0, r4
 800c460:	f001 ff26 	bl	800e2b0 <_Bfree>
 800c464:	4631      	mov	r1, r6
 800c466:	4620      	mov	r0, r4
 800c468:	f001 ff22 	bl	800e2b0 <_Bfree>
 800c46c:	9907      	ldr	r1, [sp, #28]
 800c46e:	4620      	mov	r0, r4
 800c470:	f001 ff1e 	bl	800e2b0 <_Bfree>
 800c474:	4629      	mov	r1, r5
 800c476:	4620      	mov	r0, r4
 800c478:	f001 ff1a 	bl	800e2b0 <_Bfree>
 800c47c:	e5dc      	b.n	800c038 <_strtod_l+0x88>
 800c47e:	4b36      	ldr	r3, [pc, #216]	; (800c558 <_strtod_l+0x5a8>)
 800c480:	9304      	str	r3, [sp, #16]
 800c482:	2300      	movs	r3, #0
 800c484:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c488:	4650      	mov	r0, sl
 800c48a:	4659      	mov	r1, fp
 800c48c:	4699      	mov	r9, r3
 800c48e:	f1b8 0f01 	cmp.w	r8, #1
 800c492:	dc21      	bgt.n	800c4d8 <_strtod_l+0x528>
 800c494:	b10b      	cbz	r3, 800c49a <_strtod_l+0x4ea>
 800c496:	4682      	mov	sl, r0
 800c498:	468b      	mov	fp, r1
 800c49a:	4b2f      	ldr	r3, [pc, #188]	; (800c558 <_strtod_l+0x5a8>)
 800c49c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c4a0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c4a4:	4652      	mov	r2, sl
 800c4a6:	465b      	mov	r3, fp
 800c4a8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c4ac:	f7f4 f8bc 	bl	8000628 <__aeabi_dmul>
 800c4b0:	4b2a      	ldr	r3, [pc, #168]	; (800c55c <_strtod_l+0x5ac>)
 800c4b2:	460a      	mov	r2, r1
 800c4b4:	400b      	ands	r3, r1
 800c4b6:	492a      	ldr	r1, [pc, #168]	; (800c560 <_strtod_l+0x5b0>)
 800c4b8:	428b      	cmp	r3, r1
 800c4ba:	4682      	mov	sl, r0
 800c4bc:	d8bc      	bhi.n	800c438 <_strtod_l+0x488>
 800c4be:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c4c2:	428b      	cmp	r3, r1
 800c4c4:	bf86      	itte	hi
 800c4c6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c564 <_strtod_l+0x5b4>
 800c4ca:	f04f 3aff 	movhi.w	sl, #4294967295
 800c4ce:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	9304      	str	r3, [sp, #16]
 800c4d6:	e084      	b.n	800c5e2 <_strtod_l+0x632>
 800c4d8:	f018 0f01 	tst.w	r8, #1
 800c4dc:	d005      	beq.n	800c4ea <_strtod_l+0x53a>
 800c4de:	9b04      	ldr	r3, [sp, #16]
 800c4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e4:	f7f4 f8a0 	bl	8000628 <__aeabi_dmul>
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	9a04      	ldr	r2, [sp, #16]
 800c4ec:	3208      	adds	r2, #8
 800c4ee:	f109 0901 	add.w	r9, r9, #1
 800c4f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c4f6:	9204      	str	r2, [sp, #16]
 800c4f8:	e7c9      	b.n	800c48e <_strtod_l+0x4de>
 800c4fa:	d0ea      	beq.n	800c4d2 <_strtod_l+0x522>
 800c4fc:	f1c8 0800 	rsb	r8, r8, #0
 800c500:	f018 020f 	ands.w	r2, r8, #15
 800c504:	d00a      	beq.n	800c51c <_strtod_l+0x56c>
 800c506:	4b13      	ldr	r3, [pc, #76]	; (800c554 <_strtod_l+0x5a4>)
 800c508:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c50c:	4650      	mov	r0, sl
 800c50e:	4659      	mov	r1, fp
 800c510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c514:	f7f4 f9b2 	bl	800087c <__aeabi_ddiv>
 800c518:	4682      	mov	sl, r0
 800c51a:	468b      	mov	fp, r1
 800c51c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c520:	d0d7      	beq.n	800c4d2 <_strtod_l+0x522>
 800c522:	f1b8 0f1f 	cmp.w	r8, #31
 800c526:	dd1f      	ble.n	800c568 <_strtod_l+0x5b8>
 800c528:	2500      	movs	r5, #0
 800c52a:	462e      	mov	r6, r5
 800c52c:	9507      	str	r5, [sp, #28]
 800c52e:	9505      	str	r5, [sp, #20]
 800c530:	2322      	movs	r3, #34	; 0x22
 800c532:	f04f 0a00 	mov.w	sl, #0
 800c536:	f04f 0b00 	mov.w	fp, #0
 800c53a:	6023      	str	r3, [r4, #0]
 800c53c:	e786      	b.n	800c44c <_strtod_l+0x49c>
 800c53e:	bf00      	nop
 800c540:	08010b11 	.word	0x08010b11
 800c544:	08010b54 	.word	0x08010b54
 800c548:	08010b09 	.word	0x08010b09
 800c54c:	08010d44 	.word	0x08010d44
 800c550:	08010c3f 	.word	0x08010c3f
 800c554:	08010eb8 	.word	0x08010eb8
 800c558:	08010e90 	.word	0x08010e90
 800c55c:	7ff00000 	.word	0x7ff00000
 800c560:	7ca00000 	.word	0x7ca00000
 800c564:	7fefffff 	.word	0x7fefffff
 800c568:	f018 0310 	ands.w	r3, r8, #16
 800c56c:	bf18      	it	ne
 800c56e:	236a      	movne	r3, #106	; 0x6a
 800c570:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c920 <_strtod_l+0x970>
 800c574:	9304      	str	r3, [sp, #16]
 800c576:	4650      	mov	r0, sl
 800c578:	4659      	mov	r1, fp
 800c57a:	2300      	movs	r3, #0
 800c57c:	f018 0f01 	tst.w	r8, #1
 800c580:	d004      	beq.n	800c58c <_strtod_l+0x5dc>
 800c582:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c586:	f7f4 f84f 	bl	8000628 <__aeabi_dmul>
 800c58a:	2301      	movs	r3, #1
 800c58c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c590:	f109 0908 	add.w	r9, r9, #8
 800c594:	d1f2      	bne.n	800c57c <_strtod_l+0x5cc>
 800c596:	b10b      	cbz	r3, 800c59c <_strtod_l+0x5ec>
 800c598:	4682      	mov	sl, r0
 800c59a:	468b      	mov	fp, r1
 800c59c:	9b04      	ldr	r3, [sp, #16]
 800c59e:	b1c3      	cbz	r3, 800c5d2 <_strtod_l+0x622>
 800c5a0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c5a4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	4659      	mov	r1, fp
 800c5ac:	dd11      	ble.n	800c5d2 <_strtod_l+0x622>
 800c5ae:	2b1f      	cmp	r3, #31
 800c5b0:	f340 8124 	ble.w	800c7fc <_strtod_l+0x84c>
 800c5b4:	2b34      	cmp	r3, #52	; 0x34
 800c5b6:	bfde      	ittt	le
 800c5b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c5bc:	f04f 33ff 	movle.w	r3, #4294967295
 800c5c0:	fa03 f202 	lslle.w	r2, r3, r2
 800c5c4:	f04f 0a00 	mov.w	sl, #0
 800c5c8:	bfcc      	ite	gt
 800c5ca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c5ce:	ea02 0b01 	andle.w	fp, r2, r1
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	4650      	mov	r0, sl
 800c5d8:	4659      	mov	r1, fp
 800c5da:	f7f4 fa8d 	bl	8000af8 <__aeabi_dcmpeq>
 800c5de:	2800      	cmp	r0, #0
 800c5e0:	d1a2      	bne.n	800c528 <_strtod_l+0x578>
 800c5e2:	9b07      	ldr	r3, [sp, #28]
 800c5e4:	9300      	str	r3, [sp, #0]
 800c5e6:	9908      	ldr	r1, [sp, #32]
 800c5e8:	462b      	mov	r3, r5
 800c5ea:	463a      	mov	r2, r7
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	f001 fec7 	bl	800e380 <__s2b>
 800c5f2:	9007      	str	r0, [sp, #28]
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	f43f af1f 	beq.w	800c438 <_strtod_l+0x488>
 800c5fa:	9b05      	ldr	r3, [sp, #20]
 800c5fc:	1b9e      	subs	r6, r3, r6
 800c5fe:	9b06      	ldr	r3, [sp, #24]
 800c600:	2b00      	cmp	r3, #0
 800c602:	bfb4      	ite	lt
 800c604:	4633      	movlt	r3, r6
 800c606:	2300      	movge	r3, #0
 800c608:	930c      	str	r3, [sp, #48]	; 0x30
 800c60a:	9b06      	ldr	r3, [sp, #24]
 800c60c:	2500      	movs	r5, #0
 800c60e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c612:	9312      	str	r3, [sp, #72]	; 0x48
 800c614:	462e      	mov	r6, r5
 800c616:	9b07      	ldr	r3, [sp, #28]
 800c618:	4620      	mov	r0, r4
 800c61a:	6859      	ldr	r1, [r3, #4]
 800c61c:	f001 fe08 	bl	800e230 <_Balloc>
 800c620:	9005      	str	r0, [sp, #20]
 800c622:	2800      	cmp	r0, #0
 800c624:	f43f af0c 	beq.w	800c440 <_strtod_l+0x490>
 800c628:	9b07      	ldr	r3, [sp, #28]
 800c62a:	691a      	ldr	r2, [r3, #16]
 800c62c:	3202      	adds	r2, #2
 800c62e:	f103 010c 	add.w	r1, r3, #12
 800c632:	0092      	lsls	r2, r2, #2
 800c634:	300c      	adds	r0, #12
 800c636:	f001 fded 	bl	800e214 <memcpy>
 800c63a:	ec4b ab10 	vmov	d0, sl, fp
 800c63e:	aa1a      	add	r2, sp, #104	; 0x68
 800c640:	a919      	add	r1, sp, #100	; 0x64
 800c642:	4620      	mov	r0, r4
 800c644:	f002 f9e2 	bl	800ea0c <__d2b>
 800c648:	ec4b ab18 	vmov	d8, sl, fp
 800c64c:	9018      	str	r0, [sp, #96]	; 0x60
 800c64e:	2800      	cmp	r0, #0
 800c650:	f43f aef6 	beq.w	800c440 <_strtod_l+0x490>
 800c654:	2101      	movs	r1, #1
 800c656:	4620      	mov	r0, r4
 800c658:	f001 ff2c 	bl	800e4b4 <__i2b>
 800c65c:	4606      	mov	r6, r0
 800c65e:	2800      	cmp	r0, #0
 800c660:	f43f aeee 	beq.w	800c440 <_strtod_l+0x490>
 800c664:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c666:	9904      	ldr	r1, [sp, #16]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	bfab      	itete	ge
 800c66c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c66e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c670:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c672:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c676:	bfac      	ite	ge
 800c678:	eb03 0902 	addge.w	r9, r3, r2
 800c67c:	1ad7      	sublt	r7, r2, r3
 800c67e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c680:	eba3 0801 	sub.w	r8, r3, r1
 800c684:	4490      	add	r8, r2
 800c686:	4ba1      	ldr	r3, [pc, #644]	; (800c90c <_strtod_l+0x95c>)
 800c688:	f108 38ff 	add.w	r8, r8, #4294967295
 800c68c:	4598      	cmp	r8, r3
 800c68e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c692:	f280 80c7 	bge.w	800c824 <_strtod_l+0x874>
 800c696:	eba3 0308 	sub.w	r3, r3, r8
 800c69a:	2b1f      	cmp	r3, #31
 800c69c:	eba2 0203 	sub.w	r2, r2, r3
 800c6a0:	f04f 0101 	mov.w	r1, #1
 800c6a4:	f300 80b1 	bgt.w	800c80a <_strtod_l+0x85a>
 800c6a8:	fa01 f303 	lsl.w	r3, r1, r3
 800c6ac:	930d      	str	r3, [sp, #52]	; 0x34
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	9308      	str	r3, [sp, #32]
 800c6b2:	eb09 0802 	add.w	r8, r9, r2
 800c6b6:	9b04      	ldr	r3, [sp, #16]
 800c6b8:	45c1      	cmp	r9, r8
 800c6ba:	4417      	add	r7, r2
 800c6bc:	441f      	add	r7, r3
 800c6be:	464b      	mov	r3, r9
 800c6c0:	bfa8      	it	ge
 800c6c2:	4643      	movge	r3, r8
 800c6c4:	42bb      	cmp	r3, r7
 800c6c6:	bfa8      	it	ge
 800c6c8:	463b      	movge	r3, r7
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	bfc2      	ittt	gt
 800c6ce:	eba8 0803 	subgt.w	r8, r8, r3
 800c6d2:	1aff      	subgt	r7, r7, r3
 800c6d4:	eba9 0903 	subgt.w	r9, r9, r3
 800c6d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	dd17      	ble.n	800c70e <_strtod_l+0x75e>
 800c6de:	4631      	mov	r1, r6
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	4620      	mov	r0, r4
 800c6e4:	f001 ffa6 	bl	800e634 <__pow5mult>
 800c6e8:	4606      	mov	r6, r0
 800c6ea:	2800      	cmp	r0, #0
 800c6ec:	f43f aea8 	beq.w	800c440 <_strtod_l+0x490>
 800c6f0:	4601      	mov	r1, r0
 800c6f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c6f4:	4620      	mov	r0, r4
 800c6f6:	f001 fef3 	bl	800e4e0 <__multiply>
 800c6fa:	900b      	str	r0, [sp, #44]	; 0x2c
 800c6fc:	2800      	cmp	r0, #0
 800c6fe:	f43f ae9f 	beq.w	800c440 <_strtod_l+0x490>
 800c702:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c704:	4620      	mov	r0, r4
 800c706:	f001 fdd3 	bl	800e2b0 <_Bfree>
 800c70a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c70c:	9318      	str	r3, [sp, #96]	; 0x60
 800c70e:	f1b8 0f00 	cmp.w	r8, #0
 800c712:	f300 808c 	bgt.w	800c82e <_strtod_l+0x87e>
 800c716:	9b06      	ldr	r3, [sp, #24]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	dd08      	ble.n	800c72e <_strtod_l+0x77e>
 800c71c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c71e:	9905      	ldr	r1, [sp, #20]
 800c720:	4620      	mov	r0, r4
 800c722:	f001 ff87 	bl	800e634 <__pow5mult>
 800c726:	9005      	str	r0, [sp, #20]
 800c728:	2800      	cmp	r0, #0
 800c72a:	f43f ae89 	beq.w	800c440 <_strtod_l+0x490>
 800c72e:	2f00      	cmp	r7, #0
 800c730:	dd08      	ble.n	800c744 <_strtod_l+0x794>
 800c732:	9905      	ldr	r1, [sp, #20]
 800c734:	463a      	mov	r2, r7
 800c736:	4620      	mov	r0, r4
 800c738:	f001 ffd6 	bl	800e6e8 <__lshift>
 800c73c:	9005      	str	r0, [sp, #20]
 800c73e:	2800      	cmp	r0, #0
 800c740:	f43f ae7e 	beq.w	800c440 <_strtod_l+0x490>
 800c744:	f1b9 0f00 	cmp.w	r9, #0
 800c748:	dd08      	ble.n	800c75c <_strtod_l+0x7ac>
 800c74a:	4631      	mov	r1, r6
 800c74c:	464a      	mov	r2, r9
 800c74e:	4620      	mov	r0, r4
 800c750:	f001 ffca 	bl	800e6e8 <__lshift>
 800c754:	4606      	mov	r6, r0
 800c756:	2800      	cmp	r0, #0
 800c758:	f43f ae72 	beq.w	800c440 <_strtod_l+0x490>
 800c75c:	9a05      	ldr	r2, [sp, #20]
 800c75e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c760:	4620      	mov	r0, r4
 800c762:	f002 f84d 	bl	800e800 <__mdiff>
 800c766:	4605      	mov	r5, r0
 800c768:	2800      	cmp	r0, #0
 800c76a:	f43f ae69 	beq.w	800c440 <_strtod_l+0x490>
 800c76e:	68c3      	ldr	r3, [r0, #12]
 800c770:	930b      	str	r3, [sp, #44]	; 0x2c
 800c772:	2300      	movs	r3, #0
 800c774:	60c3      	str	r3, [r0, #12]
 800c776:	4631      	mov	r1, r6
 800c778:	f002 f826 	bl	800e7c8 <__mcmp>
 800c77c:	2800      	cmp	r0, #0
 800c77e:	da60      	bge.n	800c842 <_strtod_l+0x892>
 800c780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c782:	ea53 030a 	orrs.w	r3, r3, sl
 800c786:	f040 8082 	bne.w	800c88e <_strtod_l+0x8de>
 800c78a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d17d      	bne.n	800c88e <_strtod_l+0x8de>
 800c792:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c796:	0d1b      	lsrs	r3, r3, #20
 800c798:	051b      	lsls	r3, r3, #20
 800c79a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c79e:	d976      	bls.n	800c88e <_strtod_l+0x8de>
 800c7a0:	696b      	ldr	r3, [r5, #20]
 800c7a2:	b913      	cbnz	r3, 800c7aa <_strtod_l+0x7fa>
 800c7a4:	692b      	ldr	r3, [r5, #16]
 800c7a6:	2b01      	cmp	r3, #1
 800c7a8:	dd71      	ble.n	800c88e <_strtod_l+0x8de>
 800c7aa:	4629      	mov	r1, r5
 800c7ac:	2201      	movs	r2, #1
 800c7ae:	4620      	mov	r0, r4
 800c7b0:	f001 ff9a 	bl	800e6e8 <__lshift>
 800c7b4:	4631      	mov	r1, r6
 800c7b6:	4605      	mov	r5, r0
 800c7b8:	f002 f806 	bl	800e7c8 <__mcmp>
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	dd66      	ble.n	800c88e <_strtod_l+0x8de>
 800c7c0:	9904      	ldr	r1, [sp, #16]
 800c7c2:	4a53      	ldr	r2, [pc, #332]	; (800c910 <_strtod_l+0x960>)
 800c7c4:	465b      	mov	r3, fp
 800c7c6:	2900      	cmp	r1, #0
 800c7c8:	f000 8081 	beq.w	800c8ce <_strtod_l+0x91e>
 800c7cc:	ea02 010b 	and.w	r1, r2, fp
 800c7d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c7d4:	dc7b      	bgt.n	800c8ce <_strtod_l+0x91e>
 800c7d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c7da:	f77f aea9 	ble.w	800c530 <_strtod_l+0x580>
 800c7de:	4b4d      	ldr	r3, [pc, #308]	; (800c914 <_strtod_l+0x964>)
 800c7e0:	4650      	mov	r0, sl
 800c7e2:	4659      	mov	r1, fp
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	f7f3 ff1f 	bl	8000628 <__aeabi_dmul>
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	4303      	orrs	r3, r0
 800c7ee:	bf08      	it	eq
 800c7f0:	2322      	moveq	r3, #34	; 0x22
 800c7f2:	4682      	mov	sl, r0
 800c7f4:	468b      	mov	fp, r1
 800c7f6:	bf08      	it	eq
 800c7f8:	6023      	streq	r3, [r4, #0]
 800c7fa:	e62b      	b.n	800c454 <_strtod_l+0x4a4>
 800c7fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c800:	fa02 f303 	lsl.w	r3, r2, r3
 800c804:	ea03 0a0a 	and.w	sl, r3, sl
 800c808:	e6e3      	b.n	800c5d2 <_strtod_l+0x622>
 800c80a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c80e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c812:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c816:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c81a:	fa01 f308 	lsl.w	r3, r1, r8
 800c81e:	9308      	str	r3, [sp, #32]
 800c820:	910d      	str	r1, [sp, #52]	; 0x34
 800c822:	e746      	b.n	800c6b2 <_strtod_l+0x702>
 800c824:	2300      	movs	r3, #0
 800c826:	9308      	str	r3, [sp, #32]
 800c828:	2301      	movs	r3, #1
 800c82a:	930d      	str	r3, [sp, #52]	; 0x34
 800c82c:	e741      	b.n	800c6b2 <_strtod_l+0x702>
 800c82e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c830:	4642      	mov	r2, r8
 800c832:	4620      	mov	r0, r4
 800c834:	f001 ff58 	bl	800e6e8 <__lshift>
 800c838:	9018      	str	r0, [sp, #96]	; 0x60
 800c83a:	2800      	cmp	r0, #0
 800c83c:	f47f af6b 	bne.w	800c716 <_strtod_l+0x766>
 800c840:	e5fe      	b.n	800c440 <_strtod_l+0x490>
 800c842:	465f      	mov	r7, fp
 800c844:	d16e      	bne.n	800c924 <_strtod_l+0x974>
 800c846:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c848:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c84c:	b342      	cbz	r2, 800c8a0 <_strtod_l+0x8f0>
 800c84e:	4a32      	ldr	r2, [pc, #200]	; (800c918 <_strtod_l+0x968>)
 800c850:	4293      	cmp	r3, r2
 800c852:	d128      	bne.n	800c8a6 <_strtod_l+0x8f6>
 800c854:	9b04      	ldr	r3, [sp, #16]
 800c856:	4651      	mov	r1, sl
 800c858:	b1eb      	cbz	r3, 800c896 <_strtod_l+0x8e6>
 800c85a:	4b2d      	ldr	r3, [pc, #180]	; (800c910 <_strtod_l+0x960>)
 800c85c:	403b      	ands	r3, r7
 800c85e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c862:	f04f 32ff 	mov.w	r2, #4294967295
 800c866:	d819      	bhi.n	800c89c <_strtod_l+0x8ec>
 800c868:	0d1b      	lsrs	r3, r3, #20
 800c86a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c86e:	fa02 f303 	lsl.w	r3, r2, r3
 800c872:	4299      	cmp	r1, r3
 800c874:	d117      	bne.n	800c8a6 <_strtod_l+0x8f6>
 800c876:	4b29      	ldr	r3, [pc, #164]	; (800c91c <_strtod_l+0x96c>)
 800c878:	429f      	cmp	r7, r3
 800c87a:	d102      	bne.n	800c882 <_strtod_l+0x8d2>
 800c87c:	3101      	adds	r1, #1
 800c87e:	f43f addf 	beq.w	800c440 <_strtod_l+0x490>
 800c882:	4b23      	ldr	r3, [pc, #140]	; (800c910 <_strtod_l+0x960>)
 800c884:	403b      	ands	r3, r7
 800c886:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c88a:	f04f 0a00 	mov.w	sl, #0
 800c88e:	9b04      	ldr	r3, [sp, #16]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d1a4      	bne.n	800c7de <_strtod_l+0x82e>
 800c894:	e5de      	b.n	800c454 <_strtod_l+0x4a4>
 800c896:	f04f 33ff 	mov.w	r3, #4294967295
 800c89a:	e7ea      	b.n	800c872 <_strtod_l+0x8c2>
 800c89c:	4613      	mov	r3, r2
 800c89e:	e7e8      	b.n	800c872 <_strtod_l+0x8c2>
 800c8a0:	ea53 030a 	orrs.w	r3, r3, sl
 800c8a4:	d08c      	beq.n	800c7c0 <_strtod_l+0x810>
 800c8a6:	9b08      	ldr	r3, [sp, #32]
 800c8a8:	b1db      	cbz	r3, 800c8e2 <_strtod_l+0x932>
 800c8aa:	423b      	tst	r3, r7
 800c8ac:	d0ef      	beq.n	800c88e <_strtod_l+0x8de>
 800c8ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8b0:	9a04      	ldr	r2, [sp, #16]
 800c8b2:	4650      	mov	r0, sl
 800c8b4:	4659      	mov	r1, fp
 800c8b6:	b1c3      	cbz	r3, 800c8ea <_strtod_l+0x93a>
 800c8b8:	f7ff fb5d 	bl	800bf76 <sulp>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	460b      	mov	r3, r1
 800c8c0:	ec51 0b18 	vmov	r0, r1, d8
 800c8c4:	f7f3 fcfa 	bl	80002bc <__adddf3>
 800c8c8:	4682      	mov	sl, r0
 800c8ca:	468b      	mov	fp, r1
 800c8cc:	e7df      	b.n	800c88e <_strtod_l+0x8de>
 800c8ce:	4013      	ands	r3, r2
 800c8d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c8d4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c8d8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c8dc:	f04f 3aff 	mov.w	sl, #4294967295
 800c8e0:	e7d5      	b.n	800c88e <_strtod_l+0x8de>
 800c8e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8e4:	ea13 0f0a 	tst.w	r3, sl
 800c8e8:	e7e0      	b.n	800c8ac <_strtod_l+0x8fc>
 800c8ea:	f7ff fb44 	bl	800bf76 <sulp>
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	ec51 0b18 	vmov	r0, r1, d8
 800c8f6:	f7f3 fcdf 	bl	80002b8 <__aeabi_dsub>
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	4682      	mov	sl, r0
 800c900:	468b      	mov	fp, r1
 800c902:	f7f4 f8f9 	bl	8000af8 <__aeabi_dcmpeq>
 800c906:	2800      	cmp	r0, #0
 800c908:	d0c1      	beq.n	800c88e <_strtod_l+0x8de>
 800c90a:	e611      	b.n	800c530 <_strtod_l+0x580>
 800c90c:	fffffc02 	.word	0xfffffc02
 800c910:	7ff00000 	.word	0x7ff00000
 800c914:	39500000 	.word	0x39500000
 800c918:	000fffff 	.word	0x000fffff
 800c91c:	7fefffff 	.word	0x7fefffff
 800c920:	08010b68 	.word	0x08010b68
 800c924:	4631      	mov	r1, r6
 800c926:	4628      	mov	r0, r5
 800c928:	f002 f8cc 	bl	800eac4 <__ratio>
 800c92c:	ec59 8b10 	vmov	r8, r9, d0
 800c930:	ee10 0a10 	vmov	r0, s0
 800c934:	2200      	movs	r2, #0
 800c936:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c93a:	4649      	mov	r1, r9
 800c93c:	f7f4 f8f0 	bl	8000b20 <__aeabi_dcmple>
 800c940:	2800      	cmp	r0, #0
 800c942:	d07a      	beq.n	800ca3a <_strtod_l+0xa8a>
 800c944:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c946:	2b00      	cmp	r3, #0
 800c948:	d04a      	beq.n	800c9e0 <_strtod_l+0xa30>
 800c94a:	4b95      	ldr	r3, [pc, #596]	; (800cba0 <_strtod_l+0xbf0>)
 800c94c:	2200      	movs	r2, #0
 800c94e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c952:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cba0 <_strtod_l+0xbf0>
 800c956:	f04f 0800 	mov.w	r8, #0
 800c95a:	4b92      	ldr	r3, [pc, #584]	; (800cba4 <_strtod_l+0xbf4>)
 800c95c:	403b      	ands	r3, r7
 800c95e:	930d      	str	r3, [sp, #52]	; 0x34
 800c960:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c962:	4b91      	ldr	r3, [pc, #580]	; (800cba8 <_strtod_l+0xbf8>)
 800c964:	429a      	cmp	r2, r3
 800c966:	f040 80b0 	bne.w	800caca <_strtod_l+0xb1a>
 800c96a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c96e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c972:	ec4b ab10 	vmov	d0, sl, fp
 800c976:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c97a:	f001 ffcb 	bl	800e914 <__ulp>
 800c97e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c982:	ec53 2b10 	vmov	r2, r3, d0
 800c986:	f7f3 fe4f 	bl	8000628 <__aeabi_dmul>
 800c98a:	4652      	mov	r2, sl
 800c98c:	465b      	mov	r3, fp
 800c98e:	f7f3 fc95 	bl	80002bc <__adddf3>
 800c992:	460b      	mov	r3, r1
 800c994:	4983      	ldr	r1, [pc, #524]	; (800cba4 <_strtod_l+0xbf4>)
 800c996:	4a85      	ldr	r2, [pc, #532]	; (800cbac <_strtod_l+0xbfc>)
 800c998:	4019      	ands	r1, r3
 800c99a:	4291      	cmp	r1, r2
 800c99c:	4682      	mov	sl, r0
 800c99e:	d960      	bls.n	800ca62 <_strtod_l+0xab2>
 800c9a0:	ee18 3a90 	vmov	r3, s17
 800c9a4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d104      	bne.n	800c9b6 <_strtod_l+0xa06>
 800c9ac:	ee18 3a10 	vmov	r3, s16
 800c9b0:	3301      	adds	r3, #1
 800c9b2:	f43f ad45 	beq.w	800c440 <_strtod_l+0x490>
 800c9b6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800cbb8 <_strtod_l+0xc08>
 800c9ba:	f04f 3aff 	mov.w	sl, #4294967295
 800c9be:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c9c0:	4620      	mov	r0, r4
 800c9c2:	f001 fc75 	bl	800e2b0 <_Bfree>
 800c9c6:	9905      	ldr	r1, [sp, #20]
 800c9c8:	4620      	mov	r0, r4
 800c9ca:	f001 fc71 	bl	800e2b0 <_Bfree>
 800c9ce:	4631      	mov	r1, r6
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	f001 fc6d 	bl	800e2b0 <_Bfree>
 800c9d6:	4629      	mov	r1, r5
 800c9d8:	4620      	mov	r0, r4
 800c9da:	f001 fc69 	bl	800e2b0 <_Bfree>
 800c9de:	e61a      	b.n	800c616 <_strtod_l+0x666>
 800c9e0:	f1ba 0f00 	cmp.w	sl, #0
 800c9e4:	d11b      	bne.n	800ca1e <_strtod_l+0xa6e>
 800c9e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c9ea:	b9f3      	cbnz	r3, 800ca2a <_strtod_l+0xa7a>
 800c9ec:	4b6c      	ldr	r3, [pc, #432]	; (800cba0 <_strtod_l+0xbf0>)
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	4640      	mov	r0, r8
 800c9f2:	4649      	mov	r1, r9
 800c9f4:	f7f4 f88a 	bl	8000b0c <__aeabi_dcmplt>
 800c9f8:	b9d0      	cbnz	r0, 800ca30 <_strtod_l+0xa80>
 800c9fa:	4640      	mov	r0, r8
 800c9fc:	4649      	mov	r1, r9
 800c9fe:	4b6c      	ldr	r3, [pc, #432]	; (800cbb0 <_strtod_l+0xc00>)
 800ca00:	2200      	movs	r2, #0
 800ca02:	f7f3 fe11 	bl	8000628 <__aeabi_dmul>
 800ca06:	4680      	mov	r8, r0
 800ca08:	4689      	mov	r9, r1
 800ca0a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ca0e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ca12:	9315      	str	r3, [sp, #84]	; 0x54
 800ca14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ca18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ca1c:	e79d      	b.n	800c95a <_strtod_l+0x9aa>
 800ca1e:	f1ba 0f01 	cmp.w	sl, #1
 800ca22:	d102      	bne.n	800ca2a <_strtod_l+0xa7a>
 800ca24:	2f00      	cmp	r7, #0
 800ca26:	f43f ad83 	beq.w	800c530 <_strtod_l+0x580>
 800ca2a:	4b62      	ldr	r3, [pc, #392]	; (800cbb4 <_strtod_l+0xc04>)
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	e78e      	b.n	800c94e <_strtod_l+0x99e>
 800ca30:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cbb0 <_strtod_l+0xc00>
 800ca34:	f04f 0800 	mov.w	r8, #0
 800ca38:	e7e7      	b.n	800ca0a <_strtod_l+0xa5a>
 800ca3a:	4b5d      	ldr	r3, [pc, #372]	; (800cbb0 <_strtod_l+0xc00>)
 800ca3c:	4640      	mov	r0, r8
 800ca3e:	4649      	mov	r1, r9
 800ca40:	2200      	movs	r2, #0
 800ca42:	f7f3 fdf1 	bl	8000628 <__aeabi_dmul>
 800ca46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca48:	4680      	mov	r8, r0
 800ca4a:	4689      	mov	r9, r1
 800ca4c:	b933      	cbnz	r3, 800ca5c <_strtod_l+0xaac>
 800ca4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca52:	900e      	str	r0, [sp, #56]	; 0x38
 800ca54:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ca5a:	e7dd      	b.n	800ca18 <_strtod_l+0xa68>
 800ca5c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ca60:	e7f9      	b.n	800ca56 <_strtod_l+0xaa6>
 800ca62:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ca66:	9b04      	ldr	r3, [sp, #16]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d1a8      	bne.n	800c9be <_strtod_l+0xa0e>
 800ca6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ca70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca72:	0d1b      	lsrs	r3, r3, #20
 800ca74:	051b      	lsls	r3, r3, #20
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d1a1      	bne.n	800c9be <_strtod_l+0xa0e>
 800ca7a:	4640      	mov	r0, r8
 800ca7c:	4649      	mov	r1, r9
 800ca7e:	f7f4 f983 	bl	8000d88 <__aeabi_d2lz>
 800ca82:	f7f3 fda3 	bl	80005cc <__aeabi_l2d>
 800ca86:	4602      	mov	r2, r0
 800ca88:	460b      	mov	r3, r1
 800ca8a:	4640      	mov	r0, r8
 800ca8c:	4649      	mov	r1, r9
 800ca8e:	f7f3 fc13 	bl	80002b8 <__aeabi_dsub>
 800ca92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca98:	ea43 030a 	orr.w	r3, r3, sl
 800ca9c:	4313      	orrs	r3, r2
 800ca9e:	4680      	mov	r8, r0
 800caa0:	4689      	mov	r9, r1
 800caa2:	d055      	beq.n	800cb50 <_strtod_l+0xba0>
 800caa4:	a336      	add	r3, pc, #216	; (adr r3, 800cb80 <_strtod_l+0xbd0>)
 800caa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caaa:	f7f4 f82f 	bl	8000b0c <__aeabi_dcmplt>
 800caae:	2800      	cmp	r0, #0
 800cab0:	f47f acd0 	bne.w	800c454 <_strtod_l+0x4a4>
 800cab4:	a334      	add	r3, pc, #208	; (adr r3, 800cb88 <_strtod_l+0xbd8>)
 800cab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caba:	4640      	mov	r0, r8
 800cabc:	4649      	mov	r1, r9
 800cabe:	f7f4 f843 	bl	8000b48 <__aeabi_dcmpgt>
 800cac2:	2800      	cmp	r0, #0
 800cac4:	f43f af7b 	beq.w	800c9be <_strtod_l+0xa0e>
 800cac8:	e4c4      	b.n	800c454 <_strtod_l+0x4a4>
 800caca:	9b04      	ldr	r3, [sp, #16]
 800cacc:	b333      	cbz	r3, 800cb1c <_strtod_l+0xb6c>
 800cace:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cad0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cad4:	d822      	bhi.n	800cb1c <_strtod_l+0xb6c>
 800cad6:	a32e      	add	r3, pc, #184	; (adr r3, 800cb90 <_strtod_l+0xbe0>)
 800cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cadc:	4640      	mov	r0, r8
 800cade:	4649      	mov	r1, r9
 800cae0:	f7f4 f81e 	bl	8000b20 <__aeabi_dcmple>
 800cae4:	b1a0      	cbz	r0, 800cb10 <_strtod_l+0xb60>
 800cae6:	4649      	mov	r1, r9
 800cae8:	4640      	mov	r0, r8
 800caea:	f7f4 f875 	bl	8000bd8 <__aeabi_d2uiz>
 800caee:	2801      	cmp	r0, #1
 800caf0:	bf38      	it	cc
 800caf2:	2001      	movcc	r0, #1
 800caf4:	f7f3 fd1e 	bl	8000534 <__aeabi_ui2d>
 800caf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cafa:	4680      	mov	r8, r0
 800cafc:	4689      	mov	r9, r1
 800cafe:	bb23      	cbnz	r3, 800cb4a <_strtod_l+0xb9a>
 800cb00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb04:	9010      	str	r0, [sp, #64]	; 0x40
 800cb06:	9311      	str	r3, [sp, #68]	; 0x44
 800cb08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cb0c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cb10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb14:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cb18:	1a9b      	subs	r3, r3, r2
 800cb1a:	9309      	str	r3, [sp, #36]	; 0x24
 800cb1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cb20:	eeb0 0a48 	vmov.f32	s0, s16
 800cb24:	eef0 0a68 	vmov.f32	s1, s17
 800cb28:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cb2c:	f001 fef2 	bl	800e914 <__ulp>
 800cb30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cb34:	ec53 2b10 	vmov	r2, r3, d0
 800cb38:	f7f3 fd76 	bl	8000628 <__aeabi_dmul>
 800cb3c:	ec53 2b18 	vmov	r2, r3, d8
 800cb40:	f7f3 fbbc 	bl	80002bc <__adddf3>
 800cb44:	4682      	mov	sl, r0
 800cb46:	468b      	mov	fp, r1
 800cb48:	e78d      	b.n	800ca66 <_strtod_l+0xab6>
 800cb4a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800cb4e:	e7db      	b.n	800cb08 <_strtod_l+0xb58>
 800cb50:	a311      	add	r3, pc, #68	; (adr r3, 800cb98 <_strtod_l+0xbe8>)
 800cb52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb56:	f7f3 ffd9 	bl	8000b0c <__aeabi_dcmplt>
 800cb5a:	e7b2      	b.n	800cac2 <_strtod_l+0xb12>
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	930a      	str	r3, [sp, #40]	; 0x28
 800cb60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cb62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cb64:	6013      	str	r3, [r2, #0]
 800cb66:	f7ff ba6b 	b.w	800c040 <_strtod_l+0x90>
 800cb6a:	2a65      	cmp	r2, #101	; 0x65
 800cb6c:	f43f ab5f 	beq.w	800c22e <_strtod_l+0x27e>
 800cb70:	2a45      	cmp	r2, #69	; 0x45
 800cb72:	f43f ab5c 	beq.w	800c22e <_strtod_l+0x27e>
 800cb76:	2301      	movs	r3, #1
 800cb78:	f7ff bb94 	b.w	800c2a4 <_strtod_l+0x2f4>
 800cb7c:	f3af 8000 	nop.w
 800cb80:	94a03595 	.word	0x94a03595
 800cb84:	3fdfffff 	.word	0x3fdfffff
 800cb88:	35afe535 	.word	0x35afe535
 800cb8c:	3fe00000 	.word	0x3fe00000
 800cb90:	ffc00000 	.word	0xffc00000
 800cb94:	41dfffff 	.word	0x41dfffff
 800cb98:	94a03595 	.word	0x94a03595
 800cb9c:	3fcfffff 	.word	0x3fcfffff
 800cba0:	3ff00000 	.word	0x3ff00000
 800cba4:	7ff00000 	.word	0x7ff00000
 800cba8:	7fe00000 	.word	0x7fe00000
 800cbac:	7c9fffff 	.word	0x7c9fffff
 800cbb0:	3fe00000 	.word	0x3fe00000
 800cbb4:	bff00000 	.word	0xbff00000
 800cbb8:	7fefffff 	.word	0x7fefffff

0800cbbc <_strtod_r>:
 800cbbc:	4b01      	ldr	r3, [pc, #4]	; (800cbc4 <_strtod_r+0x8>)
 800cbbe:	f7ff b9f7 	b.w	800bfb0 <_strtod_l>
 800cbc2:	bf00      	nop
 800cbc4:	20000084 	.word	0x20000084

0800cbc8 <strtod>:
 800cbc8:	460a      	mov	r2, r1
 800cbca:	4601      	mov	r1, r0
 800cbcc:	4802      	ldr	r0, [pc, #8]	; (800cbd8 <strtod+0x10>)
 800cbce:	4b03      	ldr	r3, [pc, #12]	; (800cbdc <strtod+0x14>)
 800cbd0:	6800      	ldr	r0, [r0, #0]
 800cbd2:	f7ff b9ed 	b.w	800bfb0 <_strtod_l>
 800cbd6:	bf00      	nop
 800cbd8:	2000001c 	.word	0x2000001c
 800cbdc:	20000084 	.word	0x20000084

0800cbe0 <strtok>:
 800cbe0:	4b16      	ldr	r3, [pc, #88]	; (800cc3c <strtok+0x5c>)
 800cbe2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cbe4:	681e      	ldr	r6, [r3, #0]
 800cbe6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800cbe8:	4605      	mov	r5, r0
 800cbea:	b9fc      	cbnz	r4, 800cc2c <strtok+0x4c>
 800cbec:	2050      	movs	r0, #80	; 0x50
 800cbee:	9101      	str	r1, [sp, #4]
 800cbf0:	f001 faf6 	bl	800e1e0 <malloc>
 800cbf4:	9901      	ldr	r1, [sp, #4]
 800cbf6:	65b0      	str	r0, [r6, #88]	; 0x58
 800cbf8:	4602      	mov	r2, r0
 800cbfa:	b920      	cbnz	r0, 800cc06 <strtok+0x26>
 800cbfc:	4b10      	ldr	r3, [pc, #64]	; (800cc40 <strtok+0x60>)
 800cbfe:	4811      	ldr	r0, [pc, #68]	; (800cc44 <strtok+0x64>)
 800cc00:	2157      	movs	r1, #87	; 0x57
 800cc02:	f000 f8cd 	bl	800cda0 <__assert_func>
 800cc06:	e9c0 4400 	strd	r4, r4, [r0]
 800cc0a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800cc0e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800cc12:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800cc16:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800cc1a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800cc1e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800cc22:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800cc26:	6184      	str	r4, [r0, #24]
 800cc28:	7704      	strb	r4, [r0, #28]
 800cc2a:	6244      	str	r4, [r0, #36]	; 0x24
 800cc2c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800cc2e:	2301      	movs	r3, #1
 800cc30:	4628      	mov	r0, r5
 800cc32:	b002      	add	sp, #8
 800cc34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cc38:	f000 b806 	b.w	800cc48 <__strtok_r>
 800cc3c:	2000001c 	.word	0x2000001c
 800cc40:	08010b90 	.word	0x08010b90
 800cc44:	08010ba7 	.word	0x08010ba7

0800cc48 <__strtok_r>:
 800cc48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc4a:	b908      	cbnz	r0, 800cc50 <__strtok_r+0x8>
 800cc4c:	6810      	ldr	r0, [r2, #0]
 800cc4e:	b188      	cbz	r0, 800cc74 <__strtok_r+0x2c>
 800cc50:	4604      	mov	r4, r0
 800cc52:	4620      	mov	r0, r4
 800cc54:	f814 5b01 	ldrb.w	r5, [r4], #1
 800cc58:	460f      	mov	r7, r1
 800cc5a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800cc5e:	b91e      	cbnz	r6, 800cc68 <__strtok_r+0x20>
 800cc60:	b965      	cbnz	r5, 800cc7c <__strtok_r+0x34>
 800cc62:	6015      	str	r5, [r2, #0]
 800cc64:	4628      	mov	r0, r5
 800cc66:	e005      	b.n	800cc74 <__strtok_r+0x2c>
 800cc68:	42b5      	cmp	r5, r6
 800cc6a:	d1f6      	bne.n	800cc5a <__strtok_r+0x12>
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d1f0      	bne.n	800cc52 <__strtok_r+0xa>
 800cc70:	6014      	str	r4, [r2, #0]
 800cc72:	7003      	strb	r3, [r0, #0]
 800cc74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc76:	461c      	mov	r4, r3
 800cc78:	e00c      	b.n	800cc94 <__strtok_r+0x4c>
 800cc7a:	b915      	cbnz	r5, 800cc82 <__strtok_r+0x3a>
 800cc7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cc80:	460e      	mov	r6, r1
 800cc82:	f816 5b01 	ldrb.w	r5, [r6], #1
 800cc86:	42ab      	cmp	r3, r5
 800cc88:	d1f7      	bne.n	800cc7a <__strtok_r+0x32>
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d0f3      	beq.n	800cc76 <__strtok_r+0x2e>
 800cc8e:	2300      	movs	r3, #0
 800cc90:	f804 3c01 	strb.w	r3, [r4, #-1]
 800cc94:	6014      	str	r4, [r2, #0]
 800cc96:	e7ed      	b.n	800cc74 <__strtok_r+0x2c>

0800cc98 <_strtol_l.constprop.0>:
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc9e:	d001      	beq.n	800cca4 <_strtol_l.constprop.0+0xc>
 800cca0:	2b24      	cmp	r3, #36	; 0x24
 800cca2:	d906      	bls.n	800ccb2 <_strtol_l.constprop.0+0x1a>
 800cca4:	f7fe fa4e 	bl	800b144 <__errno>
 800cca8:	2316      	movs	r3, #22
 800ccaa:	6003      	str	r3, [r0, #0]
 800ccac:	2000      	movs	r0, #0
 800ccae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccb2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cd98 <_strtol_l.constprop.0+0x100>
 800ccb6:	460d      	mov	r5, r1
 800ccb8:	462e      	mov	r6, r5
 800ccba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccbe:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ccc2:	f017 0708 	ands.w	r7, r7, #8
 800ccc6:	d1f7      	bne.n	800ccb8 <_strtol_l.constprop.0+0x20>
 800ccc8:	2c2d      	cmp	r4, #45	; 0x2d
 800ccca:	d132      	bne.n	800cd32 <_strtol_l.constprop.0+0x9a>
 800cccc:	782c      	ldrb	r4, [r5, #0]
 800ccce:	2701      	movs	r7, #1
 800ccd0:	1cb5      	adds	r5, r6, #2
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d05b      	beq.n	800cd8e <_strtol_l.constprop.0+0xf6>
 800ccd6:	2b10      	cmp	r3, #16
 800ccd8:	d109      	bne.n	800ccee <_strtol_l.constprop.0+0x56>
 800ccda:	2c30      	cmp	r4, #48	; 0x30
 800ccdc:	d107      	bne.n	800ccee <_strtol_l.constprop.0+0x56>
 800ccde:	782c      	ldrb	r4, [r5, #0]
 800cce0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cce4:	2c58      	cmp	r4, #88	; 0x58
 800cce6:	d14d      	bne.n	800cd84 <_strtol_l.constprop.0+0xec>
 800cce8:	786c      	ldrb	r4, [r5, #1]
 800ccea:	2310      	movs	r3, #16
 800ccec:	3502      	adds	r5, #2
 800ccee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ccf2:	f108 38ff 	add.w	r8, r8, #4294967295
 800ccf6:	f04f 0c00 	mov.w	ip, #0
 800ccfa:	fbb8 f9f3 	udiv	r9, r8, r3
 800ccfe:	4666      	mov	r6, ip
 800cd00:	fb03 8a19 	mls	sl, r3, r9, r8
 800cd04:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cd08:	f1be 0f09 	cmp.w	lr, #9
 800cd0c:	d816      	bhi.n	800cd3c <_strtol_l.constprop.0+0xa4>
 800cd0e:	4674      	mov	r4, lr
 800cd10:	42a3      	cmp	r3, r4
 800cd12:	dd24      	ble.n	800cd5e <_strtol_l.constprop.0+0xc6>
 800cd14:	f1bc 0f00 	cmp.w	ip, #0
 800cd18:	db1e      	blt.n	800cd58 <_strtol_l.constprop.0+0xc0>
 800cd1a:	45b1      	cmp	r9, r6
 800cd1c:	d31c      	bcc.n	800cd58 <_strtol_l.constprop.0+0xc0>
 800cd1e:	d101      	bne.n	800cd24 <_strtol_l.constprop.0+0x8c>
 800cd20:	45a2      	cmp	sl, r4
 800cd22:	db19      	blt.n	800cd58 <_strtol_l.constprop.0+0xc0>
 800cd24:	fb06 4603 	mla	r6, r6, r3, r4
 800cd28:	f04f 0c01 	mov.w	ip, #1
 800cd2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd30:	e7e8      	b.n	800cd04 <_strtol_l.constprop.0+0x6c>
 800cd32:	2c2b      	cmp	r4, #43	; 0x2b
 800cd34:	bf04      	itt	eq
 800cd36:	782c      	ldrbeq	r4, [r5, #0]
 800cd38:	1cb5      	addeq	r5, r6, #2
 800cd3a:	e7ca      	b.n	800ccd2 <_strtol_l.constprop.0+0x3a>
 800cd3c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800cd40:	f1be 0f19 	cmp.w	lr, #25
 800cd44:	d801      	bhi.n	800cd4a <_strtol_l.constprop.0+0xb2>
 800cd46:	3c37      	subs	r4, #55	; 0x37
 800cd48:	e7e2      	b.n	800cd10 <_strtol_l.constprop.0+0x78>
 800cd4a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800cd4e:	f1be 0f19 	cmp.w	lr, #25
 800cd52:	d804      	bhi.n	800cd5e <_strtol_l.constprop.0+0xc6>
 800cd54:	3c57      	subs	r4, #87	; 0x57
 800cd56:	e7db      	b.n	800cd10 <_strtol_l.constprop.0+0x78>
 800cd58:	f04f 3cff 	mov.w	ip, #4294967295
 800cd5c:	e7e6      	b.n	800cd2c <_strtol_l.constprop.0+0x94>
 800cd5e:	f1bc 0f00 	cmp.w	ip, #0
 800cd62:	da05      	bge.n	800cd70 <_strtol_l.constprop.0+0xd8>
 800cd64:	2322      	movs	r3, #34	; 0x22
 800cd66:	6003      	str	r3, [r0, #0]
 800cd68:	4646      	mov	r6, r8
 800cd6a:	b942      	cbnz	r2, 800cd7e <_strtol_l.constprop.0+0xe6>
 800cd6c:	4630      	mov	r0, r6
 800cd6e:	e79e      	b.n	800ccae <_strtol_l.constprop.0+0x16>
 800cd70:	b107      	cbz	r7, 800cd74 <_strtol_l.constprop.0+0xdc>
 800cd72:	4276      	negs	r6, r6
 800cd74:	2a00      	cmp	r2, #0
 800cd76:	d0f9      	beq.n	800cd6c <_strtol_l.constprop.0+0xd4>
 800cd78:	f1bc 0f00 	cmp.w	ip, #0
 800cd7c:	d000      	beq.n	800cd80 <_strtol_l.constprop.0+0xe8>
 800cd7e:	1e69      	subs	r1, r5, #1
 800cd80:	6011      	str	r1, [r2, #0]
 800cd82:	e7f3      	b.n	800cd6c <_strtol_l.constprop.0+0xd4>
 800cd84:	2430      	movs	r4, #48	; 0x30
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d1b1      	bne.n	800ccee <_strtol_l.constprop.0+0x56>
 800cd8a:	2308      	movs	r3, #8
 800cd8c:	e7af      	b.n	800ccee <_strtol_l.constprop.0+0x56>
 800cd8e:	2c30      	cmp	r4, #48	; 0x30
 800cd90:	d0a5      	beq.n	800ccde <_strtol_l.constprop.0+0x46>
 800cd92:	230a      	movs	r3, #10
 800cd94:	e7ab      	b.n	800ccee <_strtol_l.constprop.0+0x56>
 800cd96:	bf00      	nop
 800cd98:	08010c41 	.word	0x08010c41

0800cd9c <_strtol_r>:
 800cd9c:	f7ff bf7c 	b.w	800cc98 <_strtol_l.constprop.0>

0800cda0 <__assert_func>:
 800cda0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cda2:	4614      	mov	r4, r2
 800cda4:	461a      	mov	r2, r3
 800cda6:	4b09      	ldr	r3, [pc, #36]	; (800cdcc <__assert_func+0x2c>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4605      	mov	r5, r0
 800cdac:	68d8      	ldr	r0, [r3, #12]
 800cdae:	b14c      	cbz	r4, 800cdc4 <__assert_func+0x24>
 800cdb0:	4b07      	ldr	r3, [pc, #28]	; (800cdd0 <__assert_func+0x30>)
 800cdb2:	9100      	str	r1, [sp, #0]
 800cdb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdb8:	4906      	ldr	r1, [pc, #24]	; (800cdd4 <__assert_func+0x34>)
 800cdba:	462b      	mov	r3, r5
 800cdbc:	f000 fe8a 	bl	800dad4 <fiprintf>
 800cdc0:	f002 fba0 	bl	800f504 <abort>
 800cdc4:	4b04      	ldr	r3, [pc, #16]	; (800cdd8 <__assert_func+0x38>)
 800cdc6:	461c      	mov	r4, r3
 800cdc8:	e7f3      	b.n	800cdb2 <__assert_func+0x12>
 800cdca:	bf00      	nop
 800cdcc:	2000001c 	.word	0x2000001c
 800cdd0:	08010c04 	.word	0x08010c04
 800cdd4:	08010c11 	.word	0x08010c11
 800cdd8:	08010c3f 	.word	0x08010c3f

0800cddc <quorem>:
 800cddc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cde0:	6903      	ldr	r3, [r0, #16]
 800cde2:	690c      	ldr	r4, [r1, #16]
 800cde4:	42a3      	cmp	r3, r4
 800cde6:	4607      	mov	r7, r0
 800cde8:	f2c0 8081 	blt.w	800ceee <quorem+0x112>
 800cdec:	3c01      	subs	r4, #1
 800cdee:	f101 0814 	add.w	r8, r1, #20
 800cdf2:	f100 0514 	add.w	r5, r0, #20
 800cdf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cdfa:	9301      	str	r3, [sp, #4]
 800cdfc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ce00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce04:	3301      	adds	r3, #1
 800ce06:	429a      	cmp	r2, r3
 800ce08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ce0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ce10:	fbb2 f6f3 	udiv	r6, r2, r3
 800ce14:	d331      	bcc.n	800ce7a <quorem+0x9e>
 800ce16:	f04f 0e00 	mov.w	lr, #0
 800ce1a:	4640      	mov	r0, r8
 800ce1c:	46ac      	mov	ip, r5
 800ce1e:	46f2      	mov	sl, lr
 800ce20:	f850 2b04 	ldr.w	r2, [r0], #4
 800ce24:	b293      	uxth	r3, r2
 800ce26:	fb06 e303 	mla	r3, r6, r3, lr
 800ce2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ce2e:	b29b      	uxth	r3, r3
 800ce30:	ebaa 0303 	sub.w	r3, sl, r3
 800ce34:	f8dc a000 	ldr.w	sl, [ip]
 800ce38:	0c12      	lsrs	r2, r2, #16
 800ce3a:	fa13 f38a 	uxtah	r3, r3, sl
 800ce3e:	fb06 e202 	mla	r2, r6, r2, lr
 800ce42:	9300      	str	r3, [sp, #0]
 800ce44:	9b00      	ldr	r3, [sp, #0]
 800ce46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ce4a:	b292      	uxth	r2, r2
 800ce4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ce50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ce54:	f8bd 3000 	ldrh.w	r3, [sp]
 800ce58:	4581      	cmp	r9, r0
 800ce5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce5e:	f84c 3b04 	str.w	r3, [ip], #4
 800ce62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ce66:	d2db      	bcs.n	800ce20 <quorem+0x44>
 800ce68:	f855 300b 	ldr.w	r3, [r5, fp]
 800ce6c:	b92b      	cbnz	r3, 800ce7a <quorem+0x9e>
 800ce6e:	9b01      	ldr	r3, [sp, #4]
 800ce70:	3b04      	subs	r3, #4
 800ce72:	429d      	cmp	r5, r3
 800ce74:	461a      	mov	r2, r3
 800ce76:	d32e      	bcc.n	800ced6 <quorem+0xfa>
 800ce78:	613c      	str	r4, [r7, #16]
 800ce7a:	4638      	mov	r0, r7
 800ce7c:	f001 fca4 	bl	800e7c8 <__mcmp>
 800ce80:	2800      	cmp	r0, #0
 800ce82:	db24      	blt.n	800cece <quorem+0xf2>
 800ce84:	3601      	adds	r6, #1
 800ce86:	4628      	mov	r0, r5
 800ce88:	f04f 0c00 	mov.w	ip, #0
 800ce8c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce90:	f8d0 e000 	ldr.w	lr, [r0]
 800ce94:	b293      	uxth	r3, r2
 800ce96:	ebac 0303 	sub.w	r3, ip, r3
 800ce9a:	0c12      	lsrs	r2, r2, #16
 800ce9c:	fa13 f38e 	uxtah	r3, r3, lr
 800cea0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cea4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ceae:	45c1      	cmp	r9, r8
 800ceb0:	f840 3b04 	str.w	r3, [r0], #4
 800ceb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ceb8:	d2e8      	bcs.n	800ce8c <quorem+0xb0>
 800ceba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cec2:	b922      	cbnz	r2, 800cece <quorem+0xf2>
 800cec4:	3b04      	subs	r3, #4
 800cec6:	429d      	cmp	r5, r3
 800cec8:	461a      	mov	r2, r3
 800ceca:	d30a      	bcc.n	800cee2 <quorem+0x106>
 800cecc:	613c      	str	r4, [r7, #16]
 800cece:	4630      	mov	r0, r6
 800ced0:	b003      	add	sp, #12
 800ced2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ced6:	6812      	ldr	r2, [r2, #0]
 800ced8:	3b04      	subs	r3, #4
 800ceda:	2a00      	cmp	r2, #0
 800cedc:	d1cc      	bne.n	800ce78 <quorem+0x9c>
 800cede:	3c01      	subs	r4, #1
 800cee0:	e7c7      	b.n	800ce72 <quorem+0x96>
 800cee2:	6812      	ldr	r2, [r2, #0]
 800cee4:	3b04      	subs	r3, #4
 800cee6:	2a00      	cmp	r2, #0
 800cee8:	d1f0      	bne.n	800cecc <quorem+0xf0>
 800ceea:	3c01      	subs	r4, #1
 800ceec:	e7eb      	b.n	800cec6 <quorem+0xea>
 800ceee:	2000      	movs	r0, #0
 800cef0:	e7ee      	b.n	800ced0 <quorem+0xf4>
 800cef2:	0000      	movs	r0, r0
 800cef4:	0000      	movs	r0, r0
	...

0800cef8 <_dtoa_r>:
 800cef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cefc:	ed2d 8b04 	vpush	{d8-d9}
 800cf00:	ec57 6b10 	vmov	r6, r7, d0
 800cf04:	b093      	sub	sp, #76	; 0x4c
 800cf06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cf08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cf0c:	9106      	str	r1, [sp, #24]
 800cf0e:	ee10 aa10 	vmov	sl, s0
 800cf12:	4604      	mov	r4, r0
 800cf14:	9209      	str	r2, [sp, #36]	; 0x24
 800cf16:	930c      	str	r3, [sp, #48]	; 0x30
 800cf18:	46bb      	mov	fp, r7
 800cf1a:	b975      	cbnz	r5, 800cf3a <_dtoa_r+0x42>
 800cf1c:	2010      	movs	r0, #16
 800cf1e:	f001 f95f 	bl	800e1e0 <malloc>
 800cf22:	4602      	mov	r2, r0
 800cf24:	6260      	str	r0, [r4, #36]	; 0x24
 800cf26:	b920      	cbnz	r0, 800cf32 <_dtoa_r+0x3a>
 800cf28:	4ba7      	ldr	r3, [pc, #668]	; (800d1c8 <_dtoa_r+0x2d0>)
 800cf2a:	21ea      	movs	r1, #234	; 0xea
 800cf2c:	48a7      	ldr	r0, [pc, #668]	; (800d1cc <_dtoa_r+0x2d4>)
 800cf2e:	f7ff ff37 	bl	800cda0 <__assert_func>
 800cf32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cf36:	6005      	str	r5, [r0, #0]
 800cf38:	60c5      	str	r5, [r0, #12]
 800cf3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf3c:	6819      	ldr	r1, [r3, #0]
 800cf3e:	b151      	cbz	r1, 800cf56 <_dtoa_r+0x5e>
 800cf40:	685a      	ldr	r2, [r3, #4]
 800cf42:	604a      	str	r2, [r1, #4]
 800cf44:	2301      	movs	r3, #1
 800cf46:	4093      	lsls	r3, r2
 800cf48:	608b      	str	r3, [r1, #8]
 800cf4a:	4620      	mov	r0, r4
 800cf4c:	f001 f9b0 	bl	800e2b0 <_Bfree>
 800cf50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf52:	2200      	movs	r2, #0
 800cf54:	601a      	str	r2, [r3, #0]
 800cf56:	1e3b      	subs	r3, r7, #0
 800cf58:	bfaa      	itet	ge
 800cf5a:	2300      	movge	r3, #0
 800cf5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cf60:	f8c8 3000 	strge.w	r3, [r8]
 800cf64:	4b9a      	ldr	r3, [pc, #616]	; (800d1d0 <_dtoa_r+0x2d8>)
 800cf66:	bfbc      	itt	lt
 800cf68:	2201      	movlt	r2, #1
 800cf6a:	f8c8 2000 	strlt.w	r2, [r8]
 800cf6e:	ea33 030b 	bics.w	r3, r3, fp
 800cf72:	d11b      	bne.n	800cfac <_dtoa_r+0xb4>
 800cf74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cf76:	f242 730f 	movw	r3, #9999	; 0x270f
 800cf7a:	6013      	str	r3, [r2, #0]
 800cf7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf80:	4333      	orrs	r3, r6
 800cf82:	f000 8592 	beq.w	800daaa <_dtoa_r+0xbb2>
 800cf86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf88:	b963      	cbnz	r3, 800cfa4 <_dtoa_r+0xac>
 800cf8a:	4b92      	ldr	r3, [pc, #584]	; (800d1d4 <_dtoa_r+0x2dc>)
 800cf8c:	e022      	b.n	800cfd4 <_dtoa_r+0xdc>
 800cf8e:	4b92      	ldr	r3, [pc, #584]	; (800d1d8 <_dtoa_r+0x2e0>)
 800cf90:	9301      	str	r3, [sp, #4]
 800cf92:	3308      	adds	r3, #8
 800cf94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cf96:	6013      	str	r3, [r2, #0]
 800cf98:	9801      	ldr	r0, [sp, #4]
 800cf9a:	b013      	add	sp, #76	; 0x4c
 800cf9c:	ecbd 8b04 	vpop	{d8-d9}
 800cfa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfa4:	4b8b      	ldr	r3, [pc, #556]	; (800d1d4 <_dtoa_r+0x2dc>)
 800cfa6:	9301      	str	r3, [sp, #4]
 800cfa8:	3303      	adds	r3, #3
 800cfaa:	e7f3      	b.n	800cf94 <_dtoa_r+0x9c>
 800cfac:	2200      	movs	r2, #0
 800cfae:	2300      	movs	r3, #0
 800cfb0:	4650      	mov	r0, sl
 800cfb2:	4659      	mov	r1, fp
 800cfb4:	f7f3 fda0 	bl	8000af8 <__aeabi_dcmpeq>
 800cfb8:	ec4b ab19 	vmov	d9, sl, fp
 800cfbc:	4680      	mov	r8, r0
 800cfbe:	b158      	cbz	r0, 800cfd8 <_dtoa_r+0xe0>
 800cfc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	6013      	str	r3, [r2, #0]
 800cfc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f000 856b 	beq.w	800daa4 <_dtoa_r+0xbac>
 800cfce:	4883      	ldr	r0, [pc, #524]	; (800d1dc <_dtoa_r+0x2e4>)
 800cfd0:	6018      	str	r0, [r3, #0]
 800cfd2:	1e43      	subs	r3, r0, #1
 800cfd4:	9301      	str	r3, [sp, #4]
 800cfd6:	e7df      	b.n	800cf98 <_dtoa_r+0xa0>
 800cfd8:	ec4b ab10 	vmov	d0, sl, fp
 800cfdc:	aa10      	add	r2, sp, #64	; 0x40
 800cfde:	a911      	add	r1, sp, #68	; 0x44
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	f001 fd13 	bl	800ea0c <__d2b>
 800cfe6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cfea:	ee08 0a10 	vmov	s16, r0
 800cfee:	2d00      	cmp	r5, #0
 800cff0:	f000 8084 	beq.w	800d0fc <_dtoa_r+0x204>
 800cff4:	ee19 3a90 	vmov	r3, s19
 800cff8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cffc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d000:	4656      	mov	r6, sl
 800d002:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d006:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d00a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d00e:	4b74      	ldr	r3, [pc, #464]	; (800d1e0 <_dtoa_r+0x2e8>)
 800d010:	2200      	movs	r2, #0
 800d012:	4630      	mov	r0, r6
 800d014:	4639      	mov	r1, r7
 800d016:	f7f3 f94f 	bl	80002b8 <__aeabi_dsub>
 800d01a:	a365      	add	r3, pc, #404	; (adr r3, 800d1b0 <_dtoa_r+0x2b8>)
 800d01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d020:	f7f3 fb02 	bl	8000628 <__aeabi_dmul>
 800d024:	a364      	add	r3, pc, #400	; (adr r3, 800d1b8 <_dtoa_r+0x2c0>)
 800d026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02a:	f7f3 f947 	bl	80002bc <__adddf3>
 800d02e:	4606      	mov	r6, r0
 800d030:	4628      	mov	r0, r5
 800d032:	460f      	mov	r7, r1
 800d034:	f7f3 fa8e 	bl	8000554 <__aeabi_i2d>
 800d038:	a361      	add	r3, pc, #388	; (adr r3, 800d1c0 <_dtoa_r+0x2c8>)
 800d03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03e:	f7f3 faf3 	bl	8000628 <__aeabi_dmul>
 800d042:	4602      	mov	r2, r0
 800d044:	460b      	mov	r3, r1
 800d046:	4630      	mov	r0, r6
 800d048:	4639      	mov	r1, r7
 800d04a:	f7f3 f937 	bl	80002bc <__adddf3>
 800d04e:	4606      	mov	r6, r0
 800d050:	460f      	mov	r7, r1
 800d052:	f7f3 fd99 	bl	8000b88 <__aeabi_d2iz>
 800d056:	2200      	movs	r2, #0
 800d058:	9000      	str	r0, [sp, #0]
 800d05a:	2300      	movs	r3, #0
 800d05c:	4630      	mov	r0, r6
 800d05e:	4639      	mov	r1, r7
 800d060:	f7f3 fd54 	bl	8000b0c <__aeabi_dcmplt>
 800d064:	b150      	cbz	r0, 800d07c <_dtoa_r+0x184>
 800d066:	9800      	ldr	r0, [sp, #0]
 800d068:	f7f3 fa74 	bl	8000554 <__aeabi_i2d>
 800d06c:	4632      	mov	r2, r6
 800d06e:	463b      	mov	r3, r7
 800d070:	f7f3 fd42 	bl	8000af8 <__aeabi_dcmpeq>
 800d074:	b910      	cbnz	r0, 800d07c <_dtoa_r+0x184>
 800d076:	9b00      	ldr	r3, [sp, #0]
 800d078:	3b01      	subs	r3, #1
 800d07a:	9300      	str	r3, [sp, #0]
 800d07c:	9b00      	ldr	r3, [sp, #0]
 800d07e:	2b16      	cmp	r3, #22
 800d080:	d85a      	bhi.n	800d138 <_dtoa_r+0x240>
 800d082:	9a00      	ldr	r2, [sp, #0]
 800d084:	4b57      	ldr	r3, [pc, #348]	; (800d1e4 <_dtoa_r+0x2ec>)
 800d086:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08e:	ec51 0b19 	vmov	r0, r1, d9
 800d092:	f7f3 fd3b 	bl	8000b0c <__aeabi_dcmplt>
 800d096:	2800      	cmp	r0, #0
 800d098:	d050      	beq.n	800d13c <_dtoa_r+0x244>
 800d09a:	9b00      	ldr	r3, [sp, #0]
 800d09c:	3b01      	subs	r3, #1
 800d09e:	9300      	str	r3, [sp, #0]
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d0a6:	1b5d      	subs	r5, r3, r5
 800d0a8:	1e6b      	subs	r3, r5, #1
 800d0aa:	9305      	str	r3, [sp, #20]
 800d0ac:	bf45      	ittet	mi
 800d0ae:	f1c5 0301 	rsbmi	r3, r5, #1
 800d0b2:	9304      	strmi	r3, [sp, #16]
 800d0b4:	2300      	movpl	r3, #0
 800d0b6:	2300      	movmi	r3, #0
 800d0b8:	bf4c      	ite	mi
 800d0ba:	9305      	strmi	r3, [sp, #20]
 800d0bc:	9304      	strpl	r3, [sp, #16]
 800d0be:	9b00      	ldr	r3, [sp, #0]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	db3d      	blt.n	800d140 <_dtoa_r+0x248>
 800d0c4:	9b05      	ldr	r3, [sp, #20]
 800d0c6:	9a00      	ldr	r2, [sp, #0]
 800d0c8:	920a      	str	r2, [sp, #40]	; 0x28
 800d0ca:	4413      	add	r3, r2
 800d0cc:	9305      	str	r3, [sp, #20]
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	9307      	str	r3, [sp, #28]
 800d0d2:	9b06      	ldr	r3, [sp, #24]
 800d0d4:	2b09      	cmp	r3, #9
 800d0d6:	f200 8089 	bhi.w	800d1ec <_dtoa_r+0x2f4>
 800d0da:	2b05      	cmp	r3, #5
 800d0dc:	bfc4      	itt	gt
 800d0de:	3b04      	subgt	r3, #4
 800d0e0:	9306      	strgt	r3, [sp, #24]
 800d0e2:	9b06      	ldr	r3, [sp, #24]
 800d0e4:	f1a3 0302 	sub.w	r3, r3, #2
 800d0e8:	bfcc      	ite	gt
 800d0ea:	2500      	movgt	r5, #0
 800d0ec:	2501      	movle	r5, #1
 800d0ee:	2b03      	cmp	r3, #3
 800d0f0:	f200 8087 	bhi.w	800d202 <_dtoa_r+0x30a>
 800d0f4:	e8df f003 	tbb	[pc, r3]
 800d0f8:	59383a2d 	.word	0x59383a2d
 800d0fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d100:	441d      	add	r5, r3
 800d102:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d106:	2b20      	cmp	r3, #32
 800d108:	bfc1      	itttt	gt
 800d10a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d10e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d112:	fa0b f303 	lslgt.w	r3, fp, r3
 800d116:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d11a:	bfda      	itte	le
 800d11c:	f1c3 0320 	rsble	r3, r3, #32
 800d120:	fa06 f003 	lslle.w	r0, r6, r3
 800d124:	4318      	orrgt	r0, r3
 800d126:	f7f3 fa05 	bl	8000534 <__aeabi_ui2d>
 800d12a:	2301      	movs	r3, #1
 800d12c:	4606      	mov	r6, r0
 800d12e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d132:	3d01      	subs	r5, #1
 800d134:	930e      	str	r3, [sp, #56]	; 0x38
 800d136:	e76a      	b.n	800d00e <_dtoa_r+0x116>
 800d138:	2301      	movs	r3, #1
 800d13a:	e7b2      	b.n	800d0a2 <_dtoa_r+0x1aa>
 800d13c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d13e:	e7b1      	b.n	800d0a4 <_dtoa_r+0x1ac>
 800d140:	9b04      	ldr	r3, [sp, #16]
 800d142:	9a00      	ldr	r2, [sp, #0]
 800d144:	1a9b      	subs	r3, r3, r2
 800d146:	9304      	str	r3, [sp, #16]
 800d148:	4253      	negs	r3, r2
 800d14a:	9307      	str	r3, [sp, #28]
 800d14c:	2300      	movs	r3, #0
 800d14e:	930a      	str	r3, [sp, #40]	; 0x28
 800d150:	e7bf      	b.n	800d0d2 <_dtoa_r+0x1da>
 800d152:	2300      	movs	r3, #0
 800d154:	9308      	str	r3, [sp, #32]
 800d156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d158:	2b00      	cmp	r3, #0
 800d15a:	dc55      	bgt.n	800d208 <_dtoa_r+0x310>
 800d15c:	2301      	movs	r3, #1
 800d15e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d162:	461a      	mov	r2, r3
 800d164:	9209      	str	r2, [sp, #36]	; 0x24
 800d166:	e00c      	b.n	800d182 <_dtoa_r+0x28a>
 800d168:	2301      	movs	r3, #1
 800d16a:	e7f3      	b.n	800d154 <_dtoa_r+0x25c>
 800d16c:	2300      	movs	r3, #0
 800d16e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d170:	9308      	str	r3, [sp, #32]
 800d172:	9b00      	ldr	r3, [sp, #0]
 800d174:	4413      	add	r3, r2
 800d176:	9302      	str	r3, [sp, #8]
 800d178:	3301      	adds	r3, #1
 800d17a:	2b01      	cmp	r3, #1
 800d17c:	9303      	str	r3, [sp, #12]
 800d17e:	bfb8      	it	lt
 800d180:	2301      	movlt	r3, #1
 800d182:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d184:	2200      	movs	r2, #0
 800d186:	6042      	str	r2, [r0, #4]
 800d188:	2204      	movs	r2, #4
 800d18a:	f102 0614 	add.w	r6, r2, #20
 800d18e:	429e      	cmp	r6, r3
 800d190:	6841      	ldr	r1, [r0, #4]
 800d192:	d93d      	bls.n	800d210 <_dtoa_r+0x318>
 800d194:	4620      	mov	r0, r4
 800d196:	f001 f84b 	bl	800e230 <_Balloc>
 800d19a:	9001      	str	r0, [sp, #4]
 800d19c:	2800      	cmp	r0, #0
 800d19e:	d13b      	bne.n	800d218 <_dtoa_r+0x320>
 800d1a0:	4b11      	ldr	r3, [pc, #68]	; (800d1e8 <_dtoa_r+0x2f0>)
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d1a8:	e6c0      	b.n	800cf2c <_dtoa_r+0x34>
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	e7df      	b.n	800d16e <_dtoa_r+0x276>
 800d1ae:	bf00      	nop
 800d1b0:	636f4361 	.word	0x636f4361
 800d1b4:	3fd287a7 	.word	0x3fd287a7
 800d1b8:	8b60c8b3 	.word	0x8b60c8b3
 800d1bc:	3fc68a28 	.word	0x3fc68a28
 800d1c0:	509f79fb 	.word	0x509f79fb
 800d1c4:	3fd34413 	.word	0x3fd34413
 800d1c8:	08010b90 	.word	0x08010b90
 800d1cc:	08010d4e 	.word	0x08010d4e
 800d1d0:	7ff00000 	.word	0x7ff00000
 800d1d4:	08010d4a 	.word	0x08010d4a
 800d1d8:	08010d41 	.word	0x08010d41
 800d1dc:	08010b15 	.word	0x08010b15
 800d1e0:	3ff80000 	.word	0x3ff80000
 800d1e4:	08010eb8 	.word	0x08010eb8
 800d1e8:	08010da9 	.word	0x08010da9
 800d1ec:	2501      	movs	r5, #1
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	9306      	str	r3, [sp, #24]
 800d1f2:	9508      	str	r5, [sp, #32]
 800d1f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d1f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	2312      	movs	r3, #18
 800d200:	e7b0      	b.n	800d164 <_dtoa_r+0x26c>
 800d202:	2301      	movs	r3, #1
 800d204:	9308      	str	r3, [sp, #32]
 800d206:	e7f5      	b.n	800d1f4 <_dtoa_r+0x2fc>
 800d208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d20a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d20e:	e7b8      	b.n	800d182 <_dtoa_r+0x28a>
 800d210:	3101      	adds	r1, #1
 800d212:	6041      	str	r1, [r0, #4]
 800d214:	0052      	lsls	r2, r2, #1
 800d216:	e7b8      	b.n	800d18a <_dtoa_r+0x292>
 800d218:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d21a:	9a01      	ldr	r2, [sp, #4]
 800d21c:	601a      	str	r2, [r3, #0]
 800d21e:	9b03      	ldr	r3, [sp, #12]
 800d220:	2b0e      	cmp	r3, #14
 800d222:	f200 809d 	bhi.w	800d360 <_dtoa_r+0x468>
 800d226:	2d00      	cmp	r5, #0
 800d228:	f000 809a 	beq.w	800d360 <_dtoa_r+0x468>
 800d22c:	9b00      	ldr	r3, [sp, #0]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	dd32      	ble.n	800d298 <_dtoa_r+0x3a0>
 800d232:	4ab7      	ldr	r2, [pc, #732]	; (800d510 <_dtoa_r+0x618>)
 800d234:	f003 030f 	and.w	r3, r3, #15
 800d238:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d23c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d240:	9b00      	ldr	r3, [sp, #0]
 800d242:	05d8      	lsls	r0, r3, #23
 800d244:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d248:	d516      	bpl.n	800d278 <_dtoa_r+0x380>
 800d24a:	4bb2      	ldr	r3, [pc, #712]	; (800d514 <_dtoa_r+0x61c>)
 800d24c:	ec51 0b19 	vmov	r0, r1, d9
 800d250:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d254:	f7f3 fb12 	bl	800087c <__aeabi_ddiv>
 800d258:	f007 070f 	and.w	r7, r7, #15
 800d25c:	4682      	mov	sl, r0
 800d25e:	468b      	mov	fp, r1
 800d260:	2503      	movs	r5, #3
 800d262:	4eac      	ldr	r6, [pc, #688]	; (800d514 <_dtoa_r+0x61c>)
 800d264:	b957      	cbnz	r7, 800d27c <_dtoa_r+0x384>
 800d266:	4642      	mov	r2, r8
 800d268:	464b      	mov	r3, r9
 800d26a:	4650      	mov	r0, sl
 800d26c:	4659      	mov	r1, fp
 800d26e:	f7f3 fb05 	bl	800087c <__aeabi_ddiv>
 800d272:	4682      	mov	sl, r0
 800d274:	468b      	mov	fp, r1
 800d276:	e028      	b.n	800d2ca <_dtoa_r+0x3d2>
 800d278:	2502      	movs	r5, #2
 800d27a:	e7f2      	b.n	800d262 <_dtoa_r+0x36a>
 800d27c:	07f9      	lsls	r1, r7, #31
 800d27e:	d508      	bpl.n	800d292 <_dtoa_r+0x39a>
 800d280:	4640      	mov	r0, r8
 800d282:	4649      	mov	r1, r9
 800d284:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d288:	f7f3 f9ce 	bl	8000628 <__aeabi_dmul>
 800d28c:	3501      	adds	r5, #1
 800d28e:	4680      	mov	r8, r0
 800d290:	4689      	mov	r9, r1
 800d292:	107f      	asrs	r7, r7, #1
 800d294:	3608      	adds	r6, #8
 800d296:	e7e5      	b.n	800d264 <_dtoa_r+0x36c>
 800d298:	f000 809b 	beq.w	800d3d2 <_dtoa_r+0x4da>
 800d29c:	9b00      	ldr	r3, [sp, #0]
 800d29e:	4f9d      	ldr	r7, [pc, #628]	; (800d514 <_dtoa_r+0x61c>)
 800d2a0:	425e      	negs	r6, r3
 800d2a2:	4b9b      	ldr	r3, [pc, #620]	; (800d510 <_dtoa_r+0x618>)
 800d2a4:	f006 020f 	and.w	r2, r6, #15
 800d2a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b0:	ec51 0b19 	vmov	r0, r1, d9
 800d2b4:	f7f3 f9b8 	bl	8000628 <__aeabi_dmul>
 800d2b8:	1136      	asrs	r6, r6, #4
 800d2ba:	4682      	mov	sl, r0
 800d2bc:	468b      	mov	fp, r1
 800d2be:	2300      	movs	r3, #0
 800d2c0:	2502      	movs	r5, #2
 800d2c2:	2e00      	cmp	r6, #0
 800d2c4:	d17a      	bne.n	800d3bc <_dtoa_r+0x4c4>
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d1d3      	bne.n	800d272 <_dtoa_r+0x37a>
 800d2ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	f000 8082 	beq.w	800d3d6 <_dtoa_r+0x4de>
 800d2d2:	4b91      	ldr	r3, [pc, #580]	; (800d518 <_dtoa_r+0x620>)
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	4650      	mov	r0, sl
 800d2d8:	4659      	mov	r1, fp
 800d2da:	f7f3 fc17 	bl	8000b0c <__aeabi_dcmplt>
 800d2de:	2800      	cmp	r0, #0
 800d2e0:	d079      	beq.n	800d3d6 <_dtoa_r+0x4de>
 800d2e2:	9b03      	ldr	r3, [sp, #12]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d076      	beq.n	800d3d6 <_dtoa_r+0x4de>
 800d2e8:	9b02      	ldr	r3, [sp, #8]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	dd36      	ble.n	800d35c <_dtoa_r+0x464>
 800d2ee:	9b00      	ldr	r3, [sp, #0]
 800d2f0:	4650      	mov	r0, sl
 800d2f2:	4659      	mov	r1, fp
 800d2f4:	1e5f      	subs	r7, r3, #1
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	4b88      	ldr	r3, [pc, #544]	; (800d51c <_dtoa_r+0x624>)
 800d2fa:	f7f3 f995 	bl	8000628 <__aeabi_dmul>
 800d2fe:	9e02      	ldr	r6, [sp, #8]
 800d300:	4682      	mov	sl, r0
 800d302:	468b      	mov	fp, r1
 800d304:	3501      	adds	r5, #1
 800d306:	4628      	mov	r0, r5
 800d308:	f7f3 f924 	bl	8000554 <__aeabi_i2d>
 800d30c:	4652      	mov	r2, sl
 800d30e:	465b      	mov	r3, fp
 800d310:	f7f3 f98a 	bl	8000628 <__aeabi_dmul>
 800d314:	4b82      	ldr	r3, [pc, #520]	; (800d520 <_dtoa_r+0x628>)
 800d316:	2200      	movs	r2, #0
 800d318:	f7f2 ffd0 	bl	80002bc <__adddf3>
 800d31c:	46d0      	mov	r8, sl
 800d31e:	46d9      	mov	r9, fp
 800d320:	4682      	mov	sl, r0
 800d322:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d326:	2e00      	cmp	r6, #0
 800d328:	d158      	bne.n	800d3dc <_dtoa_r+0x4e4>
 800d32a:	4b7e      	ldr	r3, [pc, #504]	; (800d524 <_dtoa_r+0x62c>)
 800d32c:	2200      	movs	r2, #0
 800d32e:	4640      	mov	r0, r8
 800d330:	4649      	mov	r1, r9
 800d332:	f7f2 ffc1 	bl	80002b8 <__aeabi_dsub>
 800d336:	4652      	mov	r2, sl
 800d338:	465b      	mov	r3, fp
 800d33a:	4680      	mov	r8, r0
 800d33c:	4689      	mov	r9, r1
 800d33e:	f7f3 fc03 	bl	8000b48 <__aeabi_dcmpgt>
 800d342:	2800      	cmp	r0, #0
 800d344:	f040 8295 	bne.w	800d872 <_dtoa_r+0x97a>
 800d348:	4652      	mov	r2, sl
 800d34a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d34e:	4640      	mov	r0, r8
 800d350:	4649      	mov	r1, r9
 800d352:	f7f3 fbdb 	bl	8000b0c <__aeabi_dcmplt>
 800d356:	2800      	cmp	r0, #0
 800d358:	f040 8289 	bne.w	800d86e <_dtoa_r+0x976>
 800d35c:	ec5b ab19 	vmov	sl, fp, d9
 800d360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d362:	2b00      	cmp	r3, #0
 800d364:	f2c0 8148 	blt.w	800d5f8 <_dtoa_r+0x700>
 800d368:	9a00      	ldr	r2, [sp, #0]
 800d36a:	2a0e      	cmp	r2, #14
 800d36c:	f300 8144 	bgt.w	800d5f8 <_dtoa_r+0x700>
 800d370:	4b67      	ldr	r3, [pc, #412]	; (800d510 <_dtoa_r+0x618>)
 800d372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d376:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d37a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	f280 80d5 	bge.w	800d52c <_dtoa_r+0x634>
 800d382:	9b03      	ldr	r3, [sp, #12]
 800d384:	2b00      	cmp	r3, #0
 800d386:	f300 80d1 	bgt.w	800d52c <_dtoa_r+0x634>
 800d38a:	f040 826f 	bne.w	800d86c <_dtoa_r+0x974>
 800d38e:	4b65      	ldr	r3, [pc, #404]	; (800d524 <_dtoa_r+0x62c>)
 800d390:	2200      	movs	r2, #0
 800d392:	4640      	mov	r0, r8
 800d394:	4649      	mov	r1, r9
 800d396:	f7f3 f947 	bl	8000628 <__aeabi_dmul>
 800d39a:	4652      	mov	r2, sl
 800d39c:	465b      	mov	r3, fp
 800d39e:	f7f3 fbc9 	bl	8000b34 <__aeabi_dcmpge>
 800d3a2:	9e03      	ldr	r6, [sp, #12]
 800d3a4:	4637      	mov	r7, r6
 800d3a6:	2800      	cmp	r0, #0
 800d3a8:	f040 8245 	bne.w	800d836 <_dtoa_r+0x93e>
 800d3ac:	9d01      	ldr	r5, [sp, #4]
 800d3ae:	2331      	movs	r3, #49	; 0x31
 800d3b0:	f805 3b01 	strb.w	r3, [r5], #1
 800d3b4:	9b00      	ldr	r3, [sp, #0]
 800d3b6:	3301      	adds	r3, #1
 800d3b8:	9300      	str	r3, [sp, #0]
 800d3ba:	e240      	b.n	800d83e <_dtoa_r+0x946>
 800d3bc:	07f2      	lsls	r2, r6, #31
 800d3be:	d505      	bpl.n	800d3cc <_dtoa_r+0x4d4>
 800d3c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d3c4:	f7f3 f930 	bl	8000628 <__aeabi_dmul>
 800d3c8:	3501      	adds	r5, #1
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	1076      	asrs	r6, r6, #1
 800d3ce:	3708      	adds	r7, #8
 800d3d0:	e777      	b.n	800d2c2 <_dtoa_r+0x3ca>
 800d3d2:	2502      	movs	r5, #2
 800d3d4:	e779      	b.n	800d2ca <_dtoa_r+0x3d2>
 800d3d6:	9f00      	ldr	r7, [sp, #0]
 800d3d8:	9e03      	ldr	r6, [sp, #12]
 800d3da:	e794      	b.n	800d306 <_dtoa_r+0x40e>
 800d3dc:	9901      	ldr	r1, [sp, #4]
 800d3de:	4b4c      	ldr	r3, [pc, #304]	; (800d510 <_dtoa_r+0x618>)
 800d3e0:	4431      	add	r1, r6
 800d3e2:	910d      	str	r1, [sp, #52]	; 0x34
 800d3e4:	9908      	ldr	r1, [sp, #32]
 800d3e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d3ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d3ee:	2900      	cmp	r1, #0
 800d3f0:	d043      	beq.n	800d47a <_dtoa_r+0x582>
 800d3f2:	494d      	ldr	r1, [pc, #308]	; (800d528 <_dtoa_r+0x630>)
 800d3f4:	2000      	movs	r0, #0
 800d3f6:	f7f3 fa41 	bl	800087c <__aeabi_ddiv>
 800d3fa:	4652      	mov	r2, sl
 800d3fc:	465b      	mov	r3, fp
 800d3fe:	f7f2 ff5b 	bl	80002b8 <__aeabi_dsub>
 800d402:	9d01      	ldr	r5, [sp, #4]
 800d404:	4682      	mov	sl, r0
 800d406:	468b      	mov	fp, r1
 800d408:	4649      	mov	r1, r9
 800d40a:	4640      	mov	r0, r8
 800d40c:	f7f3 fbbc 	bl	8000b88 <__aeabi_d2iz>
 800d410:	4606      	mov	r6, r0
 800d412:	f7f3 f89f 	bl	8000554 <__aeabi_i2d>
 800d416:	4602      	mov	r2, r0
 800d418:	460b      	mov	r3, r1
 800d41a:	4640      	mov	r0, r8
 800d41c:	4649      	mov	r1, r9
 800d41e:	f7f2 ff4b 	bl	80002b8 <__aeabi_dsub>
 800d422:	3630      	adds	r6, #48	; 0x30
 800d424:	f805 6b01 	strb.w	r6, [r5], #1
 800d428:	4652      	mov	r2, sl
 800d42a:	465b      	mov	r3, fp
 800d42c:	4680      	mov	r8, r0
 800d42e:	4689      	mov	r9, r1
 800d430:	f7f3 fb6c 	bl	8000b0c <__aeabi_dcmplt>
 800d434:	2800      	cmp	r0, #0
 800d436:	d163      	bne.n	800d500 <_dtoa_r+0x608>
 800d438:	4642      	mov	r2, r8
 800d43a:	464b      	mov	r3, r9
 800d43c:	4936      	ldr	r1, [pc, #216]	; (800d518 <_dtoa_r+0x620>)
 800d43e:	2000      	movs	r0, #0
 800d440:	f7f2 ff3a 	bl	80002b8 <__aeabi_dsub>
 800d444:	4652      	mov	r2, sl
 800d446:	465b      	mov	r3, fp
 800d448:	f7f3 fb60 	bl	8000b0c <__aeabi_dcmplt>
 800d44c:	2800      	cmp	r0, #0
 800d44e:	f040 80b5 	bne.w	800d5bc <_dtoa_r+0x6c4>
 800d452:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d454:	429d      	cmp	r5, r3
 800d456:	d081      	beq.n	800d35c <_dtoa_r+0x464>
 800d458:	4b30      	ldr	r3, [pc, #192]	; (800d51c <_dtoa_r+0x624>)
 800d45a:	2200      	movs	r2, #0
 800d45c:	4650      	mov	r0, sl
 800d45e:	4659      	mov	r1, fp
 800d460:	f7f3 f8e2 	bl	8000628 <__aeabi_dmul>
 800d464:	4b2d      	ldr	r3, [pc, #180]	; (800d51c <_dtoa_r+0x624>)
 800d466:	4682      	mov	sl, r0
 800d468:	468b      	mov	fp, r1
 800d46a:	4640      	mov	r0, r8
 800d46c:	4649      	mov	r1, r9
 800d46e:	2200      	movs	r2, #0
 800d470:	f7f3 f8da 	bl	8000628 <__aeabi_dmul>
 800d474:	4680      	mov	r8, r0
 800d476:	4689      	mov	r9, r1
 800d478:	e7c6      	b.n	800d408 <_dtoa_r+0x510>
 800d47a:	4650      	mov	r0, sl
 800d47c:	4659      	mov	r1, fp
 800d47e:	f7f3 f8d3 	bl	8000628 <__aeabi_dmul>
 800d482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d484:	9d01      	ldr	r5, [sp, #4]
 800d486:	930f      	str	r3, [sp, #60]	; 0x3c
 800d488:	4682      	mov	sl, r0
 800d48a:	468b      	mov	fp, r1
 800d48c:	4649      	mov	r1, r9
 800d48e:	4640      	mov	r0, r8
 800d490:	f7f3 fb7a 	bl	8000b88 <__aeabi_d2iz>
 800d494:	4606      	mov	r6, r0
 800d496:	f7f3 f85d 	bl	8000554 <__aeabi_i2d>
 800d49a:	3630      	adds	r6, #48	; 0x30
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	4640      	mov	r0, r8
 800d4a2:	4649      	mov	r1, r9
 800d4a4:	f7f2 ff08 	bl	80002b8 <__aeabi_dsub>
 800d4a8:	f805 6b01 	strb.w	r6, [r5], #1
 800d4ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d4ae:	429d      	cmp	r5, r3
 800d4b0:	4680      	mov	r8, r0
 800d4b2:	4689      	mov	r9, r1
 800d4b4:	f04f 0200 	mov.w	r2, #0
 800d4b8:	d124      	bne.n	800d504 <_dtoa_r+0x60c>
 800d4ba:	4b1b      	ldr	r3, [pc, #108]	; (800d528 <_dtoa_r+0x630>)
 800d4bc:	4650      	mov	r0, sl
 800d4be:	4659      	mov	r1, fp
 800d4c0:	f7f2 fefc 	bl	80002bc <__adddf3>
 800d4c4:	4602      	mov	r2, r0
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	4640      	mov	r0, r8
 800d4ca:	4649      	mov	r1, r9
 800d4cc:	f7f3 fb3c 	bl	8000b48 <__aeabi_dcmpgt>
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	d173      	bne.n	800d5bc <_dtoa_r+0x6c4>
 800d4d4:	4652      	mov	r2, sl
 800d4d6:	465b      	mov	r3, fp
 800d4d8:	4913      	ldr	r1, [pc, #76]	; (800d528 <_dtoa_r+0x630>)
 800d4da:	2000      	movs	r0, #0
 800d4dc:	f7f2 feec 	bl	80002b8 <__aeabi_dsub>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	460b      	mov	r3, r1
 800d4e4:	4640      	mov	r0, r8
 800d4e6:	4649      	mov	r1, r9
 800d4e8:	f7f3 fb10 	bl	8000b0c <__aeabi_dcmplt>
 800d4ec:	2800      	cmp	r0, #0
 800d4ee:	f43f af35 	beq.w	800d35c <_dtoa_r+0x464>
 800d4f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d4f4:	1e6b      	subs	r3, r5, #1
 800d4f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d4f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d4fc:	2b30      	cmp	r3, #48	; 0x30
 800d4fe:	d0f8      	beq.n	800d4f2 <_dtoa_r+0x5fa>
 800d500:	9700      	str	r7, [sp, #0]
 800d502:	e049      	b.n	800d598 <_dtoa_r+0x6a0>
 800d504:	4b05      	ldr	r3, [pc, #20]	; (800d51c <_dtoa_r+0x624>)
 800d506:	f7f3 f88f 	bl	8000628 <__aeabi_dmul>
 800d50a:	4680      	mov	r8, r0
 800d50c:	4689      	mov	r9, r1
 800d50e:	e7bd      	b.n	800d48c <_dtoa_r+0x594>
 800d510:	08010eb8 	.word	0x08010eb8
 800d514:	08010e90 	.word	0x08010e90
 800d518:	3ff00000 	.word	0x3ff00000
 800d51c:	40240000 	.word	0x40240000
 800d520:	401c0000 	.word	0x401c0000
 800d524:	40140000 	.word	0x40140000
 800d528:	3fe00000 	.word	0x3fe00000
 800d52c:	9d01      	ldr	r5, [sp, #4]
 800d52e:	4656      	mov	r6, sl
 800d530:	465f      	mov	r7, fp
 800d532:	4642      	mov	r2, r8
 800d534:	464b      	mov	r3, r9
 800d536:	4630      	mov	r0, r6
 800d538:	4639      	mov	r1, r7
 800d53a:	f7f3 f99f 	bl	800087c <__aeabi_ddiv>
 800d53e:	f7f3 fb23 	bl	8000b88 <__aeabi_d2iz>
 800d542:	4682      	mov	sl, r0
 800d544:	f7f3 f806 	bl	8000554 <__aeabi_i2d>
 800d548:	4642      	mov	r2, r8
 800d54a:	464b      	mov	r3, r9
 800d54c:	f7f3 f86c 	bl	8000628 <__aeabi_dmul>
 800d550:	4602      	mov	r2, r0
 800d552:	460b      	mov	r3, r1
 800d554:	4630      	mov	r0, r6
 800d556:	4639      	mov	r1, r7
 800d558:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d55c:	f7f2 feac 	bl	80002b8 <__aeabi_dsub>
 800d560:	f805 6b01 	strb.w	r6, [r5], #1
 800d564:	9e01      	ldr	r6, [sp, #4]
 800d566:	9f03      	ldr	r7, [sp, #12]
 800d568:	1bae      	subs	r6, r5, r6
 800d56a:	42b7      	cmp	r7, r6
 800d56c:	4602      	mov	r2, r0
 800d56e:	460b      	mov	r3, r1
 800d570:	d135      	bne.n	800d5de <_dtoa_r+0x6e6>
 800d572:	f7f2 fea3 	bl	80002bc <__adddf3>
 800d576:	4642      	mov	r2, r8
 800d578:	464b      	mov	r3, r9
 800d57a:	4606      	mov	r6, r0
 800d57c:	460f      	mov	r7, r1
 800d57e:	f7f3 fae3 	bl	8000b48 <__aeabi_dcmpgt>
 800d582:	b9d0      	cbnz	r0, 800d5ba <_dtoa_r+0x6c2>
 800d584:	4642      	mov	r2, r8
 800d586:	464b      	mov	r3, r9
 800d588:	4630      	mov	r0, r6
 800d58a:	4639      	mov	r1, r7
 800d58c:	f7f3 fab4 	bl	8000af8 <__aeabi_dcmpeq>
 800d590:	b110      	cbz	r0, 800d598 <_dtoa_r+0x6a0>
 800d592:	f01a 0f01 	tst.w	sl, #1
 800d596:	d110      	bne.n	800d5ba <_dtoa_r+0x6c2>
 800d598:	4620      	mov	r0, r4
 800d59a:	ee18 1a10 	vmov	r1, s16
 800d59e:	f000 fe87 	bl	800e2b0 <_Bfree>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	9800      	ldr	r0, [sp, #0]
 800d5a6:	702b      	strb	r3, [r5, #0]
 800d5a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d5aa:	3001      	adds	r0, #1
 800d5ac:	6018      	str	r0, [r3, #0]
 800d5ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	f43f acf1 	beq.w	800cf98 <_dtoa_r+0xa0>
 800d5b6:	601d      	str	r5, [r3, #0]
 800d5b8:	e4ee      	b.n	800cf98 <_dtoa_r+0xa0>
 800d5ba:	9f00      	ldr	r7, [sp, #0]
 800d5bc:	462b      	mov	r3, r5
 800d5be:	461d      	mov	r5, r3
 800d5c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d5c4:	2a39      	cmp	r2, #57	; 0x39
 800d5c6:	d106      	bne.n	800d5d6 <_dtoa_r+0x6de>
 800d5c8:	9a01      	ldr	r2, [sp, #4]
 800d5ca:	429a      	cmp	r2, r3
 800d5cc:	d1f7      	bne.n	800d5be <_dtoa_r+0x6c6>
 800d5ce:	9901      	ldr	r1, [sp, #4]
 800d5d0:	2230      	movs	r2, #48	; 0x30
 800d5d2:	3701      	adds	r7, #1
 800d5d4:	700a      	strb	r2, [r1, #0]
 800d5d6:	781a      	ldrb	r2, [r3, #0]
 800d5d8:	3201      	adds	r2, #1
 800d5da:	701a      	strb	r2, [r3, #0]
 800d5dc:	e790      	b.n	800d500 <_dtoa_r+0x608>
 800d5de:	4ba6      	ldr	r3, [pc, #664]	; (800d878 <_dtoa_r+0x980>)
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	f7f3 f821 	bl	8000628 <__aeabi_dmul>
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	4606      	mov	r6, r0
 800d5ec:	460f      	mov	r7, r1
 800d5ee:	f7f3 fa83 	bl	8000af8 <__aeabi_dcmpeq>
 800d5f2:	2800      	cmp	r0, #0
 800d5f4:	d09d      	beq.n	800d532 <_dtoa_r+0x63a>
 800d5f6:	e7cf      	b.n	800d598 <_dtoa_r+0x6a0>
 800d5f8:	9a08      	ldr	r2, [sp, #32]
 800d5fa:	2a00      	cmp	r2, #0
 800d5fc:	f000 80d7 	beq.w	800d7ae <_dtoa_r+0x8b6>
 800d600:	9a06      	ldr	r2, [sp, #24]
 800d602:	2a01      	cmp	r2, #1
 800d604:	f300 80ba 	bgt.w	800d77c <_dtoa_r+0x884>
 800d608:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d60a:	2a00      	cmp	r2, #0
 800d60c:	f000 80b2 	beq.w	800d774 <_dtoa_r+0x87c>
 800d610:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d614:	9e07      	ldr	r6, [sp, #28]
 800d616:	9d04      	ldr	r5, [sp, #16]
 800d618:	9a04      	ldr	r2, [sp, #16]
 800d61a:	441a      	add	r2, r3
 800d61c:	9204      	str	r2, [sp, #16]
 800d61e:	9a05      	ldr	r2, [sp, #20]
 800d620:	2101      	movs	r1, #1
 800d622:	441a      	add	r2, r3
 800d624:	4620      	mov	r0, r4
 800d626:	9205      	str	r2, [sp, #20]
 800d628:	f000 ff44 	bl	800e4b4 <__i2b>
 800d62c:	4607      	mov	r7, r0
 800d62e:	2d00      	cmp	r5, #0
 800d630:	dd0c      	ble.n	800d64c <_dtoa_r+0x754>
 800d632:	9b05      	ldr	r3, [sp, #20]
 800d634:	2b00      	cmp	r3, #0
 800d636:	dd09      	ble.n	800d64c <_dtoa_r+0x754>
 800d638:	42ab      	cmp	r3, r5
 800d63a:	9a04      	ldr	r2, [sp, #16]
 800d63c:	bfa8      	it	ge
 800d63e:	462b      	movge	r3, r5
 800d640:	1ad2      	subs	r2, r2, r3
 800d642:	9204      	str	r2, [sp, #16]
 800d644:	9a05      	ldr	r2, [sp, #20]
 800d646:	1aed      	subs	r5, r5, r3
 800d648:	1ad3      	subs	r3, r2, r3
 800d64a:	9305      	str	r3, [sp, #20]
 800d64c:	9b07      	ldr	r3, [sp, #28]
 800d64e:	b31b      	cbz	r3, 800d698 <_dtoa_r+0x7a0>
 800d650:	9b08      	ldr	r3, [sp, #32]
 800d652:	2b00      	cmp	r3, #0
 800d654:	f000 80af 	beq.w	800d7b6 <_dtoa_r+0x8be>
 800d658:	2e00      	cmp	r6, #0
 800d65a:	dd13      	ble.n	800d684 <_dtoa_r+0x78c>
 800d65c:	4639      	mov	r1, r7
 800d65e:	4632      	mov	r2, r6
 800d660:	4620      	mov	r0, r4
 800d662:	f000 ffe7 	bl	800e634 <__pow5mult>
 800d666:	ee18 2a10 	vmov	r2, s16
 800d66a:	4601      	mov	r1, r0
 800d66c:	4607      	mov	r7, r0
 800d66e:	4620      	mov	r0, r4
 800d670:	f000 ff36 	bl	800e4e0 <__multiply>
 800d674:	ee18 1a10 	vmov	r1, s16
 800d678:	4680      	mov	r8, r0
 800d67a:	4620      	mov	r0, r4
 800d67c:	f000 fe18 	bl	800e2b0 <_Bfree>
 800d680:	ee08 8a10 	vmov	s16, r8
 800d684:	9b07      	ldr	r3, [sp, #28]
 800d686:	1b9a      	subs	r2, r3, r6
 800d688:	d006      	beq.n	800d698 <_dtoa_r+0x7a0>
 800d68a:	ee18 1a10 	vmov	r1, s16
 800d68e:	4620      	mov	r0, r4
 800d690:	f000 ffd0 	bl	800e634 <__pow5mult>
 800d694:	ee08 0a10 	vmov	s16, r0
 800d698:	2101      	movs	r1, #1
 800d69a:	4620      	mov	r0, r4
 800d69c:	f000 ff0a 	bl	800e4b4 <__i2b>
 800d6a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	4606      	mov	r6, r0
 800d6a6:	f340 8088 	ble.w	800d7ba <_dtoa_r+0x8c2>
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	4601      	mov	r1, r0
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	f000 ffc0 	bl	800e634 <__pow5mult>
 800d6b4:	9b06      	ldr	r3, [sp, #24]
 800d6b6:	2b01      	cmp	r3, #1
 800d6b8:	4606      	mov	r6, r0
 800d6ba:	f340 8081 	ble.w	800d7c0 <_dtoa_r+0x8c8>
 800d6be:	f04f 0800 	mov.w	r8, #0
 800d6c2:	6933      	ldr	r3, [r6, #16]
 800d6c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d6c8:	6918      	ldr	r0, [r3, #16]
 800d6ca:	f000 fea3 	bl	800e414 <__hi0bits>
 800d6ce:	f1c0 0020 	rsb	r0, r0, #32
 800d6d2:	9b05      	ldr	r3, [sp, #20]
 800d6d4:	4418      	add	r0, r3
 800d6d6:	f010 001f 	ands.w	r0, r0, #31
 800d6da:	f000 8092 	beq.w	800d802 <_dtoa_r+0x90a>
 800d6de:	f1c0 0320 	rsb	r3, r0, #32
 800d6e2:	2b04      	cmp	r3, #4
 800d6e4:	f340 808a 	ble.w	800d7fc <_dtoa_r+0x904>
 800d6e8:	f1c0 001c 	rsb	r0, r0, #28
 800d6ec:	9b04      	ldr	r3, [sp, #16]
 800d6ee:	4403      	add	r3, r0
 800d6f0:	9304      	str	r3, [sp, #16]
 800d6f2:	9b05      	ldr	r3, [sp, #20]
 800d6f4:	4403      	add	r3, r0
 800d6f6:	4405      	add	r5, r0
 800d6f8:	9305      	str	r3, [sp, #20]
 800d6fa:	9b04      	ldr	r3, [sp, #16]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	dd07      	ble.n	800d710 <_dtoa_r+0x818>
 800d700:	ee18 1a10 	vmov	r1, s16
 800d704:	461a      	mov	r2, r3
 800d706:	4620      	mov	r0, r4
 800d708:	f000 ffee 	bl	800e6e8 <__lshift>
 800d70c:	ee08 0a10 	vmov	s16, r0
 800d710:	9b05      	ldr	r3, [sp, #20]
 800d712:	2b00      	cmp	r3, #0
 800d714:	dd05      	ble.n	800d722 <_dtoa_r+0x82a>
 800d716:	4631      	mov	r1, r6
 800d718:	461a      	mov	r2, r3
 800d71a:	4620      	mov	r0, r4
 800d71c:	f000 ffe4 	bl	800e6e8 <__lshift>
 800d720:	4606      	mov	r6, r0
 800d722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d724:	2b00      	cmp	r3, #0
 800d726:	d06e      	beq.n	800d806 <_dtoa_r+0x90e>
 800d728:	ee18 0a10 	vmov	r0, s16
 800d72c:	4631      	mov	r1, r6
 800d72e:	f001 f84b 	bl	800e7c8 <__mcmp>
 800d732:	2800      	cmp	r0, #0
 800d734:	da67      	bge.n	800d806 <_dtoa_r+0x90e>
 800d736:	9b00      	ldr	r3, [sp, #0]
 800d738:	3b01      	subs	r3, #1
 800d73a:	ee18 1a10 	vmov	r1, s16
 800d73e:	9300      	str	r3, [sp, #0]
 800d740:	220a      	movs	r2, #10
 800d742:	2300      	movs	r3, #0
 800d744:	4620      	mov	r0, r4
 800d746:	f000 fdd5 	bl	800e2f4 <__multadd>
 800d74a:	9b08      	ldr	r3, [sp, #32]
 800d74c:	ee08 0a10 	vmov	s16, r0
 800d750:	2b00      	cmp	r3, #0
 800d752:	f000 81b1 	beq.w	800dab8 <_dtoa_r+0xbc0>
 800d756:	2300      	movs	r3, #0
 800d758:	4639      	mov	r1, r7
 800d75a:	220a      	movs	r2, #10
 800d75c:	4620      	mov	r0, r4
 800d75e:	f000 fdc9 	bl	800e2f4 <__multadd>
 800d762:	9b02      	ldr	r3, [sp, #8]
 800d764:	2b00      	cmp	r3, #0
 800d766:	4607      	mov	r7, r0
 800d768:	f300 808e 	bgt.w	800d888 <_dtoa_r+0x990>
 800d76c:	9b06      	ldr	r3, [sp, #24]
 800d76e:	2b02      	cmp	r3, #2
 800d770:	dc51      	bgt.n	800d816 <_dtoa_r+0x91e>
 800d772:	e089      	b.n	800d888 <_dtoa_r+0x990>
 800d774:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d776:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d77a:	e74b      	b.n	800d614 <_dtoa_r+0x71c>
 800d77c:	9b03      	ldr	r3, [sp, #12]
 800d77e:	1e5e      	subs	r6, r3, #1
 800d780:	9b07      	ldr	r3, [sp, #28]
 800d782:	42b3      	cmp	r3, r6
 800d784:	bfbf      	itttt	lt
 800d786:	9b07      	ldrlt	r3, [sp, #28]
 800d788:	9607      	strlt	r6, [sp, #28]
 800d78a:	1af2      	sublt	r2, r6, r3
 800d78c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d78e:	bfb6      	itet	lt
 800d790:	189b      	addlt	r3, r3, r2
 800d792:	1b9e      	subge	r6, r3, r6
 800d794:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d796:	9b03      	ldr	r3, [sp, #12]
 800d798:	bfb8      	it	lt
 800d79a:	2600      	movlt	r6, #0
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	bfb7      	itett	lt
 800d7a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d7a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d7a8:	1a9d      	sublt	r5, r3, r2
 800d7aa:	2300      	movlt	r3, #0
 800d7ac:	e734      	b.n	800d618 <_dtoa_r+0x720>
 800d7ae:	9e07      	ldr	r6, [sp, #28]
 800d7b0:	9d04      	ldr	r5, [sp, #16]
 800d7b2:	9f08      	ldr	r7, [sp, #32]
 800d7b4:	e73b      	b.n	800d62e <_dtoa_r+0x736>
 800d7b6:	9a07      	ldr	r2, [sp, #28]
 800d7b8:	e767      	b.n	800d68a <_dtoa_r+0x792>
 800d7ba:	9b06      	ldr	r3, [sp, #24]
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	dc18      	bgt.n	800d7f2 <_dtoa_r+0x8fa>
 800d7c0:	f1ba 0f00 	cmp.w	sl, #0
 800d7c4:	d115      	bne.n	800d7f2 <_dtoa_r+0x8fa>
 800d7c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d7ca:	b993      	cbnz	r3, 800d7f2 <_dtoa_r+0x8fa>
 800d7cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d7d0:	0d1b      	lsrs	r3, r3, #20
 800d7d2:	051b      	lsls	r3, r3, #20
 800d7d4:	b183      	cbz	r3, 800d7f8 <_dtoa_r+0x900>
 800d7d6:	9b04      	ldr	r3, [sp, #16]
 800d7d8:	3301      	adds	r3, #1
 800d7da:	9304      	str	r3, [sp, #16]
 800d7dc:	9b05      	ldr	r3, [sp, #20]
 800d7de:	3301      	adds	r3, #1
 800d7e0:	9305      	str	r3, [sp, #20]
 800d7e2:	f04f 0801 	mov.w	r8, #1
 800d7e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	f47f af6a 	bne.w	800d6c2 <_dtoa_r+0x7ca>
 800d7ee:	2001      	movs	r0, #1
 800d7f0:	e76f      	b.n	800d6d2 <_dtoa_r+0x7da>
 800d7f2:	f04f 0800 	mov.w	r8, #0
 800d7f6:	e7f6      	b.n	800d7e6 <_dtoa_r+0x8ee>
 800d7f8:	4698      	mov	r8, r3
 800d7fa:	e7f4      	b.n	800d7e6 <_dtoa_r+0x8ee>
 800d7fc:	f43f af7d 	beq.w	800d6fa <_dtoa_r+0x802>
 800d800:	4618      	mov	r0, r3
 800d802:	301c      	adds	r0, #28
 800d804:	e772      	b.n	800d6ec <_dtoa_r+0x7f4>
 800d806:	9b03      	ldr	r3, [sp, #12]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	dc37      	bgt.n	800d87c <_dtoa_r+0x984>
 800d80c:	9b06      	ldr	r3, [sp, #24]
 800d80e:	2b02      	cmp	r3, #2
 800d810:	dd34      	ble.n	800d87c <_dtoa_r+0x984>
 800d812:	9b03      	ldr	r3, [sp, #12]
 800d814:	9302      	str	r3, [sp, #8]
 800d816:	9b02      	ldr	r3, [sp, #8]
 800d818:	b96b      	cbnz	r3, 800d836 <_dtoa_r+0x93e>
 800d81a:	4631      	mov	r1, r6
 800d81c:	2205      	movs	r2, #5
 800d81e:	4620      	mov	r0, r4
 800d820:	f000 fd68 	bl	800e2f4 <__multadd>
 800d824:	4601      	mov	r1, r0
 800d826:	4606      	mov	r6, r0
 800d828:	ee18 0a10 	vmov	r0, s16
 800d82c:	f000 ffcc 	bl	800e7c8 <__mcmp>
 800d830:	2800      	cmp	r0, #0
 800d832:	f73f adbb 	bgt.w	800d3ac <_dtoa_r+0x4b4>
 800d836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d838:	9d01      	ldr	r5, [sp, #4]
 800d83a:	43db      	mvns	r3, r3
 800d83c:	9300      	str	r3, [sp, #0]
 800d83e:	f04f 0800 	mov.w	r8, #0
 800d842:	4631      	mov	r1, r6
 800d844:	4620      	mov	r0, r4
 800d846:	f000 fd33 	bl	800e2b0 <_Bfree>
 800d84a:	2f00      	cmp	r7, #0
 800d84c:	f43f aea4 	beq.w	800d598 <_dtoa_r+0x6a0>
 800d850:	f1b8 0f00 	cmp.w	r8, #0
 800d854:	d005      	beq.n	800d862 <_dtoa_r+0x96a>
 800d856:	45b8      	cmp	r8, r7
 800d858:	d003      	beq.n	800d862 <_dtoa_r+0x96a>
 800d85a:	4641      	mov	r1, r8
 800d85c:	4620      	mov	r0, r4
 800d85e:	f000 fd27 	bl	800e2b0 <_Bfree>
 800d862:	4639      	mov	r1, r7
 800d864:	4620      	mov	r0, r4
 800d866:	f000 fd23 	bl	800e2b0 <_Bfree>
 800d86a:	e695      	b.n	800d598 <_dtoa_r+0x6a0>
 800d86c:	2600      	movs	r6, #0
 800d86e:	4637      	mov	r7, r6
 800d870:	e7e1      	b.n	800d836 <_dtoa_r+0x93e>
 800d872:	9700      	str	r7, [sp, #0]
 800d874:	4637      	mov	r7, r6
 800d876:	e599      	b.n	800d3ac <_dtoa_r+0x4b4>
 800d878:	40240000 	.word	0x40240000
 800d87c:	9b08      	ldr	r3, [sp, #32]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	f000 80ca 	beq.w	800da18 <_dtoa_r+0xb20>
 800d884:	9b03      	ldr	r3, [sp, #12]
 800d886:	9302      	str	r3, [sp, #8]
 800d888:	2d00      	cmp	r5, #0
 800d88a:	dd05      	ble.n	800d898 <_dtoa_r+0x9a0>
 800d88c:	4639      	mov	r1, r7
 800d88e:	462a      	mov	r2, r5
 800d890:	4620      	mov	r0, r4
 800d892:	f000 ff29 	bl	800e6e8 <__lshift>
 800d896:	4607      	mov	r7, r0
 800d898:	f1b8 0f00 	cmp.w	r8, #0
 800d89c:	d05b      	beq.n	800d956 <_dtoa_r+0xa5e>
 800d89e:	6879      	ldr	r1, [r7, #4]
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f000 fcc5 	bl	800e230 <_Balloc>
 800d8a6:	4605      	mov	r5, r0
 800d8a8:	b928      	cbnz	r0, 800d8b6 <_dtoa_r+0x9be>
 800d8aa:	4b87      	ldr	r3, [pc, #540]	; (800dac8 <_dtoa_r+0xbd0>)
 800d8ac:	4602      	mov	r2, r0
 800d8ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d8b2:	f7ff bb3b 	b.w	800cf2c <_dtoa_r+0x34>
 800d8b6:	693a      	ldr	r2, [r7, #16]
 800d8b8:	3202      	adds	r2, #2
 800d8ba:	0092      	lsls	r2, r2, #2
 800d8bc:	f107 010c 	add.w	r1, r7, #12
 800d8c0:	300c      	adds	r0, #12
 800d8c2:	f000 fca7 	bl	800e214 <memcpy>
 800d8c6:	2201      	movs	r2, #1
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	4620      	mov	r0, r4
 800d8cc:	f000 ff0c 	bl	800e6e8 <__lshift>
 800d8d0:	9b01      	ldr	r3, [sp, #4]
 800d8d2:	f103 0901 	add.w	r9, r3, #1
 800d8d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d8da:	4413      	add	r3, r2
 800d8dc:	9305      	str	r3, [sp, #20]
 800d8de:	f00a 0301 	and.w	r3, sl, #1
 800d8e2:	46b8      	mov	r8, r7
 800d8e4:	9304      	str	r3, [sp, #16]
 800d8e6:	4607      	mov	r7, r0
 800d8e8:	4631      	mov	r1, r6
 800d8ea:	ee18 0a10 	vmov	r0, s16
 800d8ee:	f7ff fa75 	bl	800cddc <quorem>
 800d8f2:	4641      	mov	r1, r8
 800d8f4:	9002      	str	r0, [sp, #8]
 800d8f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d8fa:	ee18 0a10 	vmov	r0, s16
 800d8fe:	f000 ff63 	bl	800e7c8 <__mcmp>
 800d902:	463a      	mov	r2, r7
 800d904:	9003      	str	r0, [sp, #12]
 800d906:	4631      	mov	r1, r6
 800d908:	4620      	mov	r0, r4
 800d90a:	f000 ff79 	bl	800e800 <__mdiff>
 800d90e:	68c2      	ldr	r2, [r0, #12]
 800d910:	f109 3bff 	add.w	fp, r9, #4294967295
 800d914:	4605      	mov	r5, r0
 800d916:	bb02      	cbnz	r2, 800d95a <_dtoa_r+0xa62>
 800d918:	4601      	mov	r1, r0
 800d91a:	ee18 0a10 	vmov	r0, s16
 800d91e:	f000 ff53 	bl	800e7c8 <__mcmp>
 800d922:	4602      	mov	r2, r0
 800d924:	4629      	mov	r1, r5
 800d926:	4620      	mov	r0, r4
 800d928:	9207      	str	r2, [sp, #28]
 800d92a:	f000 fcc1 	bl	800e2b0 <_Bfree>
 800d92e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d932:	ea43 0102 	orr.w	r1, r3, r2
 800d936:	9b04      	ldr	r3, [sp, #16]
 800d938:	430b      	orrs	r3, r1
 800d93a:	464d      	mov	r5, r9
 800d93c:	d10f      	bne.n	800d95e <_dtoa_r+0xa66>
 800d93e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d942:	d02a      	beq.n	800d99a <_dtoa_r+0xaa2>
 800d944:	9b03      	ldr	r3, [sp, #12]
 800d946:	2b00      	cmp	r3, #0
 800d948:	dd02      	ble.n	800d950 <_dtoa_r+0xa58>
 800d94a:	9b02      	ldr	r3, [sp, #8]
 800d94c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d950:	f88b a000 	strb.w	sl, [fp]
 800d954:	e775      	b.n	800d842 <_dtoa_r+0x94a>
 800d956:	4638      	mov	r0, r7
 800d958:	e7ba      	b.n	800d8d0 <_dtoa_r+0x9d8>
 800d95a:	2201      	movs	r2, #1
 800d95c:	e7e2      	b.n	800d924 <_dtoa_r+0xa2c>
 800d95e:	9b03      	ldr	r3, [sp, #12]
 800d960:	2b00      	cmp	r3, #0
 800d962:	db04      	blt.n	800d96e <_dtoa_r+0xa76>
 800d964:	9906      	ldr	r1, [sp, #24]
 800d966:	430b      	orrs	r3, r1
 800d968:	9904      	ldr	r1, [sp, #16]
 800d96a:	430b      	orrs	r3, r1
 800d96c:	d122      	bne.n	800d9b4 <_dtoa_r+0xabc>
 800d96e:	2a00      	cmp	r2, #0
 800d970:	ddee      	ble.n	800d950 <_dtoa_r+0xa58>
 800d972:	ee18 1a10 	vmov	r1, s16
 800d976:	2201      	movs	r2, #1
 800d978:	4620      	mov	r0, r4
 800d97a:	f000 feb5 	bl	800e6e8 <__lshift>
 800d97e:	4631      	mov	r1, r6
 800d980:	ee08 0a10 	vmov	s16, r0
 800d984:	f000 ff20 	bl	800e7c8 <__mcmp>
 800d988:	2800      	cmp	r0, #0
 800d98a:	dc03      	bgt.n	800d994 <_dtoa_r+0xa9c>
 800d98c:	d1e0      	bne.n	800d950 <_dtoa_r+0xa58>
 800d98e:	f01a 0f01 	tst.w	sl, #1
 800d992:	d0dd      	beq.n	800d950 <_dtoa_r+0xa58>
 800d994:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d998:	d1d7      	bne.n	800d94a <_dtoa_r+0xa52>
 800d99a:	2339      	movs	r3, #57	; 0x39
 800d99c:	f88b 3000 	strb.w	r3, [fp]
 800d9a0:	462b      	mov	r3, r5
 800d9a2:	461d      	mov	r5, r3
 800d9a4:	3b01      	subs	r3, #1
 800d9a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d9aa:	2a39      	cmp	r2, #57	; 0x39
 800d9ac:	d071      	beq.n	800da92 <_dtoa_r+0xb9a>
 800d9ae:	3201      	adds	r2, #1
 800d9b0:	701a      	strb	r2, [r3, #0]
 800d9b2:	e746      	b.n	800d842 <_dtoa_r+0x94a>
 800d9b4:	2a00      	cmp	r2, #0
 800d9b6:	dd07      	ble.n	800d9c8 <_dtoa_r+0xad0>
 800d9b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d9bc:	d0ed      	beq.n	800d99a <_dtoa_r+0xaa2>
 800d9be:	f10a 0301 	add.w	r3, sl, #1
 800d9c2:	f88b 3000 	strb.w	r3, [fp]
 800d9c6:	e73c      	b.n	800d842 <_dtoa_r+0x94a>
 800d9c8:	9b05      	ldr	r3, [sp, #20]
 800d9ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d9ce:	4599      	cmp	r9, r3
 800d9d0:	d047      	beq.n	800da62 <_dtoa_r+0xb6a>
 800d9d2:	ee18 1a10 	vmov	r1, s16
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	220a      	movs	r2, #10
 800d9da:	4620      	mov	r0, r4
 800d9dc:	f000 fc8a 	bl	800e2f4 <__multadd>
 800d9e0:	45b8      	cmp	r8, r7
 800d9e2:	ee08 0a10 	vmov	s16, r0
 800d9e6:	f04f 0300 	mov.w	r3, #0
 800d9ea:	f04f 020a 	mov.w	r2, #10
 800d9ee:	4641      	mov	r1, r8
 800d9f0:	4620      	mov	r0, r4
 800d9f2:	d106      	bne.n	800da02 <_dtoa_r+0xb0a>
 800d9f4:	f000 fc7e 	bl	800e2f4 <__multadd>
 800d9f8:	4680      	mov	r8, r0
 800d9fa:	4607      	mov	r7, r0
 800d9fc:	f109 0901 	add.w	r9, r9, #1
 800da00:	e772      	b.n	800d8e8 <_dtoa_r+0x9f0>
 800da02:	f000 fc77 	bl	800e2f4 <__multadd>
 800da06:	4639      	mov	r1, r7
 800da08:	4680      	mov	r8, r0
 800da0a:	2300      	movs	r3, #0
 800da0c:	220a      	movs	r2, #10
 800da0e:	4620      	mov	r0, r4
 800da10:	f000 fc70 	bl	800e2f4 <__multadd>
 800da14:	4607      	mov	r7, r0
 800da16:	e7f1      	b.n	800d9fc <_dtoa_r+0xb04>
 800da18:	9b03      	ldr	r3, [sp, #12]
 800da1a:	9302      	str	r3, [sp, #8]
 800da1c:	9d01      	ldr	r5, [sp, #4]
 800da1e:	ee18 0a10 	vmov	r0, s16
 800da22:	4631      	mov	r1, r6
 800da24:	f7ff f9da 	bl	800cddc <quorem>
 800da28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800da2c:	9b01      	ldr	r3, [sp, #4]
 800da2e:	f805 ab01 	strb.w	sl, [r5], #1
 800da32:	1aea      	subs	r2, r5, r3
 800da34:	9b02      	ldr	r3, [sp, #8]
 800da36:	4293      	cmp	r3, r2
 800da38:	dd09      	ble.n	800da4e <_dtoa_r+0xb56>
 800da3a:	ee18 1a10 	vmov	r1, s16
 800da3e:	2300      	movs	r3, #0
 800da40:	220a      	movs	r2, #10
 800da42:	4620      	mov	r0, r4
 800da44:	f000 fc56 	bl	800e2f4 <__multadd>
 800da48:	ee08 0a10 	vmov	s16, r0
 800da4c:	e7e7      	b.n	800da1e <_dtoa_r+0xb26>
 800da4e:	9b02      	ldr	r3, [sp, #8]
 800da50:	2b00      	cmp	r3, #0
 800da52:	bfc8      	it	gt
 800da54:	461d      	movgt	r5, r3
 800da56:	9b01      	ldr	r3, [sp, #4]
 800da58:	bfd8      	it	le
 800da5a:	2501      	movle	r5, #1
 800da5c:	441d      	add	r5, r3
 800da5e:	f04f 0800 	mov.w	r8, #0
 800da62:	ee18 1a10 	vmov	r1, s16
 800da66:	2201      	movs	r2, #1
 800da68:	4620      	mov	r0, r4
 800da6a:	f000 fe3d 	bl	800e6e8 <__lshift>
 800da6e:	4631      	mov	r1, r6
 800da70:	ee08 0a10 	vmov	s16, r0
 800da74:	f000 fea8 	bl	800e7c8 <__mcmp>
 800da78:	2800      	cmp	r0, #0
 800da7a:	dc91      	bgt.n	800d9a0 <_dtoa_r+0xaa8>
 800da7c:	d102      	bne.n	800da84 <_dtoa_r+0xb8c>
 800da7e:	f01a 0f01 	tst.w	sl, #1
 800da82:	d18d      	bne.n	800d9a0 <_dtoa_r+0xaa8>
 800da84:	462b      	mov	r3, r5
 800da86:	461d      	mov	r5, r3
 800da88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800da8c:	2a30      	cmp	r2, #48	; 0x30
 800da8e:	d0fa      	beq.n	800da86 <_dtoa_r+0xb8e>
 800da90:	e6d7      	b.n	800d842 <_dtoa_r+0x94a>
 800da92:	9a01      	ldr	r2, [sp, #4]
 800da94:	429a      	cmp	r2, r3
 800da96:	d184      	bne.n	800d9a2 <_dtoa_r+0xaaa>
 800da98:	9b00      	ldr	r3, [sp, #0]
 800da9a:	3301      	adds	r3, #1
 800da9c:	9300      	str	r3, [sp, #0]
 800da9e:	2331      	movs	r3, #49	; 0x31
 800daa0:	7013      	strb	r3, [r2, #0]
 800daa2:	e6ce      	b.n	800d842 <_dtoa_r+0x94a>
 800daa4:	4b09      	ldr	r3, [pc, #36]	; (800dacc <_dtoa_r+0xbd4>)
 800daa6:	f7ff ba95 	b.w	800cfd4 <_dtoa_r+0xdc>
 800daaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800daac:	2b00      	cmp	r3, #0
 800daae:	f47f aa6e 	bne.w	800cf8e <_dtoa_r+0x96>
 800dab2:	4b07      	ldr	r3, [pc, #28]	; (800dad0 <_dtoa_r+0xbd8>)
 800dab4:	f7ff ba8e 	b.w	800cfd4 <_dtoa_r+0xdc>
 800dab8:	9b02      	ldr	r3, [sp, #8]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	dcae      	bgt.n	800da1c <_dtoa_r+0xb24>
 800dabe:	9b06      	ldr	r3, [sp, #24]
 800dac0:	2b02      	cmp	r3, #2
 800dac2:	f73f aea8 	bgt.w	800d816 <_dtoa_r+0x91e>
 800dac6:	e7a9      	b.n	800da1c <_dtoa_r+0xb24>
 800dac8:	08010da9 	.word	0x08010da9
 800dacc:	08010b14 	.word	0x08010b14
 800dad0:	08010d41 	.word	0x08010d41

0800dad4 <fiprintf>:
 800dad4:	b40e      	push	{r1, r2, r3}
 800dad6:	b503      	push	{r0, r1, lr}
 800dad8:	4601      	mov	r1, r0
 800dada:	ab03      	add	r3, sp, #12
 800dadc:	4805      	ldr	r0, [pc, #20]	; (800daf4 <fiprintf+0x20>)
 800dade:	f853 2b04 	ldr.w	r2, [r3], #4
 800dae2:	6800      	ldr	r0, [r0, #0]
 800dae4:	9301      	str	r3, [sp, #4]
 800dae6:	f001 fae1 	bl	800f0ac <_vfiprintf_r>
 800daea:	b002      	add	sp, #8
 800daec:	f85d eb04 	ldr.w	lr, [sp], #4
 800daf0:	b003      	add	sp, #12
 800daf2:	4770      	bx	lr
 800daf4:	2000001c 	.word	0x2000001c

0800daf8 <rshift>:
 800daf8:	6903      	ldr	r3, [r0, #16]
 800dafa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dafe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db02:	ea4f 1261 	mov.w	r2, r1, asr #5
 800db06:	f100 0414 	add.w	r4, r0, #20
 800db0a:	dd45      	ble.n	800db98 <rshift+0xa0>
 800db0c:	f011 011f 	ands.w	r1, r1, #31
 800db10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800db14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800db18:	d10c      	bne.n	800db34 <rshift+0x3c>
 800db1a:	f100 0710 	add.w	r7, r0, #16
 800db1e:	4629      	mov	r1, r5
 800db20:	42b1      	cmp	r1, r6
 800db22:	d334      	bcc.n	800db8e <rshift+0x96>
 800db24:	1a9b      	subs	r3, r3, r2
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	1eea      	subs	r2, r5, #3
 800db2a:	4296      	cmp	r6, r2
 800db2c:	bf38      	it	cc
 800db2e:	2300      	movcc	r3, #0
 800db30:	4423      	add	r3, r4
 800db32:	e015      	b.n	800db60 <rshift+0x68>
 800db34:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800db38:	f1c1 0820 	rsb	r8, r1, #32
 800db3c:	40cf      	lsrs	r7, r1
 800db3e:	f105 0e04 	add.w	lr, r5, #4
 800db42:	46a1      	mov	r9, r4
 800db44:	4576      	cmp	r6, lr
 800db46:	46f4      	mov	ip, lr
 800db48:	d815      	bhi.n	800db76 <rshift+0x7e>
 800db4a:	1a9a      	subs	r2, r3, r2
 800db4c:	0092      	lsls	r2, r2, #2
 800db4e:	3a04      	subs	r2, #4
 800db50:	3501      	adds	r5, #1
 800db52:	42ae      	cmp	r6, r5
 800db54:	bf38      	it	cc
 800db56:	2200      	movcc	r2, #0
 800db58:	18a3      	adds	r3, r4, r2
 800db5a:	50a7      	str	r7, [r4, r2]
 800db5c:	b107      	cbz	r7, 800db60 <rshift+0x68>
 800db5e:	3304      	adds	r3, #4
 800db60:	1b1a      	subs	r2, r3, r4
 800db62:	42a3      	cmp	r3, r4
 800db64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800db68:	bf08      	it	eq
 800db6a:	2300      	moveq	r3, #0
 800db6c:	6102      	str	r2, [r0, #16]
 800db6e:	bf08      	it	eq
 800db70:	6143      	streq	r3, [r0, #20]
 800db72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db76:	f8dc c000 	ldr.w	ip, [ip]
 800db7a:	fa0c fc08 	lsl.w	ip, ip, r8
 800db7e:	ea4c 0707 	orr.w	r7, ip, r7
 800db82:	f849 7b04 	str.w	r7, [r9], #4
 800db86:	f85e 7b04 	ldr.w	r7, [lr], #4
 800db8a:	40cf      	lsrs	r7, r1
 800db8c:	e7da      	b.n	800db44 <rshift+0x4c>
 800db8e:	f851 cb04 	ldr.w	ip, [r1], #4
 800db92:	f847 cf04 	str.w	ip, [r7, #4]!
 800db96:	e7c3      	b.n	800db20 <rshift+0x28>
 800db98:	4623      	mov	r3, r4
 800db9a:	e7e1      	b.n	800db60 <rshift+0x68>

0800db9c <__hexdig_fun>:
 800db9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dba0:	2b09      	cmp	r3, #9
 800dba2:	d802      	bhi.n	800dbaa <__hexdig_fun+0xe>
 800dba4:	3820      	subs	r0, #32
 800dba6:	b2c0      	uxtb	r0, r0
 800dba8:	4770      	bx	lr
 800dbaa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dbae:	2b05      	cmp	r3, #5
 800dbb0:	d801      	bhi.n	800dbb6 <__hexdig_fun+0x1a>
 800dbb2:	3847      	subs	r0, #71	; 0x47
 800dbb4:	e7f7      	b.n	800dba6 <__hexdig_fun+0xa>
 800dbb6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dbba:	2b05      	cmp	r3, #5
 800dbbc:	d801      	bhi.n	800dbc2 <__hexdig_fun+0x26>
 800dbbe:	3827      	subs	r0, #39	; 0x27
 800dbc0:	e7f1      	b.n	800dba6 <__hexdig_fun+0xa>
 800dbc2:	2000      	movs	r0, #0
 800dbc4:	4770      	bx	lr
	...

0800dbc8 <__gethex>:
 800dbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbcc:	ed2d 8b02 	vpush	{d8}
 800dbd0:	b089      	sub	sp, #36	; 0x24
 800dbd2:	ee08 0a10 	vmov	s16, r0
 800dbd6:	9304      	str	r3, [sp, #16]
 800dbd8:	4bb4      	ldr	r3, [pc, #720]	; (800deac <__gethex+0x2e4>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	9301      	str	r3, [sp, #4]
 800dbde:	4618      	mov	r0, r3
 800dbe0:	468b      	mov	fp, r1
 800dbe2:	4690      	mov	r8, r2
 800dbe4:	f7f2 fb06 	bl	80001f4 <strlen>
 800dbe8:	9b01      	ldr	r3, [sp, #4]
 800dbea:	f8db 2000 	ldr.w	r2, [fp]
 800dbee:	4403      	add	r3, r0
 800dbf0:	4682      	mov	sl, r0
 800dbf2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800dbf6:	9305      	str	r3, [sp, #20]
 800dbf8:	1c93      	adds	r3, r2, #2
 800dbfa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800dbfe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800dc02:	32fe      	adds	r2, #254	; 0xfe
 800dc04:	18d1      	adds	r1, r2, r3
 800dc06:	461f      	mov	r7, r3
 800dc08:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dc0c:	9100      	str	r1, [sp, #0]
 800dc0e:	2830      	cmp	r0, #48	; 0x30
 800dc10:	d0f8      	beq.n	800dc04 <__gethex+0x3c>
 800dc12:	f7ff ffc3 	bl	800db9c <__hexdig_fun>
 800dc16:	4604      	mov	r4, r0
 800dc18:	2800      	cmp	r0, #0
 800dc1a:	d13a      	bne.n	800dc92 <__gethex+0xca>
 800dc1c:	9901      	ldr	r1, [sp, #4]
 800dc1e:	4652      	mov	r2, sl
 800dc20:	4638      	mov	r0, r7
 800dc22:	f001 fb8d 	bl	800f340 <strncmp>
 800dc26:	4605      	mov	r5, r0
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d168      	bne.n	800dcfe <__gethex+0x136>
 800dc2c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800dc30:	eb07 060a 	add.w	r6, r7, sl
 800dc34:	f7ff ffb2 	bl	800db9c <__hexdig_fun>
 800dc38:	2800      	cmp	r0, #0
 800dc3a:	d062      	beq.n	800dd02 <__gethex+0x13a>
 800dc3c:	4633      	mov	r3, r6
 800dc3e:	7818      	ldrb	r0, [r3, #0]
 800dc40:	2830      	cmp	r0, #48	; 0x30
 800dc42:	461f      	mov	r7, r3
 800dc44:	f103 0301 	add.w	r3, r3, #1
 800dc48:	d0f9      	beq.n	800dc3e <__gethex+0x76>
 800dc4a:	f7ff ffa7 	bl	800db9c <__hexdig_fun>
 800dc4e:	2301      	movs	r3, #1
 800dc50:	fab0 f480 	clz	r4, r0
 800dc54:	0964      	lsrs	r4, r4, #5
 800dc56:	4635      	mov	r5, r6
 800dc58:	9300      	str	r3, [sp, #0]
 800dc5a:	463a      	mov	r2, r7
 800dc5c:	4616      	mov	r6, r2
 800dc5e:	3201      	adds	r2, #1
 800dc60:	7830      	ldrb	r0, [r6, #0]
 800dc62:	f7ff ff9b 	bl	800db9c <__hexdig_fun>
 800dc66:	2800      	cmp	r0, #0
 800dc68:	d1f8      	bne.n	800dc5c <__gethex+0x94>
 800dc6a:	9901      	ldr	r1, [sp, #4]
 800dc6c:	4652      	mov	r2, sl
 800dc6e:	4630      	mov	r0, r6
 800dc70:	f001 fb66 	bl	800f340 <strncmp>
 800dc74:	b980      	cbnz	r0, 800dc98 <__gethex+0xd0>
 800dc76:	b94d      	cbnz	r5, 800dc8c <__gethex+0xc4>
 800dc78:	eb06 050a 	add.w	r5, r6, sl
 800dc7c:	462a      	mov	r2, r5
 800dc7e:	4616      	mov	r6, r2
 800dc80:	3201      	adds	r2, #1
 800dc82:	7830      	ldrb	r0, [r6, #0]
 800dc84:	f7ff ff8a 	bl	800db9c <__hexdig_fun>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	d1f8      	bne.n	800dc7e <__gethex+0xb6>
 800dc8c:	1bad      	subs	r5, r5, r6
 800dc8e:	00ad      	lsls	r5, r5, #2
 800dc90:	e004      	b.n	800dc9c <__gethex+0xd4>
 800dc92:	2400      	movs	r4, #0
 800dc94:	4625      	mov	r5, r4
 800dc96:	e7e0      	b.n	800dc5a <__gethex+0x92>
 800dc98:	2d00      	cmp	r5, #0
 800dc9a:	d1f7      	bne.n	800dc8c <__gethex+0xc4>
 800dc9c:	7833      	ldrb	r3, [r6, #0]
 800dc9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dca2:	2b50      	cmp	r3, #80	; 0x50
 800dca4:	d13b      	bne.n	800dd1e <__gethex+0x156>
 800dca6:	7873      	ldrb	r3, [r6, #1]
 800dca8:	2b2b      	cmp	r3, #43	; 0x2b
 800dcaa:	d02c      	beq.n	800dd06 <__gethex+0x13e>
 800dcac:	2b2d      	cmp	r3, #45	; 0x2d
 800dcae:	d02e      	beq.n	800dd0e <__gethex+0x146>
 800dcb0:	1c71      	adds	r1, r6, #1
 800dcb2:	f04f 0900 	mov.w	r9, #0
 800dcb6:	7808      	ldrb	r0, [r1, #0]
 800dcb8:	f7ff ff70 	bl	800db9c <__hexdig_fun>
 800dcbc:	1e43      	subs	r3, r0, #1
 800dcbe:	b2db      	uxtb	r3, r3
 800dcc0:	2b18      	cmp	r3, #24
 800dcc2:	d82c      	bhi.n	800dd1e <__gethex+0x156>
 800dcc4:	f1a0 0210 	sub.w	r2, r0, #16
 800dcc8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dccc:	f7ff ff66 	bl	800db9c <__hexdig_fun>
 800dcd0:	1e43      	subs	r3, r0, #1
 800dcd2:	b2db      	uxtb	r3, r3
 800dcd4:	2b18      	cmp	r3, #24
 800dcd6:	d91d      	bls.n	800dd14 <__gethex+0x14c>
 800dcd8:	f1b9 0f00 	cmp.w	r9, #0
 800dcdc:	d000      	beq.n	800dce0 <__gethex+0x118>
 800dcde:	4252      	negs	r2, r2
 800dce0:	4415      	add	r5, r2
 800dce2:	f8cb 1000 	str.w	r1, [fp]
 800dce6:	b1e4      	cbz	r4, 800dd22 <__gethex+0x15a>
 800dce8:	9b00      	ldr	r3, [sp, #0]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	bf14      	ite	ne
 800dcee:	2700      	movne	r7, #0
 800dcf0:	2706      	moveq	r7, #6
 800dcf2:	4638      	mov	r0, r7
 800dcf4:	b009      	add	sp, #36	; 0x24
 800dcf6:	ecbd 8b02 	vpop	{d8}
 800dcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcfe:	463e      	mov	r6, r7
 800dd00:	4625      	mov	r5, r4
 800dd02:	2401      	movs	r4, #1
 800dd04:	e7ca      	b.n	800dc9c <__gethex+0xd4>
 800dd06:	f04f 0900 	mov.w	r9, #0
 800dd0a:	1cb1      	adds	r1, r6, #2
 800dd0c:	e7d3      	b.n	800dcb6 <__gethex+0xee>
 800dd0e:	f04f 0901 	mov.w	r9, #1
 800dd12:	e7fa      	b.n	800dd0a <__gethex+0x142>
 800dd14:	230a      	movs	r3, #10
 800dd16:	fb03 0202 	mla	r2, r3, r2, r0
 800dd1a:	3a10      	subs	r2, #16
 800dd1c:	e7d4      	b.n	800dcc8 <__gethex+0x100>
 800dd1e:	4631      	mov	r1, r6
 800dd20:	e7df      	b.n	800dce2 <__gethex+0x11a>
 800dd22:	1bf3      	subs	r3, r6, r7
 800dd24:	3b01      	subs	r3, #1
 800dd26:	4621      	mov	r1, r4
 800dd28:	2b07      	cmp	r3, #7
 800dd2a:	dc0b      	bgt.n	800dd44 <__gethex+0x17c>
 800dd2c:	ee18 0a10 	vmov	r0, s16
 800dd30:	f000 fa7e 	bl	800e230 <_Balloc>
 800dd34:	4604      	mov	r4, r0
 800dd36:	b940      	cbnz	r0, 800dd4a <__gethex+0x182>
 800dd38:	4b5d      	ldr	r3, [pc, #372]	; (800deb0 <__gethex+0x2e8>)
 800dd3a:	4602      	mov	r2, r0
 800dd3c:	21de      	movs	r1, #222	; 0xde
 800dd3e:	485d      	ldr	r0, [pc, #372]	; (800deb4 <__gethex+0x2ec>)
 800dd40:	f7ff f82e 	bl	800cda0 <__assert_func>
 800dd44:	3101      	adds	r1, #1
 800dd46:	105b      	asrs	r3, r3, #1
 800dd48:	e7ee      	b.n	800dd28 <__gethex+0x160>
 800dd4a:	f100 0914 	add.w	r9, r0, #20
 800dd4e:	f04f 0b00 	mov.w	fp, #0
 800dd52:	f1ca 0301 	rsb	r3, sl, #1
 800dd56:	f8cd 9008 	str.w	r9, [sp, #8]
 800dd5a:	f8cd b000 	str.w	fp, [sp]
 800dd5e:	9306      	str	r3, [sp, #24]
 800dd60:	42b7      	cmp	r7, r6
 800dd62:	d340      	bcc.n	800dde6 <__gethex+0x21e>
 800dd64:	9802      	ldr	r0, [sp, #8]
 800dd66:	9b00      	ldr	r3, [sp, #0]
 800dd68:	f840 3b04 	str.w	r3, [r0], #4
 800dd6c:	eba0 0009 	sub.w	r0, r0, r9
 800dd70:	1080      	asrs	r0, r0, #2
 800dd72:	0146      	lsls	r6, r0, #5
 800dd74:	6120      	str	r0, [r4, #16]
 800dd76:	4618      	mov	r0, r3
 800dd78:	f000 fb4c 	bl	800e414 <__hi0bits>
 800dd7c:	1a30      	subs	r0, r6, r0
 800dd7e:	f8d8 6000 	ldr.w	r6, [r8]
 800dd82:	42b0      	cmp	r0, r6
 800dd84:	dd63      	ble.n	800de4e <__gethex+0x286>
 800dd86:	1b87      	subs	r7, r0, r6
 800dd88:	4639      	mov	r1, r7
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	f000 fef0 	bl	800eb70 <__any_on>
 800dd90:	4682      	mov	sl, r0
 800dd92:	b1a8      	cbz	r0, 800ddc0 <__gethex+0x1f8>
 800dd94:	1e7b      	subs	r3, r7, #1
 800dd96:	1159      	asrs	r1, r3, #5
 800dd98:	f003 021f 	and.w	r2, r3, #31
 800dd9c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dda0:	f04f 0a01 	mov.w	sl, #1
 800dda4:	fa0a f202 	lsl.w	r2, sl, r2
 800dda8:	420a      	tst	r2, r1
 800ddaa:	d009      	beq.n	800ddc0 <__gethex+0x1f8>
 800ddac:	4553      	cmp	r3, sl
 800ddae:	dd05      	ble.n	800ddbc <__gethex+0x1f4>
 800ddb0:	1eb9      	subs	r1, r7, #2
 800ddb2:	4620      	mov	r0, r4
 800ddb4:	f000 fedc 	bl	800eb70 <__any_on>
 800ddb8:	2800      	cmp	r0, #0
 800ddba:	d145      	bne.n	800de48 <__gethex+0x280>
 800ddbc:	f04f 0a02 	mov.w	sl, #2
 800ddc0:	4639      	mov	r1, r7
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	f7ff fe98 	bl	800daf8 <rshift>
 800ddc8:	443d      	add	r5, r7
 800ddca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ddce:	42ab      	cmp	r3, r5
 800ddd0:	da4c      	bge.n	800de6c <__gethex+0x2a4>
 800ddd2:	ee18 0a10 	vmov	r0, s16
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	f000 fa6a 	bl	800e2b0 <_Bfree>
 800dddc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ddde:	2300      	movs	r3, #0
 800dde0:	6013      	str	r3, [r2, #0]
 800dde2:	27a3      	movs	r7, #163	; 0xa3
 800dde4:	e785      	b.n	800dcf2 <__gethex+0x12a>
 800dde6:	1e73      	subs	r3, r6, #1
 800dde8:	9a05      	ldr	r2, [sp, #20]
 800ddea:	9303      	str	r3, [sp, #12]
 800ddec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ddf0:	4293      	cmp	r3, r2
 800ddf2:	d019      	beq.n	800de28 <__gethex+0x260>
 800ddf4:	f1bb 0f20 	cmp.w	fp, #32
 800ddf8:	d107      	bne.n	800de0a <__gethex+0x242>
 800ddfa:	9b02      	ldr	r3, [sp, #8]
 800ddfc:	9a00      	ldr	r2, [sp, #0]
 800ddfe:	f843 2b04 	str.w	r2, [r3], #4
 800de02:	9302      	str	r3, [sp, #8]
 800de04:	2300      	movs	r3, #0
 800de06:	9300      	str	r3, [sp, #0]
 800de08:	469b      	mov	fp, r3
 800de0a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800de0e:	f7ff fec5 	bl	800db9c <__hexdig_fun>
 800de12:	9b00      	ldr	r3, [sp, #0]
 800de14:	f000 000f 	and.w	r0, r0, #15
 800de18:	fa00 f00b 	lsl.w	r0, r0, fp
 800de1c:	4303      	orrs	r3, r0
 800de1e:	9300      	str	r3, [sp, #0]
 800de20:	f10b 0b04 	add.w	fp, fp, #4
 800de24:	9b03      	ldr	r3, [sp, #12]
 800de26:	e00d      	b.n	800de44 <__gethex+0x27c>
 800de28:	9b03      	ldr	r3, [sp, #12]
 800de2a:	9a06      	ldr	r2, [sp, #24]
 800de2c:	4413      	add	r3, r2
 800de2e:	42bb      	cmp	r3, r7
 800de30:	d3e0      	bcc.n	800ddf4 <__gethex+0x22c>
 800de32:	4618      	mov	r0, r3
 800de34:	9901      	ldr	r1, [sp, #4]
 800de36:	9307      	str	r3, [sp, #28]
 800de38:	4652      	mov	r2, sl
 800de3a:	f001 fa81 	bl	800f340 <strncmp>
 800de3e:	9b07      	ldr	r3, [sp, #28]
 800de40:	2800      	cmp	r0, #0
 800de42:	d1d7      	bne.n	800ddf4 <__gethex+0x22c>
 800de44:	461e      	mov	r6, r3
 800de46:	e78b      	b.n	800dd60 <__gethex+0x198>
 800de48:	f04f 0a03 	mov.w	sl, #3
 800de4c:	e7b8      	b.n	800ddc0 <__gethex+0x1f8>
 800de4e:	da0a      	bge.n	800de66 <__gethex+0x29e>
 800de50:	1a37      	subs	r7, r6, r0
 800de52:	4621      	mov	r1, r4
 800de54:	ee18 0a10 	vmov	r0, s16
 800de58:	463a      	mov	r2, r7
 800de5a:	f000 fc45 	bl	800e6e8 <__lshift>
 800de5e:	1bed      	subs	r5, r5, r7
 800de60:	4604      	mov	r4, r0
 800de62:	f100 0914 	add.w	r9, r0, #20
 800de66:	f04f 0a00 	mov.w	sl, #0
 800de6a:	e7ae      	b.n	800ddca <__gethex+0x202>
 800de6c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800de70:	42a8      	cmp	r0, r5
 800de72:	dd72      	ble.n	800df5a <__gethex+0x392>
 800de74:	1b45      	subs	r5, r0, r5
 800de76:	42ae      	cmp	r6, r5
 800de78:	dc36      	bgt.n	800dee8 <__gethex+0x320>
 800de7a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de7e:	2b02      	cmp	r3, #2
 800de80:	d02a      	beq.n	800ded8 <__gethex+0x310>
 800de82:	2b03      	cmp	r3, #3
 800de84:	d02c      	beq.n	800dee0 <__gethex+0x318>
 800de86:	2b01      	cmp	r3, #1
 800de88:	d11c      	bne.n	800dec4 <__gethex+0x2fc>
 800de8a:	42ae      	cmp	r6, r5
 800de8c:	d11a      	bne.n	800dec4 <__gethex+0x2fc>
 800de8e:	2e01      	cmp	r6, #1
 800de90:	d112      	bne.n	800deb8 <__gethex+0x2f0>
 800de92:	9a04      	ldr	r2, [sp, #16]
 800de94:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800de98:	6013      	str	r3, [r2, #0]
 800de9a:	2301      	movs	r3, #1
 800de9c:	6123      	str	r3, [r4, #16]
 800de9e:	f8c9 3000 	str.w	r3, [r9]
 800dea2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dea4:	2762      	movs	r7, #98	; 0x62
 800dea6:	601c      	str	r4, [r3, #0]
 800dea8:	e723      	b.n	800dcf2 <__gethex+0x12a>
 800deaa:	bf00      	nop
 800deac:	08010e20 	.word	0x08010e20
 800deb0:	08010da9 	.word	0x08010da9
 800deb4:	08010dba 	.word	0x08010dba
 800deb8:	1e71      	subs	r1, r6, #1
 800deba:	4620      	mov	r0, r4
 800debc:	f000 fe58 	bl	800eb70 <__any_on>
 800dec0:	2800      	cmp	r0, #0
 800dec2:	d1e6      	bne.n	800de92 <__gethex+0x2ca>
 800dec4:	ee18 0a10 	vmov	r0, s16
 800dec8:	4621      	mov	r1, r4
 800deca:	f000 f9f1 	bl	800e2b0 <_Bfree>
 800dece:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ded0:	2300      	movs	r3, #0
 800ded2:	6013      	str	r3, [r2, #0]
 800ded4:	2750      	movs	r7, #80	; 0x50
 800ded6:	e70c      	b.n	800dcf2 <__gethex+0x12a>
 800ded8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d1f2      	bne.n	800dec4 <__gethex+0x2fc>
 800dede:	e7d8      	b.n	800de92 <__gethex+0x2ca>
 800dee0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d1d5      	bne.n	800de92 <__gethex+0x2ca>
 800dee6:	e7ed      	b.n	800dec4 <__gethex+0x2fc>
 800dee8:	1e6f      	subs	r7, r5, #1
 800deea:	f1ba 0f00 	cmp.w	sl, #0
 800deee:	d131      	bne.n	800df54 <__gethex+0x38c>
 800def0:	b127      	cbz	r7, 800defc <__gethex+0x334>
 800def2:	4639      	mov	r1, r7
 800def4:	4620      	mov	r0, r4
 800def6:	f000 fe3b 	bl	800eb70 <__any_on>
 800defa:	4682      	mov	sl, r0
 800defc:	117b      	asrs	r3, r7, #5
 800defe:	2101      	movs	r1, #1
 800df00:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800df04:	f007 071f 	and.w	r7, r7, #31
 800df08:	fa01 f707 	lsl.w	r7, r1, r7
 800df0c:	421f      	tst	r7, r3
 800df0e:	4629      	mov	r1, r5
 800df10:	4620      	mov	r0, r4
 800df12:	bf18      	it	ne
 800df14:	f04a 0a02 	orrne.w	sl, sl, #2
 800df18:	1b76      	subs	r6, r6, r5
 800df1a:	f7ff fded 	bl	800daf8 <rshift>
 800df1e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df22:	2702      	movs	r7, #2
 800df24:	f1ba 0f00 	cmp.w	sl, #0
 800df28:	d048      	beq.n	800dfbc <__gethex+0x3f4>
 800df2a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df2e:	2b02      	cmp	r3, #2
 800df30:	d015      	beq.n	800df5e <__gethex+0x396>
 800df32:	2b03      	cmp	r3, #3
 800df34:	d017      	beq.n	800df66 <__gethex+0x39e>
 800df36:	2b01      	cmp	r3, #1
 800df38:	d109      	bne.n	800df4e <__gethex+0x386>
 800df3a:	f01a 0f02 	tst.w	sl, #2
 800df3e:	d006      	beq.n	800df4e <__gethex+0x386>
 800df40:	f8d9 0000 	ldr.w	r0, [r9]
 800df44:	ea4a 0a00 	orr.w	sl, sl, r0
 800df48:	f01a 0f01 	tst.w	sl, #1
 800df4c:	d10e      	bne.n	800df6c <__gethex+0x3a4>
 800df4e:	f047 0710 	orr.w	r7, r7, #16
 800df52:	e033      	b.n	800dfbc <__gethex+0x3f4>
 800df54:	f04f 0a01 	mov.w	sl, #1
 800df58:	e7d0      	b.n	800defc <__gethex+0x334>
 800df5a:	2701      	movs	r7, #1
 800df5c:	e7e2      	b.n	800df24 <__gethex+0x35c>
 800df5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df60:	f1c3 0301 	rsb	r3, r3, #1
 800df64:	9315      	str	r3, [sp, #84]	; 0x54
 800df66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d0f0      	beq.n	800df4e <__gethex+0x386>
 800df6c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800df70:	f104 0314 	add.w	r3, r4, #20
 800df74:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800df78:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800df7c:	f04f 0c00 	mov.w	ip, #0
 800df80:	4618      	mov	r0, r3
 800df82:	f853 2b04 	ldr.w	r2, [r3], #4
 800df86:	f1b2 3fff 	cmp.w	r2, #4294967295
 800df8a:	d01c      	beq.n	800dfc6 <__gethex+0x3fe>
 800df8c:	3201      	adds	r2, #1
 800df8e:	6002      	str	r2, [r0, #0]
 800df90:	2f02      	cmp	r7, #2
 800df92:	f104 0314 	add.w	r3, r4, #20
 800df96:	d13f      	bne.n	800e018 <__gethex+0x450>
 800df98:	f8d8 2000 	ldr.w	r2, [r8]
 800df9c:	3a01      	subs	r2, #1
 800df9e:	42b2      	cmp	r2, r6
 800dfa0:	d10a      	bne.n	800dfb8 <__gethex+0x3f0>
 800dfa2:	1171      	asrs	r1, r6, #5
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dfaa:	f006 061f 	and.w	r6, r6, #31
 800dfae:	fa02 f606 	lsl.w	r6, r2, r6
 800dfb2:	421e      	tst	r6, r3
 800dfb4:	bf18      	it	ne
 800dfb6:	4617      	movne	r7, r2
 800dfb8:	f047 0720 	orr.w	r7, r7, #32
 800dfbc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dfbe:	601c      	str	r4, [r3, #0]
 800dfc0:	9b04      	ldr	r3, [sp, #16]
 800dfc2:	601d      	str	r5, [r3, #0]
 800dfc4:	e695      	b.n	800dcf2 <__gethex+0x12a>
 800dfc6:	4299      	cmp	r1, r3
 800dfc8:	f843 cc04 	str.w	ip, [r3, #-4]
 800dfcc:	d8d8      	bhi.n	800df80 <__gethex+0x3b8>
 800dfce:	68a3      	ldr	r3, [r4, #8]
 800dfd0:	459b      	cmp	fp, r3
 800dfd2:	db19      	blt.n	800e008 <__gethex+0x440>
 800dfd4:	6861      	ldr	r1, [r4, #4]
 800dfd6:	ee18 0a10 	vmov	r0, s16
 800dfda:	3101      	adds	r1, #1
 800dfdc:	f000 f928 	bl	800e230 <_Balloc>
 800dfe0:	4681      	mov	r9, r0
 800dfe2:	b918      	cbnz	r0, 800dfec <__gethex+0x424>
 800dfe4:	4b1a      	ldr	r3, [pc, #104]	; (800e050 <__gethex+0x488>)
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	2184      	movs	r1, #132	; 0x84
 800dfea:	e6a8      	b.n	800dd3e <__gethex+0x176>
 800dfec:	6922      	ldr	r2, [r4, #16]
 800dfee:	3202      	adds	r2, #2
 800dff0:	f104 010c 	add.w	r1, r4, #12
 800dff4:	0092      	lsls	r2, r2, #2
 800dff6:	300c      	adds	r0, #12
 800dff8:	f000 f90c 	bl	800e214 <memcpy>
 800dffc:	4621      	mov	r1, r4
 800dffe:	ee18 0a10 	vmov	r0, s16
 800e002:	f000 f955 	bl	800e2b0 <_Bfree>
 800e006:	464c      	mov	r4, r9
 800e008:	6923      	ldr	r3, [r4, #16]
 800e00a:	1c5a      	adds	r2, r3, #1
 800e00c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e010:	6122      	str	r2, [r4, #16]
 800e012:	2201      	movs	r2, #1
 800e014:	615a      	str	r2, [r3, #20]
 800e016:	e7bb      	b.n	800df90 <__gethex+0x3c8>
 800e018:	6922      	ldr	r2, [r4, #16]
 800e01a:	455a      	cmp	r2, fp
 800e01c:	dd0b      	ble.n	800e036 <__gethex+0x46e>
 800e01e:	2101      	movs	r1, #1
 800e020:	4620      	mov	r0, r4
 800e022:	f7ff fd69 	bl	800daf8 <rshift>
 800e026:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e02a:	3501      	adds	r5, #1
 800e02c:	42ab      	cmp	r3, r5
 800e02e:	f6ff aed0 	blt.w	800ddd2 <__gethex+0x20a>
 800e032:	2701      	movs	r7, #1
 800e034:	e7c0      	b.n	800dfb8 <__gethex+0x3f0>
 800e036:	f016 061f 	ands.w	r6, r6, #31
 800e03a:	d0fa      	beq.n	800e032 <__gethex+0x46a>
 800e03c:	4453      	add	r3, sl
 800e03e:	f1c6 0620 	rsb	r6, r6, #32
 800e042:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e046:	f000 f9e5 	bl	800e414 <__hi0bits>
 800e04a:	42b0      	cmp	r0, r6
 800e04c:	dbe7      	blt.n	800e01e <__gethex+0x456>
 800e04e:	e7f0      	b.n	800e032 <__gethex+0x46a>
 800e050:	08010da9 	.word	0x08010da9

0800e054 <L_shift>:
 800e054:	f1c2 0208 	rsb	r2, r2, #8
 800e058:	0092      	lsls	r2, r2, #2
 800e05a:	b570      	push	{r4, r5, r6, lr}
 800e05c:	f1c2 0620 	rsb	r6, r2, #32
 800e060:	6843      	ldr	r3, [r0, #4]
 800e062:	6804      	ldr	r4, [r0, #0]
 800e064:	fa03 f506 	lsl.w	r5, r3, r6
 800e068:	432c      	orrs	r4, r5
 800e06a:	40d3      	lsrs	r3, r2
 800e06c:	6004      	str	r4, [r0, #0]
 800e06e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e072:	4288      	cmp	r0, r1
 800e074:	d3f4      	bcc.n	800e060 <L_shift+0xc>
 800e076:	bd70      	pop	{r4, r5, r6, pc}

0800e078 <__match>:
 800e078:	b530      	push	{r4, r5, lr}
 800e07a:	6803      	ldr	r3, [r0, #0]
 800e07c:	3301      	adds	r3, #1
 800e07e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e082:	b914      	cbnz	r4, 800e08a <__match+0x12>
 800e084:	6003      	str	r3, [r0, #0]
 800e086:	2001      	movs	r0, #1
 800e088:	bd30      	pop	{r4, r5, pc}
 800e08a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e08e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e092:	2d19      	cmp	r5, #25
 800e094:	bf98      	it	ls
 800e096:	3220      	addls	r2, #32
 800e098:	42a2      	cmp	r2, r4
 800e09a:	d0f0      	beq.n	800e07e <__match+0x6>
 800e09c:	2000      	movs	r0, #0
 800e09e:	e7f3      	b.n	800e088 <__match+0x10>

0800e0a0 <__hexnan>:
 800e0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0a4:	680b      	ldr	r3, [r1, #0]
 800e0a6:	115e      	asrs	r6, r3, #5
 800e0a8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e0ac:	f013 031f 	ands.w	r3, r3, #31
 800e0b0:	b087      	sub	sp, #28
 800e0b2:	bf18      	it	ne
 800e0b4:	3604      	addne	r6, #4
 800e0b6:	2500      	movs	r5, #0
 800e0b8:	1f37      	subs	r7, r6, #4
 800e0ba:	4690      	mov	r8, r2
 800e0bc:	6802      	ldr	r2, [r0, #0]
 800e0be:	9301      	str	r3, [sp, #4]
 800e0c0:	4682      	mov	sl, r0
 800e0c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e0c6:	46b9      	mov	r9, r7
 800e0c8:	463c      	mov	r4, r7
 800e0ca:	9502      	str	r5, [sp, #8]
 800e0cc:	46ab      	mov	fp, r5
 800e0ce:	7851      	ldrb	r1, [r2, #1]
 800e0d0:	1c53      	adds	r3, r2, #1
 800e0d2:	9303      	str	r3, [sp, #12]
 800e0d4:	b341      	cbz	r1, 800e128 <__hexnan+0x88>
 800e0d6:	4608      	mov	r0, r1
 800e0d8:	9205      	str	r2, [sp, #20]
 800e0da:	9104      	str	r1, [sp, #16]
 800e0dc:	f7ff fd5e 	bl	800db9c <__hexdig_fun>
 800e0e0:	2800      	cmp	r0, #0
 800e0e2:	d14f      	bne.n	800e184 <__hexnan+0xe4>
 800e0e4:	9904      	ldr	r1, [sp, #16]
 800e0e6:	9a05      	ldr	r2, [sp, #20]
 800e0e8:	2920      	cmp	r1, #32
 800e0ea:	d818      	bhi.n	800e11e <__hexnan+0x7e>
 800e0ec:	9b02      	ldr	r3, [sp, #8]
 800e0ee:	459b      	cmp	fp, r3
 800e0f0:	dd13      	ble.n	800e11a <__hexnan+0x7a>
 800e0f2:	454c      	cmp	r4, r9
 800e0f4:	d206      	bcs.n	800e104 <__hexnan+0x64>
 800e0f6:	2d07      	cmp	r5, #7
 800e0f8:	dc04      	bgt.n	800e104 <__hexnan+0x64>
 800e0fa:	462a      	mov	r2, r5
 800e0fc:	4649      	mov	r1, r9
 800e0fe:	4620      	mov	r0, r4
 800e100:	f7ff ffa8 	bl	800e054 <L_shift>
 800e104:	4544      	cmp	r4, r8
 800e106:	d950      	bls.n	800e1aa <__hexnan+0x10a>
 800e108:	2300      	movs	r3, #0
 800e10a:	f1a4 0904 	sub.w	r9, r4, #4
 800e10e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e112:	f8cd b008 	str.w	fp, [sp, #8]
 800e116:	464c      	mov	r4, r9
 800e118:	461d      	mov	r5, r3
 800e11a:	9a03      	ldr	r2, [sp, #12]
 800e11c:	e7d7      	b.n	800e0ce <__hexnan+0x2e>
 800e11e:	2929      	cmp	r1, #41	; 0x29
 800e120:	d156      	bne.n	800e1d0 <__hexnan+0x130>
 800e122:	3202      	adds	r2, #2
 800e124:	f8ca 2000 	str.w	r2, [sl]
 800e128:	f1bb 0f00 	cmp.w	fp, #0
 800e12c:	d050      	beq.n	800e1d0 <__hexnan+0x130>
 800e12e:	454c      	cmp	r4, r9
 800e130:	d206      	bcs.n	800e140 <__hexnan+0xa0>
 800e132:	2d07      	cmp	r5, #7
 800e134:	dc04      	bgt.n	800e140 <__hexnan+0xa0>
 800e136:	462a      	mov	r2, r5
 800e138:	4649      	mov	r1, r9
 800e13a:	4620      	mov	r0, r4
 800e13c:	f7ff ff8a 	bl	800e054 <L_shift>
 800e140:	4544      	cmp	r4, r8
 800e142:	d934      	bls.n	800e1ae <__hexnan+0x10e>
 800e144:	f1a8 0204 	sub.w	r2, r8, #4
 800e148:	4623      	mov	r3, r4
 800e14a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e14e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e152:	429f      	cmp	r7, r3
 800e154:	d2f9      	bcs.n	800e14a <__hexnan+0xaa>
 800e156:	1b3b      	subs	r3, r7, r4
 800e158:	f023 0303 	bic.w	r3, r3, #3
 800e15c:	3304      	adds	r3, #4
 800e15e:	3401      	adds	r4, #1
 800e160:	3e03      	subs	r6, #3
 800e162:	42b4      	cmp	r4, r6
 800e164:	bf88      	it	hi
 800e166:	2304      	movhi	r3, #4
 800e168:	4443      	add	r3, r8
 800e16a:	2200      	movs	r2, #0
 800e16c:	f843 2b04 	str.w	r2, [r3], #4
 800e170:	429f      	cmp	r7, r3
 800e172:	d2fb      	bcs.n	800e16c <__hexnan+0xcc>
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	b91b      	cbnz	r3, 800e180 <__hexnan+0xe0>
 800e178:	4547      	cmp	r7, r8
 800e17a:	d127      	bne.n	800e1cc <__hexnan+0x12c>
 800e17c:	2301      	movs	r3, #1
 800e17e:	603b      	str	r3, [r7, #0]
 800e180:	2005      	movs	r0, #5
 800e182:	e026      	b.n	800e1d2 <__hexnan+0x132>
 800e184:	3501      	adds	r5, #1
 800e186:	2d08      	cmp	r5, #8
 800e188:	f10b 0b01 	add.w	fp, fp, #1
 800e18c:	dd06      	ble.n	800e19c <__hexnan+0xfc>
 800e18e:	4544      	cmp	r4, r8
 800e190:	d9c3      	bls.n	800e11a <__hexnan+0x7a>
 800e192:	2300      	movs	r3, #0
 800e194:	f844 3c04 	str.w	r3, [r4, #-4]
 800e198:	2501      	movs	r5, #1
 800e19a:	3c04      	subs	r4, #4
 800e19c:	6822      	ldr	r2, [r4, #0]
 800e19e:	f000 000f 	and.w	r0, r0, #15
 800e1a2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e1a6:	6022      	str	r2, [r4, #0]
 800e1a8:	e7b7      	b.n	800e11a <__hexnan+0x7a>
 800e1aa:	2508      	movs	r5, #8
 800e1ac:	e7b5      	b.n	800e11a <__hexnan+0x7a>
 800e1ae:	9b01      	ldr	r3, [sp, #4]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d0df      	beq.n	800e174 <__hexnan+0xd4>
 800e1b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e1b8:	f1c3 0320 	rsb	r3, r3, #32
 800e1bc:	fa22 f303 	lsr.w	r3, r2, r3
 800e1c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e1c4:	401a      	ands	r2, r3
 800e1c6:	f846 2c04 	str.w	r2, [r6, #-4]
 800e1ca:	e7d3      	b.n	800e174 <__hexnan+0xd4>
 800e1cc:	3f04      	subs	r7, #4
 800e1ce:	e7d1      	b.n	800e174 <__hexnan+0xd4>
 800e1d0:	2004      	movs	r0, #4
 800e1d2:	b007      	add	sp, #28
 800e1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e1d8 <_localeconv_r>:
 800e1d8:	4800      	ldr	r0, [pc, #0]	; (800e1dc <_localeconv_r+0x4>)
 800e1da:	4770      	bx	lr
 800e1dc:	20000174 	.word	0x20000174

0800e1e0 <malloc>:
 800e1e0:	4b02      	ldr	r3, [pc, #8]	; (800e1ec <malloc+0xc>)
 800e1e2:	4601      	mov	r1, r0
 800e1e4:	6818      	ldr	r0, [r3, #0]
 800e1e6:	f000 bd67 	b.w	800ecb8 <_malloc_r>
 800e1ea:	bf00      	nop
 800e1ec:	2000001c 	.word	0x2000001c

0800e1f0 <__ascii_mbtowc>:
 800e1f0:	b082      	sub	sp, #8
 800e1f2:	b901      	cbnz	r1, 800e1f6 <__ascii_mbtowc+0x6>
 800e1f4:	a901      	add	r1, sp, #4
 800e1f6:	b142      	cbz	r2, 800e20a <__ascii_mbtowc+0x1a>
 800e1f8:	b14b      	cbz	r3, 800e20e <__ascii_mbtowc+0x1e>
 800e1fa:	7813      	ldrb	r3, [r2, #0]
 800e1fc:	600b      	str	r3, [r1, #0]
 800e1fe:	7812      	ldrb	r2, [r2, #0]
 800e200:	1e10      	subs	r0, r2, #0
 800e202:	bf18      	it	ne
 800e204:	2001      	movne	r0, #1
 800e206:	b002      	add	sp, #8
 800e208:	4770      	bx	lr
 800e20a:	4610      	mov	r0, r2
 800e20c:	e7fb      	b.n	800e206 <__ascii_mbtowc+0x16>
 800e20e:	f06f 0001 	mvn.w	r0, #1
 800e212:	e7f8      	b.n	800e206 <__ascii_mbtowc+0x16>

0800e214 <memcpy>:
 800e214:	440a      	add	r2, r1
 800e216:	4291      	cmp	r1, r2
 800e218:	f100 33ff 	add.w	r3, r0, #4294967295
 800e21c:	d100      	bne.n	800e220 <memcpy+0xc>
 800e21e:	4770      	bx	lr
 800e220:	b510      	push	{r4, lr}
 800e222:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e226:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e22a:	4291      	cmp	r1, r2
 800e22c:	d1f9      	bne.n	800e222 <memcpy+0xe>
 800e22e:	bd10      	pop	{r4, pc}

0800e230 <_Balloc>:
 800e230:	b570      	push	{r4, r5, r6, lr}
 800e232:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e234:	4604      	mov	r4, r0
 800e236:	460d      	mov	r5, r1
 800e238:	b976      	cbnz	r6, 800e258 <_Balloc+0x28>
 800e23a:	2010      	movs	r0, #16
 800e23c:	f7ff ffd0 	bl	800e1e0 <malloc>
 800e240:	4602      	mov	r2, r0
 800e242:	6260      	str	r0, [r4, #36]	; 0x24
 800e244:	b920      	cbnz	r0, 800e250 <_Balloc+0x20>
 800e246:	4b18      	ldr	r3, [pc, #96]	; (800e2a8 <_Balloc+0x78>)
 800e248:	4818      	ldr	r0, [pc, #96]	; (800e2ac <_Balloc+0x7c>)
 800e24a:	2166      	movs	r1, #102	; 0x66
 800e24c:	f7fe fda8 	bl	800cda0 <__assert_func>
 800e250:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e254:	6006      	str	r6, [r0, #0]
 800e256:	60c6      	str	r6, [r0, #12]
 800e258:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e25a:	68f3      	ldr	r3, [r6, #12]
 800e25c:	b183      	cbz	r3, 800e280 <_Balloc+0x50>
 800e25e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e260:	68db      	ldr	r3, [r3, #12]
 800e262:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e266:	b9b8      	cbnz	r0, 800e298 <_Balloc+0x68>
 800e268:	2101      	movs	r1, #1
 800e26a:	fa01 f605 	lsl.w	r6, r1, r5
 800e26e:	1d72      	adds	r2, r6, #5
 800e270:	0092      	lsls	r2, r2, #2
 800e272:	4620      	mov	r0, r4
 800e274:	f000 fc9d 	bl	800ebb2 <_calloc_r>
 800e278:	b160      	cbz	r0, 800e294 <_Balloc+0x64>
 800e27a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e27e:	e00e      	b.n	800e29e <_Balloc+0x6e>
 800e280:	2221      	movs	r2, #33	; 0x21
 800e282:	2104      	movs	r1, #4
 800e284:	4620      	mov	r0, r4
 800e286:	f000 fc94 	bl	800ebb2 <_calloc_r>
 800e28a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e28c:	60f0      	str	r0, [r6, #12]
 800e28e:	68db      	ldr	r3, [r3, #12]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d1e4      	bne.n	800e25e <_Balloc+0x2e>
 800e294:	2000      	movs	r0, #0
 800e296:	bd70      	pop	{r4, r5, r6, pc}
 800e298:	6802      	ldr	r2, [r0, #0]
 800e29a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e29e:	2300      	movs	r3, #0
 800e2a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e2a4:	e7f7      	b.n	800e296 <_Balloc+0x66>
 800e2a6:	bf00      	nop
 800e2a8:	08010b90 	.word	0x08010b90
 800e2ac:	08010e34 	.word	0x08010e34

0800e2b0 <_Bfree>:
 800e2b0:	b570      	push	{r4, r5, r6, lr}
 800e2b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e2b4:	4605      	mov	r5, r0
 800e2b6:	460c      	mov	r4, r1
 800e2b8:	b976      	cbnz	r6, 800e2d8 <_Bfree+0x28>
 800e2ba:	2010      	movs	r0, #16
 800e2bc:	f7ff ff90 	bl	800e1e0 <malloc>
 800e2c0:	4602      	mov	r2, r0
 800e2c2:	6268      	str	r0, [r5, #36]	; 0x24
 800e2c4:	b920      	cbnz	r0, 800e2d0 <_Bfree+0x20>
 800e2c6:	4b09      	ldr	r3, [pc, #36]	; (800e2ec <_Bfree+0x3c>)
 800e2c8:	4809      	ldr	r0, [pc, #36]	; (800e2f0 <_Bfree+0x40>)
 800e2ca:	218a      	movs	r1, #138	; 0x8a
 800e2cc:	f7fe fd68 	bl	800cda0 <__assert_func>
 800e2d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e2d4:	6006      	str	r6, [r0, #0]
 800e2d6:	60c6      	str	r6, [r0, #12]
 800e2d8:	b13c      	cbz	r4, 800e2ea <_Bfree+0x3a>
 800e2da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e2dc:	6862      	ldr	r2, [r4, #4]
 800e2de:	68db      	ldr	r3, [r3, #12]
 800e2e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e2e4:	6021      	str	r1, [r4, #0]
 800e2e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e2ea:	bd70      	pop	{r4, r5, r6, pc}
 800e2ec:	08010b90 	.word	0x08010b90
 800e2f0:	08010e34 	.word	0x08010e34

0800e2f4 <__multadd>:
 800e2f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f8:	690d      	ldr	r5, [r1, #16]
 800e2fa:	4607      	mov	r7, r0
 800e2fc:	460c      	mov	r4, r1
 800e2fe:	461e      	mov	r6, r3
 800e300:	f101 0c14 	add.w	ip, r1, #20
 800e304:	2000      	movs	r0, #0
 800e306:	f8dc 3000 	ldr.w	r3, [ip]
 800e30a:	b299      	uxth	r1, r3
 800e30c:	fb02 6101 	mla	r1, r2, r1, r6
 800e310:	0c1e      	lsrs	r6, r3, #16
 800e312:	0c0b      	lsrs	r3, r1, #16
 800e314:	fb02 3306 	mla	r3, r2, r6, r3
 800e318:	b289      	uxth	r1, r1
 800e31a:	3001      	adds	r0, #1
 800e31c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e320:	4285      	cmp	r5, r0
 800e322:	f84c 1b04 	str.w	r1, [ip], #4
 800e326:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e32a:	dcec      	bgt.n	800e306 <__multadd+0x12>
 800e32c:	b30e      	cbz	r6, 800e372 <__multadd+0x7e>
 800e32e:	68a3      	ldr	r3, [r4, #8]
 800e330:	42ab      	cmp	r3, r5
 800e332:	dc19      	bgt.n	800e368 <__multadd+0x74>
 800e334:	6861      	ldr	r1, [r4, #4]
 800e336:	4638      	mov	r0, r7
 800e338:	3101      	adds	r1, #1
 800e33a:	f7ff ff79 	bl	800e230 <_Balloc>
 800e33e:	4680      	mov	r8, r0
 800e340:	b928      	cbnz	r0, 800e34e <__multadd+0x5a>
 800e342:	4602      	mov	r2, r0
 800e344:	4b0c      	ldr	r3, [pc, #48]	; (800e378 <__multadd+0x84>)
 800e346:	480d      	ldr	r0, [pc, #52]	; (800e37c <__multadd+0x88>)
 800e348:	21b5      	movs	r1, #181	; 0xb5
 800e34a:	f7fe fd29 	bl	800cda0 <__assert_func>
 800e34e:	6922      	ldr	r2, [r4, #16]
 800e350:	3202      	adds	r2, #2
 800e352:	f104 010c 	add.w	r1, r4, #12
 800e356:	0092      	lsls	r2, r2, #2
 800e358:	300c      	adds	r0, #12
 800e35a:	f7ff ff5b 	bl	800e214 <memcpy>
 800e35e:	4621      	mov	r1, r4
 800e360:	4638      	mov	r0, r7
 800e362:	f7ff ffa5 	bl	800e2b0 <_Bfree>
 800e366:	4644      	mov	r4, r8
 800e368:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e36c:	3501      	adds	r5, #1
 800e36e:	615e      	str	r6, [r3, #20]
 800e370:	6125      	str	r5, [r4, #16]
 800e372:	4620      	mov	r0, r4
 800e374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e378:	08010da9 	.word	0x08010da9
 800e37c:	08010e34 	.word	0x08010e34

0800e380 <__s2b>:
 800e380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e384:	460c      	mov	r4, r1
 800e386:	4615      	mov	r5, r2
 800e388:	461f      	mov	r7, r3
 800e38a:	2209      	movs	r2, #9
 800e38c:	3308      	adds	r3, #8
 800e38e:	4606      	mov	r6, r0
 800e390:	fb93 f3f2 	sdiv	r3, r3, r2
 800e394:	2100      	movs	r1, #0
 800e396:	2201      	movs	r2, #1
 800e398:	429a      	cmp	r2, r3
 800e39a:	db09      	blt.n	800e3b0 <__s2b+0x30>
 800e39c:	4630      	mov	r0, r6
 800e39e:	f7ff ff47 	bl	800e230 <_Balloc>
 800e3a2:	b940      	cbnz	r0, 800e3b6 <__s2b+0x36>
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	4b19      	ldr	r3, [pc, #100]	; (800e40c <__s2b+0x8c>)
 800e3a8:	4819      	ldr	r0, [pc, #100]	; (800e410 <__s2b+0x90>)
 800e3aa:	21ce      	movs	r1, #206	; 0xce
 800e3ac:	f7fe fcf8 	bl	800cda0 <__assert_func>
 800e3b0:	0052      	lsls	r2, r2, #1
 800e3b2:	3101      	adds	r1, #1
 800e3b4:	e7f0      	b.n	800e398 <__s2b+0x18>
 800e3b6:	9b08      	ldr	r3, [sp, #32]
 800e3b8:	6143      	str	r3, [r0, #20]
 800e3ba:	2d09      	cmp	r5, #9
 800e3bc:	f04f 0301 	mov.w	r3, #1
 800e3c0:	6103      	str	r3, [r0, #16]
 800e3c2:	dd16      	ble.n	800e3f2 <__s2b+0x72>
 800e3c4:	f104 0909 	add.w	r9, r4, #9
 800e3c8:	46c8      	mov	r8, r9
 800e3ca:	442c      	add	r4, r5
 800e3cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e3d0:	4601      	mov	r1, r0
 800e3d2:	3b30      	subs	r3, #48	; 0x30
 800e3d4:	220a      	movs	r2, #10
 800e3d6:	4630      	mov	r0, r6
 800e3d8:	f7ff ff8c 	bl	800e2f4 <__multadd>
 800e3dc:	45a0      	cmp	r8, r4
 800e3de:	d1f5      	bne.n	800e3cc <__s2b+0x4c>
 800e3e0:	f1a5 0408 	sub.w	r4, r5, #8
 800e3e4:	444c      	add	r4, r9
 800e3e6:	1b2d      	subs	r5, r5, r4
 800e3e8:	1963      	adds	r3, r4, r5
 800e3ea:	42bb      	cmp	r3, r7
 800e3ec:	db04      	blt.n	800e3f8 <__s2b+0x78>
 800e3ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3f2:	340a      	adds	r4, #10
 800e3f4:	2509      	movs	r5, #9
 800e3f6:	e7f6      	b.n	800e3e6 <__s2b+0x66>
 800e3f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e3fc:	4601      	mov	r1, r0
 800e3fe:	3b30      	subs	r3, #48	; 0x30
 800e400:	220a      	movs	r2, #10
 800e402:	4630      	mov	r0, r6
 800e404:	f7ff ff76 	bl	800e2f4 <__multadd>
 800e408:	e7ee      	b.n	800e3e8 <__s2b+0x68>
 800e40a:	bf00      	nop
 800e40c:	08010da9 	.word	0x08010da9
 800e410:	08010e34 	.word	0x08010e34

0800e414 <__hi0bits>:
 800e414:	0c03      	lsrs	r3, r0, #16
 800e416:	041b      	lsls	r3, r3, #16
 800e418:	b9d3      	cbnz	r3, 800e450 <__hi0bits+0x3c>
 800e41a:	0400      	lsls	r0, r0, #16
 800e41c:	2310      	movs	r3, #16
 800e41e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e422:	bf04      	itt	eq
 800e424:	0200      	lsleq	r0, r0, #8
 800e426:	3308      	addeq	r3, #8
 800e428:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e42c:	bf04      	itt	eq
 800e42e:	0100      	lsleq	r0, r0, #4
 800e430:	3304      	addeq	r3, #4
 800e432:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e436:	bf04      	itt	eq
 800e438:	0080      	lsleq	r0, r0, #2
 800e43a:	3302      	addeq	r3, #2
 800e43c:	2800      	cmp	r0, #0
 800e43e:	db05      	blt.n	800e44c <__hi0bits+0x38>
 800e440:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e444:	f103 0301 	add.w	r3, r3, #1
 800e448:	bf08      	it	eq
 800e44a:	2320      	moveq	r3, #32
 800e44c:	4618      	mov	r0, r3
 800e44e:	4770      	bx	lr
 800e450:	2300      	movs	r3, #0
 800e452:	e7e4      	b.n	800e41e <__hi0bits+0xa>

0800e454 <__lo0bits>:
 800e454:	6803      	ldr	r3, [r0, #0]
 800e456:	f013 0207 	ands.w	r2, r3, #7
 800e45a:	4601      	mov	r1, r0
 800e45c:	d00b      	beq.n	800e476 <__lo0bits+0x22>
 800e45e:	07da      	lsls	r2, r3, #31
 800e460:	d423      	bmi.n	800e4aa <__lo0bits+0x56>
 800e462:	0798      	lsls	r0, r3, #30
 800e464:	bf49      	itett	mi
 800e466:	085b      	lsrmi	r3, r3, #1
 800e468:	089b      	lsrpl	r3, r3, #2
 800e46a:	2001      	movmi	r0, #1
 800e46c:	600b      	strmi	r3, [r1, #0]
 800e46e:	bf5c      	itt	pl
 800e470:	600b      	strpl	r3, [r1, #0]
 800e472:	2002      	movpl	r0, #2
 800e474:	4770      	bx	lr
 800e476:	b298      	uxth	r0, r3
 800e478:	b9a8      	cbnz	r0, 800e4a6 <__lo0bits+0x52>
 800e47a:	0c1b      	lsrs	r3, r3, #16
 800e47c:	2010      	movs	r0, #16
 800e47e:	b2da      	uxtb	r2, r3
 800e480:	b90a      	cbnz	r2, 800e486 <__lo0bits+0x32>
 800e482:	3008      	adds	r0, #8
 800e484:	0a1b      	lsrs	r3, r3, #8
 800e486:	071a      	lsls	r2, r3, #28
 800e488:	bf04      	itt	eq
 800e48a:	091b      	lsreq	r3, r3, #4
 800e48c:	3004      	addeq	r0, #4
 800e48e:	079a      	lsls	r2, r3, #30
 800e490:	bf04      	itt	eq
 800e492:	089b      	lsreq	r3, r3, #2
 800e494:	3002      	addeq	r0, #2
 800e496:	07da      	lsls	r2, r3, #31
 800e498:	d403      	bmi.n	800e4a2 <__lo0bits+0x4e>
 800e49a:	085b      	lsrs	r3, r3, #1
 800e49c:	f100 0001 	add.w	r0, r0, #1
 800e4a0:	d005      	beq.n	800e4ae <__lo0bits+0x5a>
 800e4a2:	600b      	str	r3, [r1, #0]
 800e4a4:	4770      	bx	lr
 800e4a6:	4610      	mov	r0, r2
 800e4a8:	e7e9      	b.n	800e47e <__lo0bits+0x2a>
 800e4aa:	2000      	movs	r0, #0
 800e4ac:	4770      	bx	lr
 800e4ae:	2020      	movs	r0, #32
 800e4b0:	4770      	bx	lr
	...

0800e4b4 <__i2b>:
 800e4b4:	b510      	push	{r4, lr}
 800e4b6:	460c      	mov	r4, r1
 800e4b8:	2101      	movs	r1, #1
 800e4ba:	f7ff feb9 	bl	800e230 <_Balloc>
 800e4be:	4602      	mov	r2, r0
 800e4c0:	b928      	cbnz	r0, 800e4ce <__i2b+0x1a>
 800e4c2:	4b05      	ldr	r3, [pc, #20]	; (800e4d8 <__i2b+0x24>)
 800e4c4:	4805      	ldr	r0, [pc, #20]	; (800e4dc <__i2b+0x28>)
 800e4c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e4ca:	f7fe fc69 	bl	800cda0 <__assert_func>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	6144      	str	r4, [r0, #20]
 800e4d2:	6103      	str	r3, [r0, #16]
 800e4d4:	bd10      	pop	{r4, pc}
 800e4d6:	bf00      	nop
 800e4d8:	08010da9 	.word	0x08010da9
 800e4dc:	08010e34 	.word	0x08010e34

0800e4e0 <__multiply>:
 800e4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4e4:	4691      	mov	r9, r2
 800e4e6:	690a      	ldr	r2, [r1, #16]
 800e4e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	bfb8      	it	lt
 800e4f0:	460b      	movlt	r3, r1
 800e4f2:	460c      	mov	r4, r1
 800e4f4:	bfbc      	itt	lt
 800e4f6:	464c      	movlt	r4, r9
 800e4f8:	4699      	movlt	r9, r3
 800e4fa:	6927      	ldr	r7, [r4, #16]
 800e4fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e500:	68a3      	ldr	r3, [r4, #8]
 800e502:	6861      	ldr	r1, [r4, #4]
 800e504:	eb07 060a 	add.w	r6, r7, sl
 800e508:	42b3      	cmp	r3, r6
 800e50a:	b085      	sub	sp, #20
 800e50c:	bfb8      	it	lt
 800e50e:	3101      	addlt	r1, #1
 800e510:	f7ff fe8e 	bl	800e230 <_Balloc>
 800e514:	b930      	cbnz	r0, 800e524 <__multiply+0x44>
 800e516:	4602      	mov	r2, r0
 800e518:	4b44      	ldr	r3, [pc, #272]	; (800e62c <__multiply+0x14c>)
 800e51a:	4845      	ldr	r0, [pc, #276]	; (800e630 <__multiply+0x150>)
 800e51c:	f240 115d 	movw	r1, #349	; 0x15d
 800e520:	f7fe fc3e 	bl	800cda0 <__assert_func>
 800e524:	f100 0514 	add.w	r5, r0, #20
 800e528:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e52c:	462b      	mov	r3, r5
 800e52e:	2200      	movs	r2, #0
 800e530:	4543      	cmp	r3, r8
 800e532:	d321      	bcc.n	800e578 <__multiply+0x98>
 800e534:	f104 0314 	add.w	r3, r4, #20
 800e538:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e53c:	f109 0314 	add.w	r3, r9, #20
 800e540:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e544:	9202      	str	r2, [sp, #8]
 800e546:	1b3a      	subs	r2, r7, r4
 800e548:	3a15      	subs	r2, #21
 800e54a:	f022 0203 	bic.w	r2, r2, #3
 800e54e:	3204      	adds	r2, #4
 800e550:	f104 0115 	add.w	r1, r4, #21
 800e554:	428f      	cmp	r7, r1
 800e556:	bf38      	it	cc
 800e558:	2204      	movcc	r2, #4
 800e55a:	9201      	str	r2, [sp, #4]
 800e55c:	9a02      	ldr	r2, [sp, #8]
 800e55e:	9303      	str	r3, [sp, #12]
 800e560:	429a      	cmp	r2, r3
 800e562:	d80c      	bhi.n	800e57e <__multiply+0x9e>
 800e564:	2e00      	cmp	r6, #0
 800e566:	dd03      	ble.n	800e570 <__multiply+0x90>
 800e568:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d05a      	beq.n	800e626 <__multiply+0x146>
 800e570:	6106      	str	r6, [r0, #16]
 800e572:	b005      	add	sp, #20
 800e574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e578:	f843 2b04 	str.w	r2, [r3], #4
 800e57c:	e7d8      	b.n	800e530 <__multiply+0x50>
 800e57e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e582:	f1ba 0f00 	cmp.w	sl, #0
 800e586:	d024      	beq.n	800e5d2 <__multiply+0xf2>
 800e588:	f104 0e14 	add.w	lr, r4, #20
 800e58c:	46a9      	mov	r9, r5
 800e58e:	f04f 0c00 	mov.w	ip, #0
 800e592:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e596:	f8d9 1000 	ldr.w	r1, [r9]
 800e59a:	fa1f fb82 	uxth.w	fp, r2
 800e59e:	b289      	uxth	r1, r1
 800e5a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800e5a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e5a8:	f8d9 2000 	ldr.w	r2, [r9]
 800e5ac:	4461      	add	r1, ip
 800e5ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e5b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800e5b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e5ba:	b289      	uxth	r1, r1
 800e5bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e5c0:	4577      	cmp	r7, lr
 800e5c2:	f849 1b04 	str.w	r1, [r9], #4
 800e5c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e5ca:	d8e2      	bhi.n	800e592 <__multiply+0xb2>
 800e5cc:	9a01      	ldr	r2, [sp, #4]
 800e5ce:	f845 c002 	str.w	ip, [r5, r2]
 800e5d2:	9a03      	ldr	r2, [sp, #12]
 800e5d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e5d8:	3304      	adds	r3, #4
 800e5da:	f1b9 0f00 	cmp.w	r9, #0
 800e5de:	d020      	beq.n	800e622 <__multiply+0x142>
 800e5e0:	6829      	ldr	r1, [r5, #0]
 800e5e2:	f104 0c14 	add.w	ip, r4, #20
 800e5e6:	46ae      	mov	lr, r5
 800e5e8:	f04f 0a00 	mov.w	sl, #0
 800e5ec:	f8bc b000 	ldrh.w	fp, [ip]
 800e5f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e5f4:	fb09 220b 	mla	r2, r9, fp, r2
 800e5f8:	4492      	add	sl, r2
 800e5fa:	b289      	uxth	r1, r1
 800e5fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e600:	f84e 1b04 	str.w	r1, [lr], #4
 800e604:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e608:	f8be 1000 	ldrh.w	r1, [lr]
 800e60c:	0c12      	lsrs	r2, r2, #16
 800e60e:	fb09 1102 	mla	r1, r9, r2, r1
 800e612:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e616:	4567      	cmp	r7, ip
 800e618:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e61c:	d8e6      	bhi.n	800e5ec <__multiply+0x10c>
 800e61e:	9a01      	ldr	r2, [sp, #4]
 800e620:	50a9      	str	r1, [r5, r2]
 800e622:	3504      	adds	r5, #4
 800e624:	e79a      	b.n	800e55c <__multiply+0x7c>
 800e626:	3e01      	subs	r6, #1
 800e628:	e79c      	b.n	800e564 <__multiply+0x84>
 800e62a:	bf00      	nop
 800e62c:	08010da9 	.word	0x08010da9
 800e630:	08010e34 	.word	0x08010e34

0800e634 <__pow5mult>:
 800e634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e638:	4615      	mov	r5, r2
 800e63a:	f012 0203 	ands.w	r2, r2, #3
 800e63e:	4606      	mov	r6, r0
 800e640:	460f      	mov	r7, r1
 800e642:	d007      	beq.n	800e654 <__pow5mult+0x20>
 800e644:	4c25      	ldr	r4, [pc, #148]	; (800e6dc <__pow5mult+0xa8>)
 800e646:	3a01      	subs	r2, #1
 800e648:	2300      	movs	r3, #0
 800e64a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e64e:	f7ff fe51 	bl	800e2f4 <__multadd>
 800e652:	4607      	mov	r7, r0
 800e654:	10ad      	asrs	r5, r5, #2
 800e656:	d03d      	beq.n	800e6d4 <__pow5mult+0xa0>
 800e658:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e65a:	b97c      	cbnz	r4, 800e67c <__pow5mult+0x48>
 800e65c:	2010      	movs	r0, #16
 800e65e:	f7ff fdbf 	bl	800e1e0 <malloc>
 800e662:	4602      	mov	r2, r0
 800e664:	6270      	str	r0, [r6, #36]	; 0x24
 800e666:	b928      	cbnz	r0, 800e674 <__pow5mult+0x40>
 800e668:	4b1d      	ldr	r3, [pc, #116]	; (800e6e0 <__pow5mult+0xac>)
 800e66a:	481e      	ldr	r0, [pc, #120]	; (800e6e4 <__pow5mult+0xb0>)
 800e66c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e670:	f7fe fb96 	bl	800cda0 <__assert_func>
 800e674:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e678:	6004      	str	r4, [r0, #0]
 800e67a:	60c4      	str	r4, [r0, #12]
 800e67c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e680:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e684:	b94c      	cbnz	r4, 800e69a <__pow5mult+0x66>
 800e686:	f240 2171 	movw	r1, #625	; 0x271
 800e68a:	4630      	mov	r0, r6
 800e68c:	f7ff ff12 	bl	800e4b4 <__i2b>
 800e690:	2300      	movs	r3, #0
 800e692:	f8c8 0008 	str.w	r0, [r8, #8]
 800e696:	4604      	mov	r4, r0
 800e698:	6003      	str	r3, [r0, #0]
 800e69a:	f04f 0900 	mov.w	r9, #0
 800e69e:	07eb      	lsls	r3, r5, #31
 800e6a0:	d50a      	bpl.n	800e6b8 <__pow5mult+0x84>
 800e6a2:	4639      	mov	r1, r7
 800e6a4:	4622      	mov	r2, r4
 800e6a6:	4630      	mov	r0, r6
 800e6a8:	f7ff ff1a 	bl	800e4e0 <__multiply>
 800e6ac:	4639      	mov	r1, r7
 800e6ae:	4680      	mov	r8, r0
 800e6b0:	4630      	mov	r0, r6
 800e6b2:	f7ff fdfd 	bl	800e2b0 <_Bfree>
 800e6b6:	4647      	mov	r7, r8
 800e6b8:	106d      	asrs	r5, r5, #1
 800e6ba:	d00b      	beq.n	800e6d4 <__pow5mult+0xa0>
 800e6bc:	6820      	ldr	r0, [r4, #0]
 800e6be:	b938      	cbnz	r0, 800e6d0 <__pow5mult+0x9c>
 800e6c0:	4622      	mov	r2, r4
 800e6c2:	4621      	mov	r1, r4
 800e6c4:	4630      	mov	r0, r6
 800e6c6:	f7ff ff0b 	bl	800e4e0 <__multiply>
 800e6ca:	6020      	str	r0, [r4, #0]
 800e6cc:	f8c0 9000 	str.w	r9, [r0]
 800e6d0:	4604      	mov	r4, r0
 800e6d2:	e7e4      	b.n	800e69e <__pow5mult+0x6a>
 800e6d4:	4638      	mov	r0, r7
 800e6d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6da:	bf00      	nop
 800e6dc:	08010f80 	.word	0x08010f80
 800e6e0:	08010b90 	.word	0x08010b90
 800e6e4:	08010e34 	.word	0x08010e34

0800e6e8 <__lshift>:
 800e6e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6ec:	460c      	mov	r4, r1
 800e6ee:	6849      	ldr	r1, [r1, #4]
 800e6f0:	6923      	ldr	r3, [r4, #16]
 800e6f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e6f6:	68a3      	ldr	r3, [r4, #8]
 800e6f8:	4607      	mov	r7, r0
 800e6fa:	4691      	mov	r9, r2
 800e6fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e700:	f108 0601 	add.w	r6, r8, #1
 800e704:	42b3      	cmp	r3, r6
 800e706:	db0b      	blt.n	800e720 <__lshift+0x38>
 800e708:	4638      	mov	r0, r7
 800e70a:	f7ff fd91 	bl	800e230 <_Balloc>
 800e70e:	4605      	mov	r5, r0
 800e710:	b948      	cbnz	r0, 800e726 <__lshift+0x3e>
 800e712:	4602      	mov	r2, r0
 800e714:	4b2a      	ldr	r3, [pc, #168]	; (800e7c0 <__lshift+0xd8>)
 800e716:	482b      	ldr	r0, [pc, #172]	; (800e7c4 <__lshift+0xdc>)
 800e718:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e71c:	f7fe fb40 	bl	800cda0 <__assert_func>
 800e720:	3101      	adds	r1, #1
 800e722:	005b      	lsls	r3, r3, #1
 800e724:	e7ee      	b.n	800e704 <__lshift+0x1c>
 800e726:	2300      	movs	r3, #0
 800e728:	f100 0114 	add.w	r1, r0, #20
 800e72c:	f100 0210 	add.w	r2, r0, #16
 800e730:	4618      	mov	r0, r3
 800e732:	4553      	cmp	r3, sl
 800e734:	db37      	blt.n	800e7a6 <__lshift+0xbe>
 800e736:	6920      	ldr	r0, [r4, #16]
 800e738:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e73c:	f104 0314 	add.w	r3, r4, #20
 800e740:	f019 091f 	ands.w	r9, r9, #31
 800e744:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e748:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e74c:	d02f      	beq.n	800e7ae <__lshift+0xc6>
 800e74e:	f1c9 0e20 	rsb	lr, r9, #32
 800e752:	468a      	mov	sl, r1
 800e754:	f04f 0c00 	mov.w	ip, #0
 800e758:	681a      	ldr	r2, [r3, #0]
 800e75a:	fa02 f209 	lsl.w	r2, r2, r9
 800e75e:	ea42 020c 	orr.w	r2, r2, ip
 800e762:	f84a 2b04 	str.w	r2, [sl], #4
 800e766:	f853 2b04 	ldr.w	r2, [r3], #4
 800e76a:	4298      	cmp	r0, r3
 800e76c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e770:	d8f2      	bhi.n	800e758 <__lshift+0x70>
 800e772:	1b03      	subs	r3, r0, r4
 800e774:	3b15      	subs	r3, #21
 800e776:	f023 0303 	bic.w	r3, r3, #3
 800e77a:	3304      	adds	r3, #4
 800e77c:	f104 0215 	add.w	r2, r4, #21
 800e780:	4290      	cmp	r0, r2
 800e782:	bf38      	it	cc
 800e784:	2304      	movcc	r3, #4
 800e786:	f841 c003 	str.w	ip, [r1, r3]
 800e78a:	f1bc 0f00 	cmp.w	ip, #0
 800e78e:	d001      	beq.n	800e794 <__lshift+0xac>
 800e790:	f108 0602 	add.w	r6, r8, #2
 800e794:	3e01      	subs	r6, #1
 800e796:	4638      	mov	r0, r7
 800e798:	612e      	str	r6, [r5, #16]
 800e79a:	4621      	mov	r1, r4
 800e79c:	f7ff fd88 	bl	800e2b0 <_Bfree>
 800e7a0:	4628      	mov	r0, r5
 800e7a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e7aa:	3301      	adds	r3, #1
 800e7ac:	e7c1      	b.n	800e732 <__lshift+0x4a>
 800e7ae:	3904      	subs	r1, #4
 800e7b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800e7b8:	4298      	cmp	r0, r3
 800e7ba:	d8f9      	bhi.n	800e7b0 <__lshift+0xc8>
 800e7bc:	e7ea      	b.n	800e794 <__lshift+0xac>
 800e7be:	bf00      	nop
 800e7c0:	08010da9 	.word	0x08010da9
 800e7c4:	08010e34 	.word	0x08010e34

0800e7c8 <__mcmp>:
 800e7c8:	b530      	push	{r4, r5, lr}
 800e7ca:	6902      	ldr	r2, [r0, #16]
 800e7cc:	690c      	ldr	r4, [r1, #16]
 800e7ce:	1b12      	subs	r2, r2, r4
 800e7d0:	d10e      	bne.n	800e7f0 <__mcmp+0x28>
 800e7d2:	f100 0314 	add.w	r3, r0, #20
 800e7d6:	3114      	adds	r1, #20
 800e7d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e7dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e7e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e7e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e7e8:	42a5      	cmp	r5, r4
 800e7ea:	d003      	beq.n	800e7f4 <__mcmp+0x2c>
 800e7ec:	d305      	bcc.n	800e7fa <__mcmp+0x32>
 800e7ee:	2201      	movs	r2, #1
 800e7f0:	4610      	mov	r0, r2
 800e7f2:	bd30      	pop	{r4, r5, pc}
 800e7f4:	4283      	cmp	r3, r0
 800e7f6:	d3f3      	bcc.n	800e7e0 <__mcmp+0x18>
 800e7f8:	e7fa      	b.n	800e7f0 <__mcmp+0x28>
 800e7fa:	f04f 32ff 	mov.w	r2, #4294967295
 800e7fe:	e7f7      	b.n	800e7f0 <__mcmp+0x28>

0800e800 <__mdiff>:
 800e800:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e804:	460c      	mov	r4, r1
 800e806:	4606      	mov	r6, r0
 800e808:	4611      	mov	r1, r2
 800e80a:	4620      	mov	r0, r4
 800e80c:	4690      	mov	r8, r2
 800e80e:	f7ff ffdb 	bl	800e7c8 <__mcmp>
 800e812:	1e05      	subs	r5, r0, #0
 800e814:	d110      	bne.n	800e838 <__mdiff+0x38>
 800e816:	4629      	mov	r1, r5
 800e818:	4630      	mov	r0, r6
 800e81a:	f7ff fd09 	bl	800e230 <_Balloc>
 800e81e:	b930      	cbnz	r0, 800e82e <__mdiff+0x2e>
 800e820:	4b3a      	ldr	r3, [pc, #232]	; (800e90c <__mdiff+0x10c>)
 800e822:	4602      	mov	r2, r0
 800e824:	f240 2132 	movw	r1, #562	; 0x232
 800e828:	4839      	ldr	r0, [pc, #228]	; (800e910 <__mdiff+0x110>)
 800e82a:	f7fe fab9 	bl	800cda0 <__assert_func>
 800e82e:	2301      	movs	r3, #1
 800e830:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e834:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e838:	bfa4      	itt	ge
 800e83a:	4643      	movge	r3, r8
 800e83c:	46a0      	movge	r8, r4
 800e83e:	4630      	mov	r0, r6
 800e840:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e844:	bfa6      	itte	ge
 800e846:	461c      	movge	r4, r3
 800e848:	2500      	movge	r5, #0
 800e84a:	2501      	movlt	r5, #1
 800e84c:	f7ff fcf0 	bl	800e230 <_Balloc>
 800e850:	b920      	cbnz	r0, 800e85c <__mdiff+0x5c>
 800e852:	4b2e      	ldr	r3, [pc, #184]	; (800e90c <__mdiff+0x10c>)
 800e854:	4602      	mov	r2, r0
 800e856:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e85a:	e7e5      	b.n	800e828 <__mdiff+0x28>
 800e85c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e860:	6926      	ldr	r6, [r4, #16]
 800e862:	60c5      	str	r5, [r0, #12]
 800e864:	f104 0914 	add.w	r9, r4, #20
 800e868:	f108 0514 	add.w	r5, r8, #20
 800e86c:	f100 0e14 	add.w	lr, r0, #20
 800e870:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e874:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e878:	f108 0210 	add.w	r2, r8, #16
 800e87c:	46f2      	mov	sl, lr
 800e87e:	2100      	movs	r1, #0
 800e880:	f859 3b04 	ldr.w	r3, [r9], #4
 800e884:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e888:	fa1f f883 	uxth.w	r8, r3
 800e88c:	fa11 f18b 	uxtah	r1, r1, fp
 800e890:	0c1b      	lsrs	r3, r3, #16
 800e892:	eba1 0808 	sub.w	r8, r1, r8
 800e896:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e89a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e89e:	fa1f f888 	uxth.w	r8, r8
 800e8a2:	1419      	asrs	r1, r3, #16
 800e8a4:	454e      	cmp	r6, r9
 800e8a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e8aa:	f84a 3b04 	str.w	r3, [sl], #4
 800e8ae:	d8e7      	bhi.n	800e880 <__mdiff+0x80>
 800e8b0:	1b33      	subs	r3, r6, r4
 800e8b2:	3b15      	subs	r3, #21
 800e8b4:	f023 0303 	bic.w	r3, r3, #3
 800e8b8:	3304      	adds	r3, #4
 800e8ba:	3415      	adds	r4, #21
 800e8bc:	42a6      	cmp	r6, r4
 800e8be:	bf38      	it	cc
 800e8c0:	2304      	movcc	r3, #4
 800e8c2:	441d      	add	r5, r3
 800e8c4:	4473      	add	r3, lr
 800e8c6:	469e      	mov	lr, r3
 800e8c8:	462e      	mov	r6, r5
 800e8ca:	4566      	cmp	r6, ip
 800e8cc:	d30e      	bcc.n	800e8ec <__mdiff+0xec>
 800e8ce:	f10c 0203 	add.w	r2, ip, #3
 800e8d2:	1b52      	subs	r2, r2, r5
 800e8d4:	f022 0203 	bic.w	r2, r2, #3
 800e8d8:	3d03      	subs	r5, #3
 800e8da:	45ac      	cmp	ip, r5
 800e8dc:	bf38      	it	cc
 800e8de:	2200      	movcc	r2, #0
 800e8e0:	441a      	add	r2, r3
 800e8e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e8e6:	b17b      	cbz	r3, 800e908 <__mdiff+0x108>
 800e8e8:	6107      	str	r7, [r0, #16]
 800e8ea:	e7a3      	b.n	800e834 <__mdiff+0x34>
 800e8ec:	f856 8b04 	ldr.w	r8, [r6], #4
 800e8f0:	fa11 f288 	uxtah	r2, r1, r8
 800e8f4:	1414      	asrs	r4, r2, #16
 800e8f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e8fa:	b292      	uxth	r2, r2
 800e8fc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e900:	f84e 2b04 	str.w	r2, [lr], #4
 800e904:	1421      	asrs	r1, r4, #16
 800e906:	e7e0      	b.n	800e8ca <__mdiff+0xca>
 800e908:	3f01      	subs	r7, #1
 800e90a:	e7ea      	b.n	800e8e2 <__mdiff+0xe2>
 800e90c:	08010da9 	.word	0x08010da9
 800e910:	08010e34 	.word	0x08010e34

0800e914 <__ulp>:
 800e914:	b082      	sub	sp, #8
 800e916:	ed8d 0b00 	vstr	d0, [sp]
 800e91a:	9b01      	ldr	r3, [sp, #4]
 800e91c:	4912      	ldr	r1, [pc, #72]	; (800e968 <__ulp+0x54>)
 800e91e:	4019      	ands	r1, r3
 800e920:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e924:	2900      	cmp	r1, #0
 800e926:	dd05      	ble.n	800e934 <__ulp+0x20>
 800e928:	2200      	movs	r2, #0
 800e92a:	460b      	mov	r3, r1
 800e92c:	ec43 2b10 	vmov	d0, r2, r3
 800e930:	b002      	add	sp, #8
 800e932:	4770      	bx	lr
 800e934:	4249      	negs	r1, r1
 800e936:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e93a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e93e:	f04f 0200 	mov.w	r2, #0
 800e942:	f04f 0300 	mov.w	r3, #0
 800e946:	da04      	bge.n	800e952 <__ulp+0x3e>
 800e948:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e94c:	fa41 f300 	asr.w	r3, r1, r0
 800e950:	e7ec      	b.n	800e92c <__ulp+0x18>
 800e952:	f1a0 0114 	sub.w	r1, r0, #20
 800e956:	291e      	cmp	r1, #30
 800e958:	bfda      	itte	le
 800e95a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e95e:	fa20 f101 	lsrle.w	r1, r0, r1
 800e962:	2101      	movgt	r1, #1
 800e964:	460a      	mov	r2, r1
 800e966:	e7e1      	b.n	800e92c <__ulp+0x18>
 800e968:	7ff00000 	.word	0x7ff00000

0800e96c <__b2d>:
 800e96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e96e:	6905      	ldr	r5, [r0, #16]
 800e970:	f100 0714 	add.w	r7, r0, #20
 800e974:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e978:	1f2e      	subs	r6, r5, #4
 800e97a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e97e:	4620      	mov	r0, r4
 800e980:	f7ff fd48 	bl	800e414 <__hi0bits>
 800e984:	f1c0 0320 	rsb	r3, r0, #32
 800e988:	280a      	cmp	r0, #10
 800e98a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ea08 <__b2d+0x9c>
 800e98e:	600b      	str	r3, [r1, #0]
 800e990:	dc14      	bgt.n	800e9bc <__b2d+0x50>
 800e992:	f1c0 0e0b 	rsb	lr, r0, #11
 800e996:	fa24 f10e 	lsr.w	r1, r4, lr
 800e99a:	42b7      	cmp	r7, r6
 800e99c:	ea41 030c 	orr.w	r3, r1, ip
 800e9a0:	bf34      	ite	cc
 800e9a2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e9a6:	2100      	movcs	r1, #0
 800e9a8:	3015      	adds	r0, #21
 800e9aa:	fa04 f000 	lsl.w	r0, r4, r0
 800e9ae:	fa21 f10e 	lsr.w	r1, r1, lr
 800e9b2:	ea40 0201 	orr.w	r2, r0, r1
 800e9b6:	ec43 2b10 	vmov	d0, r2, r3
 800e9ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9bc:	42b7      	cmp	r7, r6
 800e9be:	bf3a      	itte	cc
 800e9c0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e9c4:	f1a5 0608 	subcc.w	r6, r5, #8
 800e9c8:	2100      	movcs	r1, #0
 800e9ca:	380b      	subs	r0, #11
 800e9cc:	d017      	beq.n	800e9fe <__b2d+0x92>
 800e9ce:	f1c0 0c20 	rsb	ip, r0, #32
 800e9d2:	fa04 f500 	lsl.w	r5, r4, r0
 800e9d6:	42be      	cmp	r6, r7
 800e9d8:	fa21 f40c 	lsr.w	r4, r1, ip
 800e9dc:	ea45 0504 	orr.w	r5, r5, r4
 800e9e0:	bf8c      	ite	hi
 800e9e2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e9e6:	2400      	movls	r4, #0
 800e9e8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e9ec:	fa01 f000 	lsl.w	r0, r1, r0
 800e9f0:	fa24 f40c 	lsr.w	r4, r4, ip
 800e9f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e9f8:	ea40 0204 	orr.w	r2, r0, r4
 800e9fc:	e7db      	b.n	800e9b6 <__b2d+0x4a>
 800e9fe:	ea44 030c 	orr.w	r3, r4, ip
 800ea02:	460a      	mov	r2, r1
 800ea04:	e7d7      	b.n	800e9b6 <__b2d+0x4a>
 800ea06:	bf00      	nop
 800ea08:	3ff00000 	.word	0x3ff00000

0800ea0c <__d2b>:
 800ea0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea10:	4689      	mov	r9, r1
 800ea12:	2101      	movs	r1, #1
 800ea14:	ec57 6b10 	vmov	r6, r7, d0
 800ea18:	4690      	mov	r8, r2
 800ea1a:	f7ff fc09 	bl	800e230 <_Balloc>
 800ea1e:	4604      	mov	r4, r0
 800ea20:	b930      	cbnz	r0, 800ea30 <__d2b+0x24>
 800ea22:	4602      	mov	r2, r0
 800ea24:	4b25      	ldr	r3, [pc, #148]	; (800eabc <__d2b+0xb0>)
 800ea26:	4826      	ldr	r0, [pc, #152]	; (800eac0 <__d2b+0xb4>)
 800ea28:	f240 310a 	movw	r1, #778	; 0x30a
 800ea2c:	f7fe f9b8 	bl	800cda0 <__assert_func>
 800ea30:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ea34:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea38:	bb35      	cbnz	r5, 800ea88 <__d2b+0x7c>
 800ea3a:	2e00      	cmp	r6, #0
 800ea3c:	9301      	str	r3, [sp, #4]
 800ea3e:	d028      	beq.n	800ea92 <__d2b+0x86>
 800ea40:	4668      	mov	r0, sp
 800ea42:	9600      	str	r6, [sp, #0]
 800ea44:	f7ff fd06 	bl	800e454 <__lo0bits>
 800ea48:	9900      	ldr	r1, [sp, #0]
 800ea4a:	b300      	cbz	r0, 800ea8e <__d2b+0x82>
 800ea4c:	9a01      	ldr	r2, [sp, #4]
 800ea4e:	f1c0 0320 	rsb	r3, r0, #32
 800ea52:	fa02 f303 	lsl.w	r3, r2, r3
 800ea56:	430b      	orrs	r3, r1
 800ea58:	40c2      	lsrs	r2, r0
 800ea5a:	6163      	str	r3, [r4, #20]
 800ea5c:	9201      	str	r2, [sp, #4]
 800ea5e:	9b01      	ldr	r3, [sp, #4]
 800ea60:	61a3      	str	r3, [r4, #24]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	bf14      	ite	ne
 800ea66:	2202      	movne	r2, #2
 800ea68:	2201      	moveq	r2, #1
 800ea6a:	6122      	str	r2, [r4, #16]
 800ea6c:	b1d5      	cbz	r5, 800eaa4 <__d2b+0x98>
 800ea6e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ea72:	4405      	add	r5, r0
 800ea74:	f8c9 5000 	str.w	r5, [r9]
 800ea78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ea7c:	f8c8 0000 	str.w	r0, [r8]
 800ea80:	4620      	mov	r0, r4
 800ea82:	b003      	add	sp, #12
 800ea84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea8c:	e7d5      	b.n	800ea3a <__d2b+0x2e>
 800ea8e:	6161      	str	r1, [r4, #20]
 800ea90:	e7e5      	b.n	800ea5e <__d2b+0x52>
 800ea92:	a801      	add	r0, sp, #4
 800ea94:	f7ff fcde 	bl	800e454 <__lo0bits>
 800ea98:	9b01      	ldr	r3, [sp, #4]
 800ea9a:	6163      	str	r3, [r4, #20]
 800ea9c:	2201      	movs	r2, #1
 800ea9e:	6122      	str	r2, [r4, #16]
 800eaa0:	3020      	adds	r0, #32
 800eaa2:	e7e3      	b.n	800ea6c <__d2b+0x60>
 800eaa4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eaa8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eaac:	f8c9 0000 	str.w	r0, [r9]
 800eab0:	6918      	ldr	r0, [r3, #16]
 800eab2:	f7ff fcaf 	bl	800e414 <__hi0bits>
 800eab6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eaba:	e7df      	b.n	800ea7c <__d2b+0x70>
 800eabc:	08010da9 	.word	0x08010da9
 800eac0:	08010e34 	.word	0x08010e34

0800eac4 <__ratio>:
 800eac4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eac8:	4688      	mov	r8, r1
 800eaca:	4669      	mov	r1, sp
 800eacc:	4681      	mov	r9, r0
 800eace:	f7ff ff4d 	bl	800e96c <__b2d>
 800ead2:	a901      	add	r1, sp, #4
 800ead4:	4640      	mov	r0, r8
 800ead6:	ec55 4b10 	vmov	r4, r5, d0
 800eada:	f7ff ff47 	bl	800e96c <__b2d>
 800eade:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eae2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800eae6:	eba3 0c02 	sub.w	ip, r3, r2
 800eaea:	e9dd 3200 	ldrd	r3, r2, [sp]
 800eaee:	1a9b      	subs	r3, r3, r2
 800eaf0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800eaf4:	ec51 0b10 	vmov	r0, r1, d0
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	bfd6      	itet	le
 800eafc:	460a      	movle	r2, r1
 800eafe:	462a      	movgt	r2, r5
 800eb00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800eb04:	468b      	mov	fp, r1
 800eb06:	462f      	mov	r7, r5
 800eb08:	bfd4      	ite	le
 800eb0a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800eb0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800eb12:	4620      	mov	r0, r4
 800eb14:	ee10 2a10 	vmov	r2, s0
 800eb18:	465b      	mov	r3, fp
 800eb1a:	4639      	mov	r1, r7
 800eb1c:	f7f1 feae 	bl	800087c <__aeabi_ddiv>
 800eb20:	ec41 0b10 	vmov	d0, r0, r1
 800eb24:	b003      	add	sp, #12
 800eb26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800eb2a <__copybits>:
 800eb2a:	3901      	subs	r1, #1
 800eb2c:	b570      	push	{r4, r5, r6, lr}
 800eb2e:	1149      	asrs	r1, r1, #5
 800eb30:	6914      	ldr	r4, [r2, #16]
 800eb32:	3101      	adds	r1, #1
 800eb34:	f102 0314 	add.w	r3, r2, #20
 800eb38:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800eb3c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800eb40:	1f05      	subs	r5, r0, #4
 800eb42:	42a3      	cmp	r3, r4
 800eb44:	d30c      	bcc.n	800eb60 <__copybits+0x36>
 800eb46:	1aa3      	subs	r3, r4, r2
 800eb48:	3b11      	subs	r3, #17
 800eb4a:	f023 0303 	bic.w	r3, r3, #3
 800eb4e:	3211      	adds	r2, #17
 800eb50:	42a2      	cmp	r2, r4
 800eb52:	bf88      	it	hi
 800eb54:	2300      	movhi	r3, #0
 800eb56:	4418      	add	r0, r3
 800eb58:	2300      	movs	r3, #0
 800eb5a:	4288      	cmp	r0, r1
 800eb5c:	d305      	bcc.n	800eb6a <__copybits+0x40>
 800eb5e:	bd70      	pop	{r4, r5, r6, pc}
 800eb60:	f853 6b04 	ldr.w	r6, [r3], #4
 800eb64:	f845 6f04 	str.w	r6, [r5, #4]!
 800eb68:	e7eb      	b.n	800eb42 <__copybits+0x18>
 800eb6a:	f840 3b04 	str.w	r3, [r0], #4
 800eb6e:	e7f4      	b.n	800eb5a <__copybits+0x30>

0800eb70 <__any_on>:
 800eb70:	f100 0214 	add.w	r2, r0, #20
 800eb74:	6900      	ldr	r0, [r0, #16]
 800eb76:	114b      	asrs	r3, r1, #5
 800eb78:	4298      	cmp	r0, r3
 800eb7a:	b510      	push	{r4, lr}
 800eb7c:	db11      	blt.n	800eba2 <__any_on+0x32>
 800eb7e:	dd0a      	ble.n	800eb96 <__any_on+0x26>
 800eb80:	f011 011f 	ands.w	r1, r1, #31
 800eb84:	d007      	beq.n	800eb96 <__any_on+0x26>
 800eb86:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800eb8a:	fa24 f001 	lsr.w	r0, r4, r1
 800eb8e:	fa00 f101 	lsl.w	r1, r0, r1
 800eb92:	428c      	cmp	r4, r1
 800eb94:	d10b      	bne.n	800ebae <__any_on+0x3e>
 800eb96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800eb9a:	4293      	cmp	r3, r2
 800eb9c:	d803      	bhi.n	800eba6 <__any_on+0x36>
 800eb9e:	2000      	movs	r0, #0
 800eba0:	bd10      	pop	{r4, pc}
 800eba2:	4603      	mov	r3, r0
 800eba4:	e7f7      	b.n	800eb96 <__any_on+0x26>
 800eba6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ebaa:	2900      	cmp	r1, #0
 800ebac:	d0f5      	beq.n	800eb9a <__any_on+0x2a>
 800ebae:	2001      	movs	r0, #1
 800ebb0:	e7f6      	b.n	800eba0 <__any_on+0x30>

0800ebb2 <_calloc_r>:
 800ebb2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ebb4:	fba1 2402 	umull	r2, r4, r1, r2
 800ebb8:	b94c      	cbnz	r4, 800ebce <_calloc_r+0x1c>
 800ebba:	4611      	mov	r1, r2
 800ebbc:	9201      	str	r2, [sp, #4]
 800ebbe:	f000 f87b 	bl	800ecb8 <_malloc_r>
 800ebc2:	9a01      	ldr	r2, [sp, #4]
 800ebc4:	4605      	mov	r5, r0
 800ebc6:	b930      	cbnz	r0, 800ebd6 <_calloc_r+0x24>
 800ebc8:	4628      	mov	r0, r5
 800ebca:	b003      	add	sp, #12
 800ebcc:	bd30      	pop	{r4, r5, pc}
 800ebce:	220c      	movs	r2, #12
 800ebd0:	6002      	str	r2, [r0, #0]
 800ebd2:	2500      	movs	r5, #0
 800ebd4:	e7f8      	b.n	800ebc8 <_calloc_r+0x16>
 800ebd6:	4621      	mov	r1, r4
 800ebd8:	f7fc fade 	bl	800b198 <memset>
 800ebdc:	e7f4      	b.n	800ebc8 <_calloc_r+0x16>
	...

0800ebe0 <_free_r>:
 800ebe0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ebe2:	2900      	cmp	r1, #0
 800ebe4:	d044      	beq.n	800ec70 <_free_r+0x90>
 800ebe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ebea:	9001      	str	r0, [sp, #4]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	f1a1 0404 	sub.w	r4, r1, #4
 800ebf2:	bfb8      	it	lt
 800ebf4:	18e4      	addlt	r4, r4, r3
 800ebf6:	f000 fec7 	bl	800f988 <__malloc_lock>
 800ebfa:	4a1e      	ldr	r2, [pc, #120]	; (800ec74 <_free_r+0x94>)
 800ebfc:	9801      	ldr	r0, [sp, #4]
 800ebfe:	6813      	ldr	r3, [r2, #0]
 800ec00:	b933      	cbnz	r3, 800ec10 <_free_r+0x30>
 800ec02:	6063      	str	r3, [r4, #4]
 800ec04:	6014      	str	r4, [r2, #0]
 800ec06:	b003      	add	sp, #12
 800ec08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec0c:	f000 bec2 	b.w	800f994 <__malloc_unlock>
 800ec10:	42a3      	cmp	r3, r4
 800ec12:	d908      	bls.n	800ec26 <_free_r+0x46>
 800ec14:	6825      	ldr	r5, [r4, #0]
 800ec16:	1961      	adds	r1, r4, r5
 800ec18:	428b      	cmp	r3, r1
 800ec1a:	bf01      	itttt	eq
 800ec1c:	6819      	ldreq	r1, [r3, #0]
 800ec1e:	685b      	ldreq	r3, [r3, #4]
 800ec20:	1949      	addeq	r1, r1, r5
 800ec22:	6021      	streq	r1, [r4, #0]
 800ec24:	e7ed      	b.n	800ec02 <_free_r+0x22>
 800ec26:	461a      	mov	r2, r3
 800ec28:	685b      	ldr	r3, [r3, #4]
 800ec2a:	b10b      	cbz	r3, 800ec30 <_free_r+0x50>
 800ec2c:	42a3      	cmp	r3, r4
 800ec2e:	d9fa      	bls.n	800ec26 <_free_r+0x46>
 800ec30:	6811      	ldr	r1, [r2, #0]
 800ec32:	1855      	adds	r5, r2, r1
 800ec34:	42a5      	cmp	r5, r4
 800ec36:	d10b      	bne.n	800ec50 <_free_r+0x70>
 800ec38:	6824      	ldr	r4, [r4, #0]
 800ec3a:	4421      	add	r1, r4
 800ec3c:	1854      	adds	r4, r2, r1
 800ec3e:	42a3      	cmp	r3, r4
 800ec40:	6011      	str	r1, [r2, #0]
 800ec42:	d1e0      	bne.n	800ec06 <_free_r+0x26>
 800ec44:	681c      	ldr	r4, [r3, #0]
 800ec46:	685b      	ldr	r3, [r3, #4]
 800ec48:	6053      	str	r3, [r2, #4]
 800ec4a:	4421      	add	r1, r4
 800ec4c:	6011      	str	r1, [r2, #0]
 800ec4e:	e7da      	b.n	800ec06 <_free_r+0x26>
 800ec50:	d902      	bls.n	800ec58 <_free_r+0x78>
 800ec52:	230c      	movs	r3, #12
 800ec54:	6003      	str	r3, [r0, #0]
 800ec56:	e7d6      	b.n	800ec06 <_free_r+0x26>
 800ec58:	6825      	ldr	r5, [r4, #0]
 800ec5a:	1961      	adds	r1, r4, r5
 800ec5c:	428b      	cmp	r3, r1
 800ec5e:	bf04      	itt	eq
 800ec60:	6819      	ldreq	r1, [r3, #0]
 800ec62:	685b      	ldreq	r3, [r3, #4]
 800ec64:	6063      	str	r3, [r4, #4]
 800ec66:	bf04      	itt	eq
 800ec68:	1949      	addeq	r1, r1, r5
 800ec6a:	6021      	streq	r1, [r4, #0]
 800ec6c:	6054      	str	r4, [r2, #4]
 800ec6e:	e7ca      	b.n	800ec06 <_free_r+0x26>
 800ec70:	b003      	add	sp, #12
 800ec72:	bd30      	pop	{r4, r5, pc}
 800ec74:	20000864 	.word	0x20000864

0800ec78 <sbrk_aligned>:
 800ec78:	b570      	push	{r4, r5, r6, lr}
 800ec7a:	4e0e      	ldr	r6, [pc, #56]	; (800ecb4 <sbrk_aligned+0x3c>)
 800ec7c:	460c      	mov	r4, r1
 800ec7e:	6831      	ldr	r1, [r6, #0]
 800ec80:	4605      	mov	r5, r0
 800ec82:	b911      	cbnz	r1, 800ec8a <sbrk_aligned+0x12>
 800ec84:	f000 fb4c 	bl	800f320 <_sbrk_r>
 800ec88:	6030      	str	r0, [r6, #0]
 800ec8a:	4621      	mov	r1, r4
 800ec8c:	4628      	mov	r0, r5
 800ec8e:	f000 fb47 	bl	800f320 <_sbrk_r>
 800ec92:	1c43      	adds	r3, r0, #1
 800ec94:	d00a      	beq.n	800ecac <sbrk_aligned+0x34>
 800ec96:	1cc4      	adds	r4, r0, #3
 800ec98:	f024 0403 	bic.w	r4, r4, #3
 800ec9c:	42a0      	cmp	r0, r4
 800ec9e:	d007      	beq.n	800ecb0 <sbrk_aligned+0x38>
 800eca0:	1a21      	subs	r1, r4, r0
 800eca2:	4628      	mov	r0, r5
 800eca4:	f000 fb3c 	bl	800f320 <_sbrk_r>
 800eca8:	3001      	adds	r0, #1
 800ecaa:	d101      	bne.n	800ecb0 <sbrk_aligned+0x38>
 800ecac:	f04f 34ff 	mov.w	r4, #4294967295
 800ecb0:	4620      	mov	r0, r4
 800ecb2:	bd70      	pop	{r4, r5, r6, pc}
 800ecb4:	20000868 	.word	0x20000868

0800ecb8 <_malloc_r>:
 800ecb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecbc:	1ccd      	adds	r5, r1, #3
 800ecbe:	f025 0503 	bic.w	r5, r5, #3
 800ecc2:	3508      	adds	r5, #8
 800ecc4:	2d0c      	cmp	r5, #12
 800ecc6:	bf38      	it	cc
 800ecc8:	250c      	movcc	r5, #12
 800ecca:	2d00      	cmp	r5, #0
 800eccc:	4607      	mov	r7, r0
 800ecce:	db01      	blt.n	800ecd4 <_malloc_r+0x1c>
 800ecd0:	42a9      	cmp	r1, r5
 800ecd2:	d905      	bls.n	800ece0 <_malloc_r+0x28>
 800ecd4:	230c      	movs	r3, #12
 800ecd6:	603b      	str	r3, [r7, #0]
 800ecd8:	2600      	movs	r6, #0
 800ecda:	4630      	mov	r0, r6
 800ecdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece0:	4e2e      	ldr	r6, [pc, #184]	; (800ed9c <_malloc_r+0xe4>)
 800ece2:	f000 fe51 	bl	800f988 <__malloc_lock>
 800ece6:	6833      	ldr	r3, [r6, #0]
 800ece8:	461c      	mov	r4, r3
 800ecea:	bb34      	cbnz	r4, 800ed3a <_malloc_r+0x82>
 800ecec:	4629      	mov	r1, r5
 800ecee:	4638      	mov	r0, r7
 800ecf0:	f7ff ffc2 	bl	800ec78 <sbrk_aligned>
 800ecf4:	1c43      	adds	r3, r0, #1
 800ecf6:	4604      	mov	r4, r0
 800ecf8:	d14d      	bne.n	800ed96 <_malloc_r+0xde>
 800ecfa:	6834      	ldr	r4, [r6, #0]
 800ecfc:	4626      	mov	r6, r4
 800ecfe:	2e00      	cmp	r6, #0
 800ed00:	d140      	bne.n	800ed84 <_malloc_r+0xcc>
 800ed02:	6823      	ldr	r3, [r4, #0]
 800ed04:	4631      	mov	r1, r6
 800ed06:	4638      	mov	r0, r7
 800ed08:	eb04 0803 	add.w	r8, r4, r3
 800ed0c:	f000 fb08 	bl	800f320 <_sbrk_r>
 800ed10:	4580      	cmp	r8, r0
 800ed12:	d13a      	bne.n	800ed8a <_malloc_r+0xd2>
 800ed14:	6821      	ldr	r1, [r4, #0]
 800ed16:	3503      	adds	r5, #3
 800ed18:	1a6d      	subs	r5, r5, r1
 800ed1a:	f025 0503 	bic.w	r5, r5, #3
 800ed1e:	3508      	adds	r5, #8
 800ed20:	2d0c      	cmp	r5, #12
 800ed22:	bf38      	it	cc
 800ed24:	250c      	movcc	r5, #12
 800ed26:	4629      	mov	r1, r5
 800ed28:	4638      	mov	r0, r7
 800ed2a:	f7ff ffa5 	bl	800ec78 <sbrk_aligned>
 800ed2e:	3001      	adds	r0, #1
 800ed30:	d02b      	beq.n	800ed8a <_malloc_r+0xd2>
 800ed32:	6823      	ldr	r3, [r4, #0]
 800ed34:	442b      	add	r3, r5
 800ed36:	6023      	str	r3, [r4, #0]
 800ed38:	e00e      	b.n	800ed58 <_malloc_r+0xa0>
 800ed3a:	6822      	ldr	r2, [r4, #0]
 800ed3c:	1b52      	subs	r2, r2, r5
 800ed3e:	d41e      	bmi.n	800ed7e <_malloc_r+0xc6>
 800ed40:	2a0b      	cmp	r2, #11
 800ed42:	d916      	bls.n	800ed72 <_malloc_r+0xba>
 800ed44:	1961      	adds	r1, r4, r5
 800ed46:	42a3      	cmp	r3, r4
 800ed48:	6025      	str	r5, [r4, #0]
 800ed4a:	bf18      	it	ne
 800ed4c:	6059      	strne	r1, [r3, #4]
 800ed4e:	6863      	ldr	r3, [r4, #4]
 800ed50:	bf08      	it	eq
 800ed52:	6031      	streq	r1, [r6, #0]
 800ed54:	5162      	str	r2, [r4, r5]
 800ed56:	604b      	str	r3, [r1, #4]
 800ed58:	4638      	mov	r0, r7
 800ed5a:	f104 060b 	add.w	r6, r4, #11
 800ed5e:	f000 fe19 	bl	800f994 <__malloc_unlock>
 800ed62:	f026 0607 	bic.w	r6, r6, #7
 800ed66:	1d23      	adds	r3, r4, #4
 800ed68:	1af2      	subs	r2, r6, r3
 800ed6a:	d0b6      	beq.n	800ecda <_malloc_r+0x22>
 800ed6c:	1b9b      	subs	r3, r3, r6
 800ed6e:	50a3      	str	r3, [r4, r2]
 800ed70:	e7b3      	b.n	800ecda <_malloc_r+0x22>
 800ed72:	6862      	ldr	r2, [r4, #4]
 800ed74:	42a3      	cmp	r3, r4
 800ed76:	bf0c      	ite	eq
 800ed78:	6032      	streq	r2, [r6, #0]
 800ed7a:	605a      	strne	r2, [r3, #4]
 800ed7c:	e7ec      	b.n	800ed58 <_malloc_r+0xa0>
 800ed7e:	4623      	mov	r3, r4
 800ed80:	6864      	ldr	r4, [r4, #4]
 800ed82:	e7b2      	b.n	800ecea <_malloc_r+0x32>
 800ed84:	4634      	mov	r4, r6
 800ed86:	6876      	ldr	r6, [r6, #4]
 800ed88:	e7b9      	b.n	800ecfe <_malloc_r+0x46>
 800ed8a:	230c      	movs	r3, #12
 800ed8c:	603b      	str	r3, [r7, #0]
 800ed8e:	4638      	mov	r0, r7
 800ed90:	f000 fe00 	bl	800f994 <__malloc_unlock>
 800ed94:	e7a1      	b.n	800ecda <_malloc_r+0x22>
 800ed96:	6025      	str	r5, [r4, #0]
 800ed98:	e7de      	b.n	800ed58 <_malloc_r+0xa0>
 800ed9a:	bf00      	nop
 800ed9c:	20000864 	.word	0x20000864

0800eda0 <__ssputs_r>:
 800eda0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eda4:	688e      	ldr	r6, [r1, #8]
 800eda6:	429e      	cmp	r6, r3
 800eda8:	4682      	mov	sl, r0
 800edaa:	460c      	mov	r4, r1
 800edac:	4690      	mov	r8, r2
 800edae:	461f      	mov	r7, r3
 800edb0:	d838      	bhi.n	800ee24 <__ssputs_r+0x84>
 800edb2:	898a      	ldrh	r2, [r1, #12]
 800edb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800edb8:	d032      	beq.n	800ee20 <__ssputs_r+0x80>
 800edba:	6825      	ldr	r5, [r4, #0]
 800edbc:	6909      	ldr	r1, [r1, #16]
 800edbe:	eba5 0901 	sub.w	r9, r5, r1
 800edc2:	6965      	ldr	r5, [r4, #20]
 800edc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800edc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800edcc:	3301      	adds	r3, #1
 800edce:	444b      	add	r3, r9
 800edd0:	106d      	asrs	r5, r5, #1
 800edd2:	429d      	cmp	r5, r3
 800edd4:	bf38      	it	cc
 800edd6:	461d      	movcc	r5, r3
 800edd8:	0553      	lsls	r3, r2, #21
 800edda:	d531      	bpl.n	800ee40 <__ssputs_r+0xa0>
 800eddc:	4629      	mov	r1, r5
 800edde:	f7ff ff6b 	bl	800ecb8 <_malloc_r>
 800ede2:	4606      	mov	r6, r0
 800ede4:	b950      	cbnz	r0, 800edfc <__ssputs_r+0x5c>
 800ede6:	230c      	movs	r3, #12
 800ede8:	f8ca 3000 	str.w	r3, [sl]
 800edec:	89a3      	ldrh	r3, [r4, #12]
 800edee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800edf2:	81a3      	strh	r3, [r4, #12]
 800edf4:	f04f 30ff 	mov.w	r0, #4294967295
 800edf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edfc:	6921      	ldr	r1, [r4, #16]
 800edfe:	464a      	mov	r2, r9
 800ee00:	f7ff fa08 	bl	800e214 <memcpy>
 800ee04:	89a3      	ldrh	r3, [r4, #12]
 800ee06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ee0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee0e:	81a3      	strh	r3, [r4, #12]
 800ee10:	6126      	str	r6, [r4, #16]
 800ee12:	6165      	str	r5, [r4, #20]
 800ee14:	444e      	add	r6, r9
 800ee16:	eba5 0509 	sub.w	r5, r5, r9
 800ee1a:	6026      	str	r6, [r4, #0]
 800ee1c:	60a5      	str	r5, [r4, #8]
 800ee1e:	463e      	mov	r6, r7
 800ee20:	42be      	cmp	r6, r7
 800ee22:	d900      	bls.n	800ee26 <__ssputs_r+0x86>
 800ee24:	463e      	mov	r6, r7
 800ee26:	6820      	ldr	r0, [r4, #0]
 800ee28:	4632      	mov	r2, r6
 800ee2a:	4641      	mov	r1, r8
 800ee2c:	f000 fd92 	bl	800f954 <memmove>
 800ee30:	68a3      	ldr	r3, [r4, #8]
 800ee32:	1b9b      	subs	r3, r3, r6
 800ee34:	60a3      	str	r3, [r4, #8]
 800ee36:	6823      	ldr	r3, [r4, #0]
 800ee38:	4433      	add	r3, r6
 800ee3a:	6023      	str	r3, [r4, #0]
 800ee3c:	2000      	movs	r0, #0
 800ee3e:	e7db      	b.n	800edf8 <__ssputs_r+0x58>
 800ee40:	462a      	mov	r2, r5
 800ee42:	f000 fdad 	bl	800f9a0 <_realloc_r>
 800ee46:	4606      	mov	r6, r0
 800ee48:	2800      	cmp	r0, #0
 800ee4a:	d1e1      	bne.n	800ee10 <__ssputs_r+0x70>
 800ee4c:	6921      	ldr	r1, [r4, #16]
 800ee4e:	4650      	mov	r0, sl
 800ee50:	f7ff fec6 	bl	800ebe0 <_free_r>
 800ee54:	e7c7      	b.n	800ede6 <__ssputs_r+0x46>
	...

0800ee58 <_svfiprintf_r>:
 800ee58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee5c:	4698      	mov	r8, r3
 800ee5e:	898b      	ldrh	r3, [r1, #12]
 800ee60:	061b      	lsls	r3, r3, #24
 800ee62:	b09d      	sub	sp, #116	; 0x74
 800ee64:	4607      	mov	r7, r0
 800ee66:	460d      	mov	r5, r1
 800ee68:	4614      	mov	r4, r2
 800ee6a:	d50e      	bpl.n	800ee8a <_svfiprintf_r+0x32>
 800ee6c:	690b      	ldr	r3, [r1, #16]
 800ee6e:	b963      	cbnz	r3, 800ee8a <_svfiprintf_r+0x32>
 800ee70:	2140      	movs	r1, #64	; 0x40
 800ee72:	f7ff ff21 	bl	800ecb8 <_malloc_r>
 800ee76:	6028      	str	r0, [r5, #0]
 800ee78:	6128      	str	r0, [r5, #16]
 800ee7a:	b920      	cbnz	r0, 800ee86 <_svfiprintf_r+0x2e>
 800ee7c:	230c      	movs	r3, #12
 800ee7e:	603b      	str	r3, [r7, #0]
 800ee80:	f04f 30ff 	mov.w	r0, #4294967295
 800ee84:	e0d1      	b.n	800f02a <_svfiprintf_r+0x1d2>
 800ee86:	2340      	movs	r3, #64	; 0x40
 800ee88:	616b      	str	r3, [r5, #20]
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ee8e:	2320      	movs	r3, #32
 800ee90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee94:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee98:	2330      	movs	r3, #48	; 0x30
 800ee9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f044 <_svfiprintf_r+0x1ec>
 800ee9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eea2:	f04f 0901 	mov.w	r9, #1
 800eea6:	4623      	mov	r3, r4
 800eea8:	469a      	mov	sl, r3
 800eeaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eeae:	b10a      	cbz	r2, 800eeb4 <_svfiprintf_r+0x5c>
 800eeb0:	2a25      	cmp	r2, #37	; 0x25
 800eeb2:	d1f9      	bne.n	800eea8 <_svfiprintf_r+0x50>
 800eeb4:	ebba 0b04 	subs.w	fp, sl, r4
 800eeb8:	d00b      	beq.n	800eed2 <_svfiprintf_r+0x7a>
 800eeba:	465b      	mov	r3, fp
 800eebc:	4622      	mov	r2, r4
 800eebe:	4629      	mov	r1, r5
 800eec0:	4638      	mov	r0, r7
 800eec2:	f7ff ff6d 	bl	800eda0 <__ssputs_r>
 800eec6:	3001      	adds	r0, #1
 800eec8:	f000 80aa 	beq.w	800f020 <_svfiprintf_r+0x1c8>
 800eecc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eece:	445a      	add	r2, fp
 800eed0:	9209      	str	r2, [sp, #36]	; 0x24
 800eed2:	f89a 3000 	ldrb.w	r3, [sl]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	f000 80a2 	beq.w	800f020 <_svfiprintf_r+0x1c8>
 800eedc:	2300      	movs	r3, #0
 800eede:	f04f 32ff 	mov.w	r2, #4294967295
 800eee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eee6:	f10a 0a01 	add.w	sl, sl, #1
 800eeea:	9304      	str	r3, [sp, #16]
 800eeec:	9307      	str	r3, [sp, #28]
 800eeee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eef2:	931a      	str	r3, [sp, #104]	; 0x68
 800eef4:	4654      	mov	r4, sl
 800eef6:	2205      	movs	r2, #5
 800eef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eefc:	4851      	ldr	r0, [pc, #324]	; (800f044 <_svfiprintf_r+0x1ec>)
 800eefe:	f7f1 f987 	bl	8000210 <memchr>
 800ef02:	9a04      	ldr	r2, [sp, #16]
 800ef04:	b9d8      	cbnz	r0, 800ef3e <_svfiprintf_r+0xe6>
 800ef06:	06d0      	lsls	r0, r2, #27
 800ef08:	bf44      	itt	mi
 800ef0a:	2320      	movmi	r3, #32
 800ef0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef10:	0711      	lsls	r1, r2, #28
 800ef12:	bf44      	itt	mi
 800ef14:	232b      	movmi	r3, #43	; 0x2b
 800ef16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ef1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ef20:	d015      	beq.n	800ef4e <_svfiprintf_r+0xf6>
 800ef22:	9a07      	ldr	r2, [sp, #28]
 800ef24:	4654      	mov	r4, sl
 800ef26:	2000      	movs	r0, #0
 800ef28:	f04f 0c0a 	mov.w	ip, #10
 800ef2c:	4621      	mov	r1, r4
 800ef2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef32:	3b30      	subs	r3, #48	; 0x30
 800ef34:	2b09      	cmp	r3, #9
 800ef36:	d94e      	bls.n	800efd6 <_svfiprintf_r+0x17e>
 800ef38:	b1b0      	cbz	r0, 800ef68 <_svfiprintf_r+0x110>
 800ef3a:	9207      	str	r2, [sp, #28]
 800ef3c:	e014      	b.n	800ef68 <_svfiprintf_r+0x110>
 800ef3e:	eba0 0308 	sub.w	r3, r0, r8
 800ef42:	fa09 f303 	lsl.w	r3, r9, r3
 800ef46:	4313      	orrs	r3, r2
 800ef48:	9304      	str	r3, [sp, #16]
 800ef4a:	46a2      	mov	sl, r4
 800ef4c:	e7d2      	b.n	800eef4 <_svfiprintf_r+0x9c>
 800ef4e:	9b03      	ldr	r3, [sp, #12]
 800ef50:	1d19      	adds	r1, r3, #4
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	9103      	str	r1, [sp, #12]
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	bfbb      	ittet	lt
 800ef5a:	425b      	neglt	r3, r3
 800ef5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ef60:	9307      	strge	r3, [sp, #28]
 800ef62:	9307      	strlt	r3, [sp, #28]
 800ef64:	bfb8      	it	lt
 800ef66:	9204      	strlt	r2, [sp, #16]
 800ef68:	7823      	ldrb	r3, [r4, #0]
 800ef6a:	2b2e      	cmp	r3, #46	; 0x2e
 800ef6c:	d10c      	bne.n	800ef88 <_svfiprintf_r+0x130>
 800ef6e:	7863      	ldrb	r3, [r4, #1]
 800ef70:	2b2a      	cmp	r3, #42	; 0x2a
 800ef72:	d135      	bne.n	800efe0 <_svfiprintf_r+0x188>
 800ef74:	9b03      	ldr	r3, [sp, #12]
 800ef76:	1d1a      	adds	r2, r3, #4
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	9203      	str	r2, [sp, #12]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	bfb8      	it	lt
 800ef80:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef84:	3402      	adds	r4, #2
 800ef86:	9305      	str	r3, [sp, #20]
 800ef88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f054 <_svfiprintf_r+0x1fc>
 800ef8c:	7821      	ldrb	r1, [r4, #0]
 800ef8e:	2203      	movs	r2, #3
 800ef90:	4650      	mov	r0, sl
 800ef92:	f7f1 f93d 	bl	8000210 <memchr>
 800ef96:	b140      	cbz	r0, 800efaa <_svfiprintf_r+0x152>
 800ef98:	2340      	movs	r3, #64	; 0x40
 800ef9a:	eba0 000a 	sub.w	r0, r0, sl
 800ef9e:	fa03 f000 	lsl.w	r0, r3, r0
 800efa2:	9b04      	ldr	r3, [sp, #16]
 800efa4:	4303      	orrs	r3, r0
 800efa6:	3401      	adds	r4, #1
 800efa8:	9304      	str	r3, [sp, #16]
 800efaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efae:	4826      	ldr	r0, [pc, #152]	; (800f048 <_svfiprintf_r+0x1f0>)
 800efb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800efb4:	2206      	movs	r2, #6
 800efb6:	f7f1 f92b 	bl	8000210 <memchr>
 800efba:	2800      	cmp	r0, #0
 800efbc:	d038      	beq.n	800f030 <_svfiprintf_r+0x1d8>
 800efbe:	4b23      	ldr	r3, [pc, #140]	; (800f04c <_svfiprintf_r+0x1f4>)
 800efc0:	bb1b      	cbnz	r3, 800f00a <_svfiprintf_r+0x1b2>
 800efc2:	9b03      	ldr	r3, [sp, #12]
 800efc4:	3307      	adds	r3, #7
 800efc6:	f023 0307 	bic.w	r3, r3, #7
 800efca:	3308      	adds	r3, #8
 800efcc:	9303      	str	r3, [sp, #12]
 800efce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efd0:	4433      	add	r3, r6
 800efd2:	9309      	str	r3, [sp, #36]	; 0x24
 800efd4:	e767      	b.n	800eea6 <_svfiprintf_r+0x4e>
 800efd6:	fb0c 3202 	mla	r2, ip, r2, r3
 800efda:	460c      	mov	r4, r1
 800efdc:	2001      	movs	r0, #1
 800efde:	e7a5      	b.n	800ef2c <_svfiprintf_r+0xd4>
 800efe0:	2300      	movs	r3, #0
 800efe2:	3401      	adds	r4, #1
 800efe4:	9305      	str	r3, [sp, #20]
 800efe6:	4619      	mov	r1, r3
 800efe8:	f04f 0c0a 	mov.w	ip, #10
 800efec:	4620      	mov	r0, r4
 800efee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eff2:	3a30      	subs	r2, #48	; 0x30
 800eff4:	2a09      	cmp	r2, #9
 800eff6:	d903      	bls.n	800f000 <_svfiprintf_r+0x1a8>
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d0c5      	beq.n	800ef88 <_svfiprintf_r+0x130>
 800effc:	9105      	str	r1, [sp, #20]
 800effe:	e7c3      	b.n	800ef88 <_svfiprintf_r+0x130>
 800f000:	fb0c 2101 	mla	r1, ip, r1, r2
 800f004:	4604      	mov	r4, r0
 800f006:	2301      	movs	r3, #1
 800f008:	e7f0      	b.n	800efec <_svfiprintf_r+0x194>
 800f00a:	ab03      	add	r3, sp, #12
 800f00c:	9300      	str	r3, [sp, #0]
 800f00e:	462a      	mov	r2, r5
 800f010:	4b0f      	ldr	r3, [pc, #60]	; (800f050 <_svfiprintf_r+0x1f8>)
 800f012:	a904      	add	r1, sp, #16
 800f014:	4638      	mov	r0, r7
 800f016:	f7fc f967 	bl	800b2e8 <_printf_float>
 800f01a:	1c42      	adds	r2, r0, #1
 800f01c:	4606      	mov	r6, r0
 800f01e:	d1d6      	bne.n	800efce <_svfiprintf_r+0x176>
 800f020:	89ab      	ldrh	r3, [r5, #12]
 800f022:	065b      	lsls	r3, r3, #25
 800f024:	f53f af2c 	bmi.w	800ee80 <_svfiprintf_r+0x28>
 800f028:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f02a:	b01d      	add	sp, #116	; 0x74
 800f02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f030:	ab03      	add	r3, sp, #12
 800f032:	9300      	str	r3, [sp, #0]
 800f034:	462a      	mov	r2, r5
 800f036:	4b06      	ldr	r3, [pc, #24]	; (800f050 <_svfiprintf_r+0x1f8>)
 800f038:	a904      	add	r1, sp, #16
 800f03a:	4638      	mov	r0, r7
 800f03c:	f7fc fbf8 	bl	800b830 <_printf_i>
 800f040:	e7eb      	b.n	800f01a <_svfiprintf_r+0x1c2>
 800f042:	bf00      	nop
 800f044:	08010f8c 	.word	0x08010f8c
 800f048:	08010f96 	.word	0x08010f96
 800f04c:	0800b2e9 	.word	0x0800b2e9
 800f050:	0800eda1 	.word	0x0800eda1
 800f054:	08010f92 	.word	0x08010f92

0800f058 <__sfputc_r>:
 800f058:	6893      	ldr	r3, [r2, #8]
 800f05a:	3b01      	subs	r3, #1
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	b410      	push	{r4}
 800f060:	6093      	str	r3, [r2, #8]
 800f062:	da08      	bge.n	800f076 <__sfputc_r+0x1e>
 800f064:	6994      	ldr	r4, [r2, #24]
 800f066:	42a3      	cmp	r3, r4
 800f068:	db01      	blt.n	800f06e <__sfputc_r+0x16>
 800f06a:	290a      	cmp	r1, #10
 800f06c:	d103      	bne.n	800f076 <__sfputc_r+0x1e>
 800f06e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f072:	f000 b979 	b.w	800f368 <__swbuf_r>
 800f076:	6813      	ldr	r3, [r2, #0]
 800f078:	1c58      	adds	r0, r3, #1
 800f07a:	6010      	str	r0, [r2, #0]
 800f07c:	7019      	strb	r1, [r3, #0]
 800f07e:	4608      	mov	r0, r1
 800f080:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f084:	4770      	bx	lr

0800f086 <__sfputs_r>:
 800f086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f088:	4606      	mov	r6, r0
 800f08a:	460f      	mov	r7, r1
 800f08c:	4614      	mov	r4, r2
 800f08e:	18d5      	adds	r5, r2, r3
 800f090:	42ac      	cmp	r4, r5
 800f092:	d101      	bne.n	800f098 <__sfputs_r+0x12>
 800f094:	2000      	movs	r0, #0
 800f096:	e007      	b.n	800f0a8 <__sfputs_r+0x22>
 800f098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f09c:	463a      	mov	r2, r7
 800f09e:	4630      	mov	r0, r6
 800f0a0:	f7ff ffda 	bl	800f058 <__sfputc_r>
 800f0a4:	1c43      	adds	r3, r0, #1
 800f0a6:	d1f3      	bne.n	800f090 <__sfputs_r+0xa>
 800f0a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f0ac <_vfiprintf_r>:
 800f0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b0:	460d      	mov	r5, r1
 800f0b2:	b09d      	sub	sp, #116	; 0x74
 800f0b4:	4614      	mov	r4, r2
 800f0b6:	4698      	mov	r8, r3
 800f0b8:	4606      	mov	r6, r0
 800f0ba:	b118      	cbz	r0, 800f0c4 <_vfiprintf_r+0x18>
 800f0bc:	6983      	ldr	r3, [r0, #24]
 800f0be:	b90b      	cbnz	r3, 800f0c4 <_vfiprintf_r+0x18>
 800f0c0:	f000 fb42 	bl	800f748 <__sinit>
 800f0c4:	4b89      	ldr	r3, [pc, #548]	; (800f2ec <_vfiprintf_r+0x240>)
 800f0c6:	429d      	cmp	r5, r3
 800f0c8:	d11b      	bne.n	800f102 <_vfiprintf_r+0x56>
 800f0ca:	6875      	ldr	r5, [r6, #4]
 800f0cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0ce:	07d9      	lsls	r1, r3, #31
 800f0d0:	d405      	bmi.n	800f0de <_vfiprintf_r+0x32>
 800f0d2:	89ab      	ldrh	r3, [r5, #12]
 800f0d4:	059a      	lsls	r2, r3, #22
 800f0d6:	d402      	bmi.n	800f0de <_vfiprintf_r+0x32>
 800f0d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0da:	f000 fbd3 	bl	800f884 <__retarget_lock_acquire_recursive>
 800f0de:	89ab      	ldrh	r3, [r5, #12]
 800f0e0:	071b      	lsls	r3, r3, #28
 800f0e2:	d501      	bpl.n	800f0e8 <_vfiprintf_r+0x3c>
 800f0e4:	692b      	ldr	r3, [r5, #16]
 800f0e6:	b9eb      	cbnz	r3, 800f124 <_vfiprintf_r+0x78>
 800f0e8:	4629      	mov	r1, r5
 800f0ea:	4630      	mov	r0, r6
 800f0ec:	f000 f99c 	bl	800f428 <__swsetup_r>
 800f0f0:	b1c0      	cbz	r0, 800f124 <_vfiprintf_r+0x78>
 800f0f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0f4:	07dc      	lsls	r4, r3, #31
 800f0f6:	d50e      	bpl.n	800f116 <_vfiprintf_r+0x6a>
 800f0f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0fc:	b01d      	add	sp, #116	; 0x74
 800f0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f102:	4b7b      	ldr	r3, [pc, #492]	; (800f2f0 <_vfiprintf_r+0x244>)
 800f104:	429d      	cmp	r5, r3
 800f106:	d101      	bne.n	800f10c <_vfiprintf_r+0x60>
 800f108:	68b5      	ldr	r5, [r6, #8]
 800f10a:	e7df      	b.n	800f0cc <_vfiprintf_r+0x20>
 800f10c:	4b79      	ldr	r3, [pc, #484]	; (800f2f4 <_vfiprintf_r+0x248>)
 800f10e:	429d      	cmp	r5, r3
 800f110:	bf08      	it	eq
 800f112:	68f5      	ldreq	r5, [r6, #12]
 800f114:	e7da      	b.n	800f0cc <_vfiprintf_r+0x20>
 800f116:	89ab      	ldrh	r3, [r5, #12]
 800f118:	0598      	lsls	r0, r3, #22
 800f11a:	d4ed      	bmi.n	800f0f8 <_vfiprintf_r+0x4c>
 800f11c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f11e:	f000 fbb2 	bl	800f886 <__retarget_lock_release_recursive>
 800f122:	e7e9      	b.n	800f0f8 <_vfiprintf_r+0x4c>
 800f124:	2300      	movs	r3, #0
 800f126:	9309      	str	r3, [sp, #36]	; 0x24
 800f128:	2320      	movs	r3, #32
 800f12a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f12e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f132:	2330      	movs	r3, #48	; 0x30
 800f134:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f2f8 <_vfiprintf_r+0x24c>
 800f138:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f13c:	f04f 0901 	mov.w	r9, #1
 800f140:	4623      	mov	r3, r4
 800f142:	469a      	mov	sl, r3
 800f144:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f148:	b10a      	cbz	r2, 800f14e <_vfiprintf_r+0xa2>
 800f14a:	2a25      	cmp	r2, #37	; 0x25
 800f14c:	d1f9      	bne.n	800f142 <_vfiprintf_r+0x96>
 800f14e:	ebba 0b04 	subs.w	fp, sl, r4
 800f152:	d00b      	beq.n	800f16c <_vfiprintf_r+0xc0>
 800f154:	465b      	mov	r3, fp
 800f156:	4622      	mov	r2, r4
 800f158:	4629      	mov	r1, r5
 800f15a:	4630      	mov	r0, r6
 800f15c:	f7ff ff93 	bl	800f086 <__sfputs_r>
 800f160:	3001      	adds	r0, #1
 800f162:	f000 80aa 	beq.w	800f2ba <_vfiprintf_r+0x20e>
 800f166:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f168:	445a      	add	r2, fp
 800f16a:	9209      	str	r2, [sp, #36]	; 0x24
 800f16c:	f89a 3000 	ldrb.w	r3, [sl]
 800f170:	2b00      	cmp	r3, #0
 800f172:	f000 80a2 	beq.w	800f2ba <_vfiprintf_r+0x20e>
 800f176:	2300      	movs	r3, #0
 800f178:	f04f 32ff 	mov.w	r2, #4294967295
 800f17c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f180:	f10a 0a01 	add.w	sl, sl, #1
 800f184:	9304      	str	r3, [sp, #16]
 800f186:	9307      	str	r3, [sp, #28]
 800f188:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f18c:	931a      	str	r3, [sp, #104]	; 0x68
 800f18e:	4654      	mov	r4, sl
 800f190:	2205      	movs	r2, #5
 800f192:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f196:	4858      	ldr	r0, [pc, #352]	; (800f2f8 <_vfiprintf_r+0x24c>)
 800f198:	f7f1 f83a 	bl	8000210 <memchr>
 800f19c:	9a04      	ldr	r2, [sp, #16]
 800f19e:	b9d8      	cbnz	r0, 800f1d8 <_vfiprintf_r+0x12c>
 800f1a0:	06d1      	lsls	r1, r2, #27
 800f1a2:	bf44      	itt	mi
 800f1a4:	2320      	movmi	r3, #32
 800f1a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1aa:	0713      	lsls	r3, r2, #28
 800f1ac:	bf44      	itt	mi
 800f1ae:	232b      	movmi	r3, #43	; 0x2b
 800f1b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1b4:	f89a 3000 	ldrb.w	r3, [sl]
 800f1b8:	2b2a      	cmp	r3, #42	; 0x2a
 800f1ba:	d015      	beq.n	800f1e8 <_vfiprintf_r+0x13c>
 800f1bc:	9a07      	ldr	r2, [sp, #28]
 800f1be:	4654      	mov	r4, sl
 800f1c0:	2000      	movs	r0, #0
 800f1c2:	f04f 0c0a 	mov.w	ip, #10
 800f1c6:	4621      	mov	r1, r4
 800f1c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1cc:	3b30      	subs	r3, #48	; 0x30
 800f1ce:	2b09      	cmp	r3, #9
 800f1d0:	d94e      	bls.n	800f270 <_vfiprintf_r+0x1c4>
 800f1d2:	b1b0      	cbz	r0, 800f202 <_vfiprintf_r+0x156>
 800f1d4:	9207      	str	r2, [sp, #28]
 800f1d6:	e014      	b.n	800f202 <_vfiprintf_r+0x156>
 800f1d8:	eba0 0308 	sub.w	r3, r0, r8
 800f1dc:	fa09 f303 	lsl.w	r3, r9, r3
 800f1e0:	4313      	orrs	r3, r2
 800f1e2:	9304      	str	r3, [sp, #16]
 800f1e4:	46a2      	mov	sl, r4
 800f1e6:	e7d2      	b.n	800f18e <_vfiprintf_r+0xe2>
 800f1e8:	9b03      	ldr	r3, [sp, #12]
 800f1ea:	1d19      	adds	r1, r3, #4
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	9103      	str	r1, [sp, #12]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	bfbb      	ittet	lt
 800f1f4:	425b      	neglt	r3, r3
 800f1f6:	f042 0202 	orrlt.w	r2, r2, #2
 800f1fa:	9307      	strge	r3, [sp, #28]
 800f1fc:	9307      	strlt	r3, [sp, #28]
 800f1fe:	bfb8      	it	lt
 800f200:	9204      	strlt	r2, [sp, #16]
 800f202:	7823      	ldrb	r3, [r4, #0]
 800f204:	2b2e      	cmp	r3, #46	; 0x2e
 800f206:	d10c      	bne.n	800f222 <_vfiprintf_r+0x176>
 800f208:	7863      	ldrb	r3, [r4, #1]
 800f20a:	2b2a      	cmp	r3, #42	; 0x2a
 800f20c:	d135      	bne.n	800f27a <_vfiprintf_r+0x1ce>
 800f20e:	9b03      	ldr	r3, [sp, #12]
 800f210:	1d1a      	adds	r2, r3, #4
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	9203      	str	r2, [sp, #12]
 800f216:	2b00      	cmp	r3, #0
 800f218:	bfb8      	it	lt
 800f21a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f21e:	3402      	adds	r4, #2
 800f220:	9305      	str	r3, [sp, #20]
 800f222:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f308 <_vfiprintf_r+0x25c>
 800f226:	7821      	ldrb	r1, [r4, #0]
 800f228:	2203      	movs	r2, #3
 800f22a:	4650      	mov	r0, sl
 800f22c:	f7f0 fff0 	bl	8000210 <memchr>
 800f230:	b140      	cbz	r0, 800f244 <_vfiprintf_r+0x198>
 800f232:	2340      	movs	r3, #64	; 0x40
 800f234:	eba0 000a 	sub.w	r0, r0, sl
 800f238:	fa03 f000 	lsl.w	r0, r3, r0
 800f23c:	9b04      	ldr	r3, [sp, #16]
 800f23e:	4303      	orrs	r3, r0
 800f240:	3401      	adds	r4, #1
 800f242:	9304      	str	r3, [sp, #16]
 800f244:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f248:	482c      	ldr	r0, [pc, #176]	; (800f2fc <_vfiprintf_r+0x250>)
 800f24a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f24e:	2206      	movs	r2, #6
 800f250:	f7f0 ffde 	bl	8000210 <memchr>
 800f254:	2800      	cmp	r0, #0
 800f256:	d03f      	beq.n	800f2d8 <_vfiprintf_r+0x22c>
 800f258:	4b29      	ldr	r3, [pc, #164]	; (800f300 <_vfiprintf_r+0x254>)
 800f25a:	bb1b      	cbnz	r3, 800f2a4 <_vfiprintf_r+0x1f8>
 800f25c:	9b03      	ldr	r3, [sp, #12]
 800f25e:	3307      	adds	r3, #7
 800f260:	f023 0307 	bic.w	r3, r3, #7
 800f264:	3308      	adds	r3, #8
 800f266:	9303      	str	r3, [sp, #12]
 800f268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f26a:	443b      	add	r3, r7
 800f26c:	9309      	str	r3, [sp, #36]	; 0x24
 800f26e:	e767      	b.n	800f140 <_vfiprintf_r+0x94>
 800f270:	fb0c 3202 	mla	r2, ip, r2, r3
 800f274:	460c      	mov	r4, r1
 800f276:	2001      	movs	r0, #1
 800f278:	e7a5      	b.n	800f1c6 <_vfiprintf_r+0x11a>
 800f27a:	2300      	movs	r3, #0
 800f27c:	3401      	adds	r4, #1
 800f27e:	9305      	str	r3, [sp, #20]
 800f280:	4619      	mov	r1, r3
 800f282:	f04f 0c0a 	mov.w	ip, #10
 800f286:	4620      	mov	r0, r4
 800f288:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f28c:	3a30      	subs	r2, #48	; 0x30
 800f28e:	2a09      	cmp	r2, #9
 800f290:	d903      	bls.n	800f29a <_vfiprintf_r+0x1ee>
 800f292:	2b00      	cmp	r3, #0
 800f294:	d0c5      	beq.n	800f222 <_vfiprintf_r+0x176>
 800f296:	9105      	str	r1, [sp, #20]
 800f298:	e7c3      	b.n	800f222 <_vfiprintf_r+0x176>
 800f29a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f29e:	4604      	mov	r4, r0
 800f2a0:	2301      	movs	r3, #1
 800f2a2:	e7f0      	b.n	800f286 <_vfiprintf_r+0x1da>
 800f2a4:	ab03      	add	r3, sp, #12
 800f2a6:	9300      	str	r3, [sp, #0]
 800f2a8:	462a      	mov	r2, r5
 800f2aa:	4b16      	ldr	r3, [pc, #88]	; (800f304 <_vfiprintf_r+0x258>)
 800f2ac:	a904      	add	r1, sp, #16
 800f2ae:	4630      	mov	r0, r6
 800f2b0:	f7fc f81a 	bl	800b2e8 <_printf_float>
 800f2b4:	4607      	mov	r7, r0
 800f2b6:	1c78      	adds	r0, r7, #1
 800f2b8:	d1d6      	bne.n	800f268 <_vfiprintf_r+0x1bc>
 800f2ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f2bc:	07d9      	lsls	r1, r3, #31
 800f2be:	d405      	bmi.n	800f2cc <_vfiprintf_r+0x220>
 800f2c0:	89ab      	ldrh	r3, [r5, #12]
 800f2c2:	059a      	lsls	r2, r3, #22
 800f2c4:	d402      	bmi.n	800f2cc <_vfiprintf_r+0x220>
 800f2c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f2c8:	f000 fadd 	bl	800f886 <__retarget_lock_release_recursive>
 800f2cc:	89ab      	ldrh	r3, [r5, #12]
 800f2ce:	065b      	lsls	r3, r3, #25
 800f2d0:	f53f af12 	bmi.w	800f0f8 <_vfiprintf_r+0x4c>
 800f2d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f2d6:	e711      	b.n	800f0fc <_vfiprintf_r+0x50>
 800f2d8:	ab03      	add	r3, sp, #12
 800f2da:	9300      	str	r3, [sp, #0]
 800f2dc:	462a      	mov	r2, r5
 800f2de:	4b09      	ldr	r3, [pc, #36]	; (800f304 <_vfiprintf_r+0x258>)
 800f2e0:	a904      	add	r1, sp, #16
 800f2e2:	4630      	mov	r0, r6
 800f2e4:	f7fc faa4 	bl	800b830 <_printf_i>
 800f2e8:	e7e4      	b.n	800f2b4 <_vfiprintf_r+0x208>
 800f2ea:	bf00      	nop
 800f2ec:	08010fc0 	.word	0x08010fc0
 800f2f0:	08010fe0 	.word	0x08010fe0
 800f2f4:	08010fa0 	.word	0x08010fa0
 800f2f8:	08010f8c 	.word	0x08010f8c
 800f2fc:	08010f96 	.word	0x08010f96
 800f300:	0800b2e9 	.word	0x0800b2e9
 800f304:	0800f087 	.word	0x0800f087
 800f308:	08010f92 	.word	0x08010f92
 800f30c:	00000000 	.word	0x00000000

0800f310 <nan>:
 800f310:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f318 <nan+0x8>
 800f314:	4770      	bx	lr
 800f316:	bf00      	nop
 800f318:	00000000 	.word	0x00000000
 800f31c:	7ff80000 	.word	0x7ff80000

0800f320 <_sbrk_r>:
 800f320:	b538      	push	{r3, r4, r5, lr}
 800f322:	4d06      	ldr	r5, [pc, #24]	; (800f33c <_sbrk_r+0x1c>)
 800f324:	2300      	movs	r3, #0
 800f326:	4604      	mov	r4, r0
 800f328:	4608      	mov	r0, r1
 800f32a:	602b      	str	r3, [r5, #0]
 800f32c:	f7f3 fe2a 	bl	8002f84 <_sbrk>
 800f330:	1c43      	adds	r3, r0, #1
 800f332:	d102      	bne.n	800f33a <_sbrk_r+0x1a>
 800f334:	682b      	ldr	r3, [r5, #0]
 800f336:	b103      	cbz	r3, 800f33a <_sbrk_r+0x1a>
 800f338:	6023      	str	r3, [r4, #0]
 800f33a:	bd38      	pop	{r3, r4, r5, pc}
 800f33c:	20000870 	.word	0x20000870

0800f340 <strncmp>:
 800f340:	b510      	push	{r4, lr}
 800f342:	b17a      	cbz	r2, 800f364 <strncmp+0x24>
 800f344:	4603      	mov	r3, r0
 800f346:	3901      	subs	r1, #1
 800f348:	1884      	adds	r4, r0, r2
 800f34a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f34e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f352:	4290      	cmp	r0, r2
 800f354:	d101      	bne.n	800f35a <strncmp+0x1a>
 800f356:	42a3      	cmp	r3, r4
 800f358:	d101      	bne.n	800f35e <strncmp+0x1e>
 800f35a:	1a80      	subs	r0, r0, r2
 800f35c:	bd10      	pop	{r4, pc}
 800f35e:	2800      	cmp	r0, #0
 800f360:	d1f3      	bne.n	800f34a <strncmp+0xa>
 800f362:	e7fa      	b.n	800f35a <strncmp+0x1a>
 800f364:	4610      	mov	r0, r2
 800f366:	e7f9      	b.n	800f35c <strncmp+0x1c>

0800f368 <__swbuf_r>:
 800f368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f36a:	460e      	mov	r6, r1
 800f36c:	4614      	mov	r4, r2
 800f36e:	4605      	mov	r5, r0
 800f370:	b118      	cbz	r0, 800f37a <__swbuf_r+0x12>
 800f372:	6983      	ldr	r3, [r0, #24]
 800f374:	b90b      	cbnz	r3, 800f37a <__swbuf_r+0x12>
 800f376:	f000 f9e7 	bl	800f748 <__sinit>
 800f37a:	4b21      	ldr	r3, [pc, #132]	; (800f400 <__swbuf_r+0x98>)
 800f37c:	429c      	cmp	r4, r3
 800f37e:	d12b      	bne.n	800f3d8 <__swbuf_r+0x70>
 800f380:	686c      	ldr	r4, [r5, #4]
 800f382:	69a3      	ldr	r3, [r4, #24]
 800f384:	60a3      	str	r3, [r4, #8]
 800f386:	89a3      	ldrh	r3, [r4, #12]
 800f388:	071a      	lsls	r2, r3, #28
 800f38a:	d52f      	bpl.n	800f3ec <__swbuf_r+0x84>
 800f38c:	6923      	ldr	r3, [r4, #16]
 800f38e:	b36b      	cbz	r3, 800f3ec <__swbuf_r+0x84>
 800f390:	6923      	ldr	r3, [r4, #16]
 800f392:	6820      	ldr	r0, [r4, #0]
 800f394:	1ac0      	subs	r0, r0, r3
 800f396:	6963      	ldr	r3, [r4, #20]
 800f398:	b2f6      	uxtb	r6, r6
 800f39a:	4283      	cmp	r3, r0
 800f39c:	4637      	mov	r7, r6
 800f39e:	dc04      	bgt.n	800f3aa <__swbuf_r+0x42>
 800f3a0:	4621      	mov	r1, r4
 800f3a2:	4628      	mov	r0, r5
 800f3a4:	f000 f93c 	bl	800f620 <_fflush_r>
 800f3a8:	bb30      	cbnz	r0, 800f3f8 <__swbuf_r+0x90>
 800f3aa:	68a3      	ldr	r3, [r4, #8]
 800f3ac:	3b01      	subs	r3, #1
 800f3ae:	60a3      	str	r3, [r4, #8]
 800f3b0:	6823      	ldr	r3, [r4, #0]
 800f3b2:	1c5a      	adds	r2, r3, #1
 800f3b4:	6022      	str	r2, [r4, #0]
 800f3b6:	701e      	strb	r6, [r3, #0]
 800f3b8:	6963      	ldr	r3, [r4, #20]
 800f3ba:	3001      	adds	r0, #1
 800f3bc:	4283      	cmp	r3, r0
 800f3be:	d004      	beq.n	800f3ca <__swbuf_r+0x62>
 800f3c0:	89a3      	ldrh	r3, [r4, #12]
 800f3c2:	07db      	lsls	r3, r3, #31
 800f3c4:	d506      	bpl.n	800f3d4 <__swbuf_r+0x6c>
 800f3c6:	2e0a      	cmp	r6, #10
 800f3c8:	d104      	bne.n	800f3d4 <__swbuf_r+0x6c>
 800f3ca:	4621      	mov	r1, r4
 800f3cc:	4628      	mov	r0, r5
 800f3ce:	f000 f927 	bl	800f620 <_fflush_r>
 800f3d2:	b988      	cbnz	r0, 800f3f8 <__swbuf_r+0x90>
 800f3d4:	4638      	mov	r0, r7
 800f3d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3d8:	4b0a      	ldr	r3, [pc, #40]	; (800f404 <__swbuf_r+0x9c>)
 800f3da:	429c      	cmp	r4, r3
 800f3dc:	d101      	bne.n	800f3e2 <__swbuf_r+0x7a>
 800f3de:	68ac      	ldr	r4, [r5, #8]
 800f3e0:	e7cf      	b.n	800f382 <__swbuf_r+0x1a>
 800f3e2:	4b09      	ldr	r3, [pc, #36]	; (800f408 <__swbuf_r+0xa0>)
 800f3e4:	429c      	cmp	r4, r3
 800f3e6:	bf08      	it	eq
 800f3e8:	68ec      	ldreq	r4, [r5, #12]
 800f3ea:	e7ca      	b.n	800f382 <__swbuf_r+0x1a>
 800f3ec:	4621      	mov	r1, r4
 800f3ee:	4628      	mov	r0, r5
 800f3f0:	f000 f81a 	bl	800f428 <__swsetup_r>
 800f3f4:	2800      	cmp	r0, #0
 800f3f6:	d0cb      	beq.n	800f390 <__swbuf_r+0x28>
 800f3f8:	f04f 37ff 	mov.w	r7, #4294967295
 800f3fc:	e7ea      	b.n	800f3d4 <__swbuf_r+0x6c>
 800f3fe:	bf00      	nop
 800f400:	08010fc0 	.word	0x08010fc0
 800f404:	08010fe0 	.word	0x08010fe0
 800f408:	08010fa0 	.word	0x08010fa0

0800f40c <__ascii_wctomb>:
 800f40c:	b149      	cbz	r1, 800f422 <__ascii_wctomb+0x16>
 800f40e:	2aff      	cmp	r2, #255	; 0xff
 800f410:	bf85      	ittet	hi
 800f412:	238a      	movhi	r3, #138	; 0x8a
 800f414:	6003      	strhi	r3, [r0, #0]
 800f416:	700a      	strbls	r2, [r1, #0]
 800f418:	f04f 30ff 	movhi.w	r0, #4294967295
 800f41c:	bf98      	it	ls
 800f41e:	2001      	movls	r0, #1
 800f420:	4770      	bx	lr
 800f422:	4608      	mov	r0, r1
 800f424:	4770      	bx	lr
	...

0800f428 <__swsetup_r>:
 800f428:	4b32      	ldr	r3, [pc, #200]	; (800f4f4 <__swsetup_r+0xcc>)
 800f42a:	b570      	push	{r4, r5, r6, lr}
 800f42c:	681d      	ldr	r5, [r3, #0]
 800f42e:	4606      	mov	r6, r0
 800f430:	460c      	mov	r4, r1
 800f432:	b125      	cbz	r5, 800f43e <__swsetup_r+0x16>
 800f434:	69ab      	ldr	r3, [r5, #24]
 800f436:	b913      	cbnz	r3, 800f43e <__swsetup_r+0x16>
 800f438:	4628      	mov	r0, r5
 800f43a:	f000 f985 	bl	800f748 <__sinit>
 800f43e:	4b2e      	ldr	r3, [pc, #184]	; (800f4f8 <__swsetup_r+0xd0>)
 800f440:	429c      	cmp	r4, r3
 800f442:	d10f      	bne.n	800f464 <__swsetup_r+0x3c>
 800f444:	686c      	ldr	r4, [r5, #4]
 800f446:	89a3      	ldrh	r3, [r4, #12]
 800f448:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f44c:	0719      	lsls	r1, r3, #28
 800f44e:	d42c      	bmi.n	800f4aa <__swsetup_r+0x82>
 800f450:	06dd      	lsls	r5, r3, #27
 800f452:	d411      	bmi.n	800f478 <__swsetup_r+0x50>
 800f454:	2309      	movs	r3, #9
 800f456:	6033      	str	r3, [r6, #0]
 800f458:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f45c:	81a3      	strh	r3, [r4, #12]
 800f45e:	f04f 30ff 	mov.w	r0, #4294967295
 800f462:	e03e      	b.n	800f4e2 <__swsetup_r+0xba>
 800f464:	4b25      	ldr	r3, [pc, #148]	; (800f4fc <__swsetup_r+0xd4>)
 800f466:	429c      	cmp	r4, r3
 800f468:	d101      	bne.n	800f46e <__swsetup_r+0x46>
 800f46a:	68ac      	ldr	r4, [r5, #8]
 800f46c:	e7eb      	b.n	800f446 <__swsetup_r+0x1e>
 800f46e:	4b24      	ldr	r3, [pc, #144]	; (800f500 <__swsetup_r+0xd8>)
 800f470:	429c      	cmp	r4, r3
 800f472:	bf08      	it	eq
 800f474:	68ec      	ldreq	r4, [r5, #12]
 800f476:	e7e6      	b.n	800f446 <__swsetup_r+0x1e>
 800f478:	0758      	lsls	r0, r3, #29
 800f47a:	d512      	bpl.n	800f4a2 <__swsetup_r+0x7a>
 800f47c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f47e:	b141      	cbz	r1, 800f492 <__swsetup_r+0x6a>
 800f480:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f484:	4299      	cmp	r1, r3
 800f486:	d002      	beq.n	800f48e <__swsetup_r+0x66>
 800f488:	4630      	mov	r0, r6
 800f48a:	f7ff fba9 	bl	800ebe0 <_free_r>
 800f48e:	2300      	movs	r3, #0
 800f490:	6363      	str	r3, [r4, #52]	; 0x34
 800f492:	89a3      	ldrh	r3, [r4, #12]
 800f494:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f498:	81a3      	strh	r3, [r4, #12]
 800f49a:	2300      	movs	r3, #0
 800f49c:	6063      	str	r3, [r4, #4]
 800f49e:	6923      	ldr	r3, [r4, #16]
 800f4a0:	6023      	str	r3, [r4, #0]
 800f4a2:	89a3      	ldrh	r3, [r4, #12]
 800f4a4:	f043 0308 	orr.w	r3, r3, #8
 800f4a8:	81a3      	strh	r3, [r4, #12]
 800f4aa:	6923      	ldr	r3, [r4, #16]
 800f4ac:	b94b      	cbnz	r3, 800f4c2 <__swsetup_r+0x9a>
 800f4ae:	89a3      	ldrh	r3, [r4, #12]
 800f4b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f4b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f4b8:	d003      	beq.n	800f4c2 <__swsetup_r+0x9a>
 800f4ba:	4621      	mov	r1, r4
 800f4bc:	4630      	mov	r0, r6
 800f4be:	f000 fa09 	bl	800f8d4 <__smakebuf_r>
 800f4c2:	89a0      	ldrh	r0, [r4, #12]
 800f4c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f4c8:	f010 0301 	ands.w	r3, r0, #1
 800f4cc:	d00a      	beq.n	800f4e4 <__swsetup_r+0xbc>
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	60a3      	str	r3, [r4, #8]
 800f4d2:	6963      	ldr	r3, [r4, #20]
 800f4d4:	425b      	negs	r3, r3
 800f4d6:	61a3      	str	r3, [r4, #24]
 800f4d8:	6923      	ldr	r3, [r4, #16]
 800f4da:	b943      	cbnz	r3, 800f4ee <__swsetup_r+0xc6>
 800f4dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f4e0:	d1ba      	bne.n	800f458 <__swsetup_r+0x30>
 800f4e2:	bd70      	pop	{r4, r5, r6, pc}
 800f4e4:	0781      	lsls	r1, r0, #30
 800f4e6:	bf58      	it	pl
 800f4e8:	6963      	ldrpl	r3, [r4, #20]
 800f4ea:	60a3      	str	r3, [r4, #8]
 800f4ec:	e7f4      	b.n	800f4d8 <__swsetup_r+0xb0>
 800f4ee:	2000      	movs	r0, #0
 800f4f0:	e7f7      	b.n	800f4e2 <__swsetup_r+0xba>
 800f4f2:	bf00      	nop
 800f4f4:	2000001c 	.word	0x2000001c
 800f4f8:	08010fc0 	.word	0x08010fc0
 800f4fc:	08010fe0 	.word	0x08010fe0
 800f500:	08010fa0 	.word	0x08010fa0

0800f504 <abort>:
 800f504:	b508      	push	{r3, lr}
 800f506:	2006      	movs	r0, #6
 800f508:	f000 faa2 	bl	800fa50 <raise>
 800f50c:	2001      	movs	r0, #1
 800f50e:	f7f3 fcc1 	bl	8002e94 <_exit>
	...

0800f514 <__sflush_r>:
 800f514:	898a      	ldrh	r2, [r1, #12]
 800f516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f51a:	4605      	mov	r5, r0
 800f51c:	0710      	lsls	r0, r2, #28
 800f51e:	460c      	mov	r4, r1
 800f520:	d458      	bmi.n	800f5d4 <__sflush_r+0xc0>
 800f522:	684b      	ldr	r3, [r1, #4]
 800f524:	2b00      	cmp	r3, #0
 800f526:	dc05      	bgt.n	800f534 <__sflush_r+0x20>
 800f528:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	dc02      	bgt.n	800f534 <__sflush_r+0x20>
 800f52e:	2000      	movs	r0, #0
 800f530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f534:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f536:	2e00      	cmp	r6, #0
 800f538:	d0f9      	beq.n	800f52e <__sflush_r+0x1a>
 800f53a:	2300      	movs	r3, #0
 800f53c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f540:	682f      	ldr	r7, [r5, #0]
 800f542:	602b      	str	r3, [r5, #0]
 800f544:	d032      	beq.n	800f5ac <__sflush_r+0x98>
 800f546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f548:	89a3      	ldrh	r3, [r4, #12]
 800f54a:	075a      	lsls	r2, r3, #29
 800f54c:	d505      	bpl.n	800f55a <__sflush_r+0x46>
 800f54e:	6863      	ldr	r3, [r4, #4]
 800f550:	1ac0      	subs	r0, r0, r3
 800f552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f554:	b10b      	cbz	r3, 800f55a <__sflush_r+0x46>
 800f556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f558:	1ac0      	subs	r0, r0, r3
 800f55a:	2300      	movs	r3, #0
 800f55c:	4602      	mov	r2, r0
 800f55e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f560:	6a21      	ldr	r1, [r4, #32]
 800f562:	4628      	mov	r0, r5
 800f564:	47b0      	blx	r6
 800f566:	1c43      	adds	r3, r0, #1
 800f568:	89a3      	ldrh	r3, [r4, #12]
 800f56a:	d106      	bne.n	800f57a <__sflush_r+0x66>
 800f56c:	6829      	ldr	r1, [r5, #0]
 800f56e:	291d      	cmp	r1, #29
 800f570:	d82c      	bhi.n	800f5cc <__sflush_r+0xb8>
 800f572:	4a2a      	ldr	r2, [pc, #168]	; (800f61c <__sflush_r+0x108>)
 800f574:	40ca      	lsrs	r2, r1
 800f576:	07d6      	lsls	r6, r2, #31
 800f578:	d528      	bpl.n	800f5cc <__sflush_r+0xb8>
 800f57a:	2200      	movs	r2, #0
 800f57c:	6062      	str	r2, [r4, #4]
 800f57e:	04d9      	lsls	r1, r3, #19
 800f580:	6922      	ldr	r2, [r4, #16]
 800f582:	6022      	str	r2, [r4, #0]
 800f584:	d504      	bpl.n	800f590 <__sflush_r+0x7c>
 800f586:	1c42      	adds	r2, r0, #1
 800f588:	d101      	bne.n	800f58e <__sflush_r+0x7a>
 800f58a:	682b      	ldr	r3, [r5, #0]
 800f58c:	b903      	cbnz	r3, 800f590 <__sflush_r+0x7c>
 800f58e:	6560      	str	r0, [r4, #84]	; 0x54
 800f590:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f592:	602f      	str	r7, [r5, #0]
 800f594:	2900      	cmp	r1, #0
 800f596:	d0ca      	beq.n	800f52e <__sflush_r+0x1a>
 800f598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f59c:	4299      	cmp	r1, r3
 800f59e:	d002      	beq.n	800f5a6 <__sflush_r+0x92>
 800f5a0:	4628      	mov	r0, r5
 800f5a2:	f7ff fb1d 	bl	800ebe0 <_free_r>
 800f5a6:	2000      	movs	r0, #0
 800f5a8:	6360      	str	r0, [r4, #52]	; 0x34
 800f5aa:	e7c1      	b.n	800f530 <__sflush_r+0x1c>
 800f5ac:	6a21      	ldr	r1, [r4, #32]
 800f5ae:	2301      	movs	r3, #1
 800f5b0:	4628      	mov	r0, r5
 800f5b2:	47b0      	blx	r6
 800f5b4:	1c41      	adds	r1, r0, #1
 800f5b6:	d1c7      	bne.n	800f548 <__sflush_r+0x34>
 800f5b8:	682b      	ldr	r3, [r5, #0]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d0c4      	beq.n	800f548 <__sflush_r+0x34>
 800f5be:	2b1d      	cmp	r3, #29
 800f5c0:	d001      	beq.n	800f5c6 <__sflush_r+0xb2>
 800f5c2:	2b16      	cmp	r3, #22
 800f5c4:	d101      	bne.n	800f5ca <__sflush_r+0xb6>
 800f5c6:	602f      	str	r7, [r5, #0]
 800f5c8:	e7b1      	b.n	800f52e <__sflush_r+0x1a>
 800f5ca:	89a3      	ldrh	r3, [r4, #12]
 800f5cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f5d0:	81a3      	strh	r3, [r4, #12]
 800f5d2:	e7ad      	b.n	800f530 <__sflush_r+0x1c>
 800f5d4:	690f      	ldr	r7, [r1, #16]
 800f5d6:	2f00      	cmp	r7, #0
 800f5d8:	d0a9      	beq.n	800f52e <__sflush_r+0x1a>
 800f5da:	0793      	lsls	r3, r2, #30
 800f5dc:	680e      	ldr	r6, [r1, #0]
 800f5de:	bf08      	it	eq
 800f5e0:	694b      	ldreq	r3, [r1, #20]
 800f5e2:	600f      	str	r7, [r1, #0]
 800f5e4:	bf18      	it	ne
 800f5e6:	2300      	movne	r3, #0
 800f5e8:	eba6 0807 	sub.w	r8, r6, r7
 800f5ec:	608b      	str	r3, [r1, #8]
 800f5ee:	f1b8 0f00 	cmp.w	r8, #0
 800f5f2:	dd9c      	ble.n	800f52e <__sflush_r+0x1a>
 800f5f4:	6a21      	ldr	r1, [r4, #32]
 800f5f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f5f8:	4643      	mov	r3, r8
 800f5fa:	463a      	mov	r2, r7
 800f5fc:	4628      	mov	r0, r5
 800f5fe:	47b0      	blx	r6
 800f600:	2800      	cmp	r0, #0
 800f602:	dc06      	bgt.n	800f612 <__sflush_r+0xfe>
 800f604:	89a3      	ldrh	r3, [r4, #12]
 800f606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f60a:	81a3      	strh	r3, [r4, #12]
 800f60c:	f04f 30ff 	mov.w	r0, #4294967295
 800f610:	e78e      	b.n	800f530 <__sflush_r+0x1c>
 800f612:	4407      	add	r7, r0
 800f614:	eba8 0800 	sub.w	r8, r8, r0
 800f618:	e7e9      	b.n	800f5ee <__sflush_r+0xda>
 800f61a:	bf00      	nop
 800f61c:	20400001 	.word	0x20400001

0800f620 <_fflush_r>:
 800f620:	b538      	push	{r3, r4, r5, lr}
 800f622:	690b      	ldr	r3, [r1, #16]
 800f624:	4605      	mov	r5, r0
 800f626:	460c      	mov	r4, r1
 800f628:	b913      	cbnz	r3, 800f630 <_fflush_r+0x10>
 800f62a:	2500      	movs	r5, #0
 800f62c:	4628      	mov	r0, r5
 800f62e:	bd38      	pop	{r3, r4, r5, pc}
 800f630:	b118      	cbz	r0, 800f63a <_fflush_r+0x1a>
 800f632:	6983      	ldr	r3, [r0, #24]
 800f634:	b90b      	cbnz	r3, 800f63a <_fflush_r+0x1a>
 800f636:	f000 f887 	bl	800f748 <__sinit>
 800f63a:	4b14      	ldr	r3, [pc, #80]	; (800f68c <_fflush_r+0x6c>)
 800f63c:	429c      	cmp	r4, r3
 800f63e:	d11b      	bne.n	800f678 <_fflush_r+0x58>
 800f640:	686c      	ldr	r4, [r5, #4]
 800f642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d0ef      	beq.n	800f62a <_fflush_r+0xa>
 800f64a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f64c:	07d0      	lsls	r0, r2, #31
 800f64e:	d404      	bmi.n	800f65a <_fflush_r+0x3a>
 800f650:	0599      	lsls	r1, r3, #22
 800f652:	d402      	bmi.n	800f65a <_fflush_r+0x3a>
 800f654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f656:	f000 f915 	bl	800f884 <__retarget_lock_acquire_recursive>
 800f65a:	4628      	mov	r0, r5
 800f65c:	4621      	mov	r1, r4
 800f65e:	f7ff ff59 	bl	800f514 <__sflush_r>
 800f662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f664:	07da      	lsls	r2, r3, #31
 800f666:	4605      	mov	r5, r0
 800f668:	d4e0      	bmi.n	800f62c <_fflush_r+0xc>
 800f66a:	89a3      	ldrh	r3, [r4, #12]
 800f66c:	059b      	lsls	r3, r3, #22
 800f66e:	d4dd      	bmi.n	800f62c <_fflush_r+0xc>
 800f670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f672:	f000 f908 	bl	800f886 <__retarget_lock_release_recursive>
 800f676:	e7d9      	b.n	800f62c <_fflush_r+0xc>
 800f678:	4b05      	ldr	r3, [pc, #20]	; (800f690 <_fflush_r+0x70>)
 800f67a:	429c      	cmp	r4, r3
 800f67c:	d101      	bne.n	800f682 <_fflush_r+0x62>
 800f67e:	68ac      	ldr	r4, [r5, #8]
 800f680:	e7df      	b.n	800f642 <_fflush_r+0x22>
 800f682:	4b04      	ldr	r3, [pc, #16]	; (800f694 <_fflush_r+0x74>)
 800f684:	429c      	cmp	r4, r3
 800f686:	bf08      	it	eq
 800f688:	68ec      	ldreq	r4, [r5, #12]
 800f68a:	e7da      	b.n	800f642 <_fflush_r+0x22>
 800f68c:	08010fc0 	.word	0x08010fc0
 800f690:	08010fe0 	.word	0x08010fe0
 800f694:	08010fa0 	.word	0x08010fa0

0800f698 <std>:
 800f698:	2300      	movs	r3, #0
 800f69a:	b510      	push	{r4, lr}
 800f69c:	4604      	mov	r4, r0
 800f69e:	e9c0 3300 	strd	r3, r3, [r0]
 800f6a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f6a6:	6083      	str	r3, [r0, #8]
 800f6a8:	8181      	strh	r1, [r0, #12]
 800f6aa:	6643      	str	r3, [r0, #100]	; 0x64
 800f6ac:	81c2      	strh	r2, [r0, #14]
 800f6ae:	6183      	str	r3, [r0, #24]
 800f6b0:	4619      	mov	r1, r3
 800f6b2:	2208      	movs	r2, #8
 800f6b4:	305c      	adds	r0, #92	; 0x5c
 800f6b6:	f7fb fd6f 	bl	800b198 <memset>
 800f6ba:	4b05      	ldr	r3, [pc, #20]	; (800f6d0 <std+0x38>)
 800f6bc:	6263      	str	r3, [r4, #36]	; 0x24
 800f6be:	4b05      	ldr	r3, [pc, #20]	; (800f6d4 <std+0x3c>)
 800f6c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800f6c2:	4b05      	ldr	r3, [pc, #20]	; (800f6d8 <std+0x40>)
 800f6c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f6c6:	4b05      	ldr	r3, [pc, #20]	; (800f6dc <std+0x44>)
 800f6c8:	6224      	str	r4, [r4, #32]
 800f6ca:	6323      	str	r3, [r4, #48]	; 0x30
 800f6cc:	bd10      	pop	{r4, pc}
 800f6ce:	bf00      	nop
 800f6d0:	0800fa89 	.word	0x0800fa89
 800f6d4:	0800faab 	.word	0x0800faab
 800f6d8:	0800fae3 	.word	0x0800fae3
 800f6dc:	0800fb07 	.word	0x0800fb07

0800f6e0 <_cleanup_r>:
 800f6e0:	4901      	ldr	r1, [pc, #4]	; (800f6e8 <_cleanup_r+0x8>)
 800f6e2:	f000 b8af 	b.w	800f844 <_fwalk_reent>
 800f6e6:	bf00      	nop
 800f6e8:	0800f621 	.word	0x0800f621

0800f6ec <__sfmoreglue>:
 800f6ec:	b570      	push	{r4, r5, r6, lr}
 800f6ee:	2268      	movs	r2, #104	; 0x68
 800f6f0:	1e4d      	subs	r5, r1, #1
 800f6f2:	4355      	muls	r5, r2
 800f6f4:	460e      	mov	r6, r1
 800f6f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f6fa:	f7ff fadd 	bl	800ecb8 <_malloc_r>
 800f6fe:	4604      	mov	r4, r0
 800f700:	b140      	cbz	r0, 800f714 <__sfmoreglue+0x28>
 800f702:	2100      	movs	r1, #0
 800f704:	e9c0 1600 	strd	r1, r6, [r0]
 800f708:	300c      	adds	r0, #12
 800f70a:	60a0      	str	r0, [r4, #8]
 800f70c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f710:	f7fb fd42 	bl	800b198 <memset>
 800f714:	4620      	mov	r0, r4
 800f716:	bd70      	pop	{r4, r5, r6, pc}

0800f718 <__sfp_lock_acquire>:
 800f718:	4801      	ldr	r0, [pc, #4]	; (800f720 <__sfp_lock_acquire+0x8>)
 800f71a:	f000 b8b3 	b.w	800f884 <__retarget_lock_acquire_recursive>
 800f71e:	bf00      	nop
 800f720:	2000086d 	.word	0x2000086d

0800f724 <__sfp_lock_release>:
 800f724:	4801      	ldr	r0, [pc, #4]	; (800f72c <__sfp_lock_release+0x8>)
 800f726:	f000 b8ae 	b.w	800f886 <__retarget_lock_release_recursive>
 800f72a:	bf00      	nop
 800f72c:	2000086d 	.word	0x2000086d

0800f730 <__sinit_lock_acquire>:
 800f730:	4801      	ldr	r0, [pc, #4]	; (800f738 <__sinit_lock_acquire+0x8>)
 800f732:	f000 b8a7 	b.w	800f884 <__retarget_lock_acquire_recursive>
 800f736:	bf00      	nop
 800f738:	2000086e 	.word	0x2000086e

0800f73c <__sinit_lock_release>:
 800f73c:	4801      	ldr	r0, [pc, #4]	; (800f744 <__sinit_lock_release+0x8>)
 800f73e:	f000 b8a2 	b.w	800f886 <__retarget_lock_release_recursive>
 800f742:	bf00      	nop
 800f744:	2000086e 	.word	0x2000086e

0800f748 <__sinit>:
 800f748:	b510      	push	{r4, lr}
 800f74a:	4604      	mov	r4, r0
 800f74c:	f7ff fff0 	bl	800f730 <__sinit_lock_acquire>
 800f750:	69a3      	ldr	r3, [r4, #24]
 800f752:	b11b      	cbz	r3, 800f75c <__sinit+0x14>
 800f754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f758:	f7ff bff0 	b.w	800f73c <__sinit_lock_release>
 800f75c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f760:	6523      	str	r3, [r4, #80]	; 0x50
 800f762:	4b13      	ldr	r3, [pc, #76]	; (800f7b0 <__sinit+0x68>)
 800f764:	4a13      	ldr	r2, [pc, #76]	; (800f7b4 <__sinit+0x6c>)
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	62a2      	str	r2, [r4, #40]	; 0x28
 800f76a:	42a3      	cmp	r3, r4
 800f76c:	bf04      	itt	eq
 800f76e:	2301      	moveq	r3, #1
 800f770:	61a3      	streq	r3, [r4, #24]
 800f772:	4620      	mov	r0, r4
 800f774:	f000 f820 	bl	800f7b8 <__sfp>
 800f778:	6060      	str	r0, [r4, #4]
 800f77a:	4620      	mov	r0, r4
 800f77c:	f000 f81c 	bl	800f7b8 <__sfp>
 800f780:	60a0      	str	r0, [r4, #8]
 800f782:	4620      	mov	r0, r4
 800f784:	f000 f818 	bl	800f7b8 <__sfp>
 800f788:	2200      	movs	r2, #0
 800f78a:	60e0      	str	r0, [r4, #12]
 800f78c:	2104      	movs	r1, #4
 800f78e:	6860      	ldr	r0, [r4, #4]
 800f790:	f7ff ff82 	bl	800f698 <std>
 800f794:	68a0      	ldr	r0, [r4, #8]
 800f796:	2201      	movs	r2, #1
 800f798:	2109      	movs	r1, #9
 800f79a:	f7ff ff7d 	bl	800f698 <std>
 800f79e:	68e0      	ldr	r0, [r4, #12]
 800f7a0:	2202      	movs	r2, #2
 800f7a2:	2112      	movs	r1, #18
 800f7a4:	f7ff ff78 	bl	800f698 <std>
 800f7a8:	2301      	movs	r3, #1
 800f7aa:	61a3      	str	r3, [r4, #24]
 800f7ac:	e7d2      	b.n	800f754 <__sinit+0xc>
 800f7ae:	bf00      	nop
 800f7b0:	08010b00 	.word	0x08010b00
 800f7b4:	0800f6e1 	.word	0x0800f6e1

0800f7b8 <__sfp>:
 800f7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ba:	4607      	mov	r7, r0
 800f7bc:	f7ff ffac 	bl	800f718 <__sfp_lock_acquire>
 800f7c0:	4b1e      	ldr	r3, [pc, #120]	; (800f83c <__sfp+0x84>)
 800f7c2:	681e      	ldr	r6, [r3, #0]
 800f7c4:	69b3      	ldr	r3, [r6, #24]
 800f7c6:	b913      	cbnz	r3, 800f7ce <__sfp+0x16>
 800f7c8:	4630      	mov	r0, r6
 800f7ca:	f7ff ffbd 	bl	800f748 <__sinit>
 800f7ce:	3648      	adds	r6, #72	; 0x48
 800f7d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f7d4:	3b01      	subs	r3, #1
 800f7d6:	d503      	bpl.n	800f7e0 <__sfp+0x28>
 800f7d8:	6833      	ldr	r3, [r6, #0]
 800f7da:	b30b      	cbz	r3, 800f820 <__sfp+0x68>
 800f7dc:	6836      	ldr	r6, [r6, #0]
 800f7de:	e7f7      	b.n	800f7d0 <__sfp+0x18>
 800f7e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f7e4:	b9d5      	cbnz	r5, 800f81c <__sfp+0x64>
 800f7e6:	4b16      	ldr	r3, [pc, #88]	; (800f840 <__sfp+0x88>)
 800f7e8:	60e3      	str	r3, [r4, #12]
 800f7ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f7ee:	6665      	str	r5, [r4, #100]	; 0x64
 800f7f0:	f000 f847 	bl	800f882 <__retarget_lock_init_recursive>
 800f7f4:	f7ff ff96 	bl	800f724 <__sfp_lock_release>
 800f7f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f7fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f800:	6025      	str	r5, [r4, #0]
 800f802:	61a5      	str	r5, [r4, #24]
 800f804:	2208      	movs	r2, #8
 800f806:	4629      	mov	r1, r5
 800f808:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f80c:	f7fb fcc4 	bl	800b198 <memset>
 800f810:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f814:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f818:	4620      	mov	r0, r4
 800f81a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f81c:	3468      	adds	r4, #104	; 0x68
 800f81e:	e7d9      	b.n	800f7d4 <__sfp+0x1c>
 800f820:	2104      	movs	r1, #4
 800f822:	4638      	mov	r0, r7
 800f824:	f7ff ff62 	bl	800f6ec <__sfmoreglue>
 800f828:	4604      	mov	r4, r0
 800f82a:	6030      	str	r0, [r6, #0]
 800f82c:	2800      	cmp	r0, #0
 800f82e:	d1d5      	bne.n	800f7dc <__sfp+0x24>
 800f830:	f7ff ff78 	bl	800f724 <__sfp_lock_release>
 800f834:	230c      	movs	r3, #12
 800f836:	603b      	str	r3, [r7, #0]
 800f838:	e7ee      	b.n	800f818 <__sfp+0x60>
 800f83a:	bf00      	nop
 800f83c:	08010b00 	.word	0x08010b00
 800f840:	ffff0001 	.word	0xffff0001

0800f844 <_fwalk_reent>:
 800f844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f848:	4606      	mov	r6, r0
 800f84a:	4688      	mov	r8, r1
 800f84c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f850:	2700      	movs	r7, #0
 800f852:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f856:	f1b9 0901 	subs.w	r9, r9, #1
 800f85a:	d505      	bpl.n	800f868 <_fwalk_reent+0x24>
 800f85c:	6824      	ldr	r4, [r4, #0]
 800f85e:	2c00      	cmp	r4, #0
 800f860:	d1f7      	bne.n	800f852 <_fwalk_reent+0xe>
 800f862:	4638      	mov	r0, r7
 800f864:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f868:	89ab      	ldrh	r3, [r5, #12]
 800f86a:	2b01      	cmp	r3, #1
 800f86c:	d907      	bls.n	800f87e <_fwalk_reent+0x3a>
 800f86e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f872:	3301      	adds	r3, #1
 800f874:	d003      	beq.n	800f87e <_fwalk_reent+0x3a>
 800f876:	4629      	mov	r1, r5
 800f878:	4630      	mov	r0, r6
 800f87a:	47c0      	blx	r8
 800f87c:	4307      	orrs	r7, r0
 800f87e:	3568      	adds	r5, #104	; 0x68
 800f880:	e7e9      	b.n	800f856 <_fwalk_reent+0x12>

0800f882 <__retarget_lock_init_recursive>:
 800f882:	4770      	bx	lr

0800f884 <__retarget_lock_acquire_recursive>:
 800f884:	4770      	bx	lr

0800f886 <__retarget_lock_release_recursive>:
 800f886:	4770      	bx	lr

0800f888 <__swhatbuf_r>:
 800f888:	b570      	push	{r4, r5, r6, lr}
 800f88a:	460e      	mov	r6, r1
 800f88c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f890:	2900      	cmp	r1, #0
 800f892:	b096      	sub	sp, #88	; 0x58
 800f894:	4614      	mov	r4, r2
 800f896:	461d      	mov	r5, r3
 800f898:	da08      	bge.n	800f8ac <__swhatbuf_r+0x24>
 800f89a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	602a      	str	r2, [r5, #0]
 800f8a2:	061a      	lsls	r2, r3, #24
 800f8a4:	d410      	bmi.n	800f8c8 <__swhatbuf_r+0x40>
 800f8a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f8aa:	e00e      	b.n	800f8ca <__swhatbuf_r+0x42>
 800f8ac:	466a      	mov	r2, sp
 800f8ae:	f000 f951 	bl	800fb54 <_fstat_r>
 800f8b2:	2800      	cmp	r0, #0
 800f8b4:	dbf1      	blt.n	800f89a <__swhatbuf_r+0x12>
 800f8b6:	9a01      	ldr	r2, [sp, #4]
 800f8b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f8bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f8c0:	425a      	negs	r2, r3
 800f8c2:	415a      	adcs	r2, r3
 800f8c4:	602a      	str	r2, [r5, #0]
 800f8c6:	e7ee      	b.n	800f8a6 <__swhatbuf_r+0x1e>
 800f8c8:	2340      	movs	r3, #64	; 0x40
 800f8ca:	2000      	movs	r0, #0
 800f8cc:	6023      	str	r3, [r4, #0]
 800f8ce:	b016      	add	sp, #88	; 0x58
 800f8d0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f8d4 <__smakebuf_r>:
 800f8d4:	898b      	ldrh	r3, [r1, #12]
 800f8d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f8d8:	079d      	lsls	r5, r3, #30
 800f8da:	4606      	mov	r6, r0
 800f8dc:	460c      	mov	r4, r1
 800f8de:	d507      	bpl.n	800f8f0 <__smakebuf_r+0x1c>
 800f8e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f8e4:	6023      	str	r3, [r4, #0]
 800f8e6:	6123      	str	r3, [r4, #16]
 800f8e8:	2301      	movs	r3, #1
 800f8ea:	6163      	str	r3, [r4, #20]
 800f8ec:	b002      	add	sp, #8
 800f8ee:	bd70      	pop	{r4, r5, r6, pc}
 800f8f0:	ab01      	add	r3, sp, #4
 800f8f2:	466a      	mov	r2, sp
 800f8f4:	f7ff ffc8 	bl	800f888 <__swhatbuf_r>
 800f8f8:	9900      	ldr	r1, [sp, #0]
 800f8fa:	4605      	mov	r5, r0
 800f8fc:	4630      	mov	r0, r6
 800f8fe:	f7ff f9db 	bl	800ecb8 <_malloc_r>
 800f902:	b948      	cbnz	r0, 800f918 <__smakebuf_r+0x44>
 800f904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f908:	059a      	lsls	r2, r3, #22
 800f90a:	d4ef      	bmi.n	800f8ec <__smakebuf_r+0x18>
 800f90c:	f023 0303 	bic.w	r3, r3, #3
 800f910:	f043 0302 	orr.w	r3, r3, #2
 800f914:	81a3      	strh	r3, [r4, #12]
 800f916:	e7e3      	b.n	800f8e0 <__smakebuf_r+0xc>
 800f918:	4b0d      	ldr	r3, [pc, #52]	; (800f950 <__smakebuf_r+0x7c>)
 800f91a:	62b3      	str	r3, [r6, #40]	; 0x28
 800f91c:	89a3      	ldrh	r3, [r4, #12]
 800f91e:	6020      	str	r0, [r4, #0]
 800f920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f924:	81a3      	strh	r3, [r4, #12]
 800f926:	9b00      	ldr	r3, [sp, #0]
 800f928:	6163      	str	r3, [r4, #20]
 800f92a:	9b01      	ldr	r3, [sp, #4]
 800f92c:	6120      	str	r0, [r4, #16]
 800f92e:	b15b      	cbz	r3, 800f948 <__smakebuf_r+0x74>
 800f930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f934:	4630      	mov	r0, r6
 800f936:	f000 f91f 	bl	800fb78 <_isatty_r>
 800f93a:	b128      	cbz	r0, 800f948 <__smakebuf_r+0x74>
 800f93c:	89a3      	ldrh	r3, [r4, #12]
 800f93e:	f023 0303 	bic.w	r3, r3, #3
 800f942:	f043 0301 	orr.w	r3, r3, #1
 800f946:	81a3      	strh	r3, [r4, #12]
 800f948:	89a0      	ldrh	r0, [r4, #12]
 800f94a:	4305      	orrs	r5, r0
 800f94c:	81a5      	strh	r5, [r4, #12]
 800f94e:	e7cd      	b.n	800f8ec <__smakebuf_r+0x18>
 800f950:	0800f6e1 	.word	0x0800f6e1

0800f954 <memmove>:
 800f954:	4288      	cmp	r0, r1
 800f956:	b510      	push	{r4, lr}
 800f958:	eb01 0402 	add.w	r4, r1, r2
 800f95c:	d902      	bls.n	800f964 <memmove+0x10>
 800f95e:	4284      	cmp	r4, r0
 800f960:	4623      	mov	r3, r4
 800f962:	d807      	bhi.n	800f974 <memmove+0x20>
 800f964:	1e43      	subs	r3, r0, #1
 800f966:	42a1      	cmp	r1, r4
 800f968:	d008      	beq.n	800f97c <memmove+0x28>
 800f96a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f96e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f972:	e7f8      	b.n	800f966 <memmove+0x12>
 800f974:	4402      	add	r2, r0
 800f976:	4601      	mov	r1, r0
 800f978:	428a      	cmp	r2, r1
 800f97a:	d100      	bne.n	800f97e <memmove+0x2a>
 800f97c:	bd10      	pop	{r4, pc}
 800f97e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f986:	e7f7      	b.n	800f978 <memmove+0x24>

0800f988 <__malloc_lock>:
 800f988:	4801      	ldr	r0, [pc, #4]	; (800f990 <__malloc_lock+0x8>)
 800f98a:	f7ff bf7b 	b.w	800f884 <__retarget_lock_acquire_recursive>
 800f98e:	bf00      	nop
 800f990:	2000086c 	.word	0x2000086c

0800f994 <__malloc_unlock>:
 800f994:	4801      	ldr	r0, [pc, #4]	; (800f99c <__malloc_unlock+0x8>)
 800f996:	f7ff bf76 	b.w	800f886 <__retarget_lock_release_recursive>
 800f99a:	bf00      	nop
 800f99c:	2000086c 	.word	0x2000086c

0800f9a0 <_realloc_r>:
 800f9a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9a4:	4680      	mov	r8, r0
 800f9a6:	4614      	mov	r4, r2
 800f9a8:	460e      	mov	r6, r1
 800f9aa:	b921      	cbnz	r1, 800f9b6 <_realloc_r+0x16>
 800f9ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9b0:	4611      	mov	r1, r2
 800f9b2:	f7ff b981 	b.w	800ecb8 <_malloc_r>
 800f9b6:	b92a      	cbnz	r2, 800f9c4 <_realloc_r+0x24>
 800f9b8:	f7ff f912 	bl	800ebe0 <_free_r>
 800f9bc:	4625      	mov	r5, r4
 800f9be:	4628      	mov	r0, r5
 800f9c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9c4:	f000 f8fa 	bl	800fbbc <_malloc_usable_size_r>
 800f9c8:	4284      	cmp	r4, r0
 800f9ca:	4607      	mov	r7, r0
 800f9cc:	d802      	bhi.n	800f9d4 <_realloc_r+0x34>
 800f9ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f9d2:	d812      	bhi.n	800f9fa <_realloc_r+0x5a>
 800f9d4:	4621      	mov	r1, r4
 800f9d6:	4640      	mov	r0, r8
 800f9d8:	f7ff f96e 	bl	800ecb8 <_malloc_r>
 800f9dc:	4605      	mov	r5, r0
 800f9de:	2800      	cmp	r0, #0
 800f9e0:	d0ed      	beq.n	800f9be <_realloc_r+0x1e>
 800f9e2:	42bc      	cmp	r4, r7
 800f9e4:	4622      	mov	r2, r4
 800f9e6:	4631      	mov	r1, r6
 800f9e8:	bf28      	it	cs
 800f9ea:	463a      	movcs	r2, r7
 800f9ec:	f7fe fc12 	bl	800e214 <memcpy>
 800f9f0:	4631      	mov	r1, r6
 800f9f2:	4640      	mov	r0, r8
 800f9f4:	f7ff f8f4 	bl	800ebe0 <_free_r>
 800f9f8:	e7e1      	b.n	800f9be <_realloc_r+0x1e>
 800f9fa:	4635      	mov	r5, r6
 800f9fc:	e7df      	b.n	800f9be <_realloc_r+0x1e>

0800f9fe <_raise_r>:
 800f9fe:	291f      	cmp	r1, #31
 800fa00:	b538      	push	{r3, r4, r5, lr}
 800fa02:	4604      	mov	r4, r0
 800fa04:	460d      	mov	r5, r1
 800fa06:	d904      	bls.n	800fa12 <_raise_r+0x14>
 800fa08:	2316      	movs	r3, #22
 800fa0a:	6003      	str	r3, [r0, #0]
 800fa0c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa10:	bd38      	pop	{r3, r4, r5, pc}
 800fa12:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fa14:	b112      	cbz	r2, 800fa1c <_raise_r+0x1e>
 800fa16:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fa1a:	b94b      	cbnz	r3, 800fa30 <_raise_r+0x32>
 800fa1c:	4620      	mov	r0, r4
 800fa1e:	f000 f831 	bl	800fa84 <_getpid_r>
 800fa22:	462a      	mov	r2, r5
 800fa24:	4601      	mov	r1, r0
 800fa26:	4620      	mov	r0, r4
 800fa28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa2c:	f000 b818 	b.w	800fa60 <_kill_r>
 800fa30:	2b01      	cmp	r3, #1
 800fa32:	d00a      	beq.n	800fa4a <_raise_r+0x4c>
 800fa34:	1c59      	adds	r1, r3, #1
 800fa36:	d103      	bne.n	800fa40 <_raise_r+0x42>
 800fa38:	2316      	movs	r3, #22
 800fa3a:	6003      	str	r3, [r0, #0]
 800fa3c:	2001      	movs	r0, #1
 800fa3e:	e7e7      	b.n	800fa10 <_raise_r+0x12>
 800fa40:	2400      	movs	r4, #0
 800fa42:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fa46:	4628      	mov	r0, r5
 800fa48:	4798      	blx	r3
 800fa4a:	2000      	movs	r0, #0
 800fa4c:	e7e0      	b.n	800fa10 <_raise_r+0x12>
	...

0800fa50 <raise>:
 800fa50:	4b02      	ldr	r3, [pc, #8]	; (800fa5c <raise+0xc>)
 800fa52:	4601      	mov	r1, r0
 800fa54:	6818      	ldr	r0, [r3, #0]
 800fa56:	f7ff bfd2 	b.w	800f9fe <_raise_r>
 800fa5a:	bf00      	nop
 800fa5c:	2000001c 	.word	0x2000001c

0800fa60 <_kill_r>:
 800fa60:	b538      	push	{r3, r4, r5, lr}
 800fa62:	4d07      	ldr	r5, [pc, #28]	; (800fa80 <_kill_r+0x20>)
 800fa64:	2300      	movs	r3, #0
 800fa66:	4604      	mov	r4, r0
 800fa68:	4608      	mov	r0, r1
 800fa6a:	4611      	mov	r1, r2
 800fa6c:	602b      	str	r3, [r5, #0]
 800fa6e:	f7f3 fa01 	bl	8002e74 <_kill>
 800fa72:	1c43      	adds	r3, r0, #1
 800fa74:	d102      	bne.n	800fa7c <_kill_r+0x1c>
 800fa76:	682b      	ldr	r3, [r5, #0]
 800fa78:	b103      	cbz	r3, 800fa7c <_kill_r+0x1c>
 800fa7a:	6023      	str	r3, [r4, #0]
 800fa7c:	bd38      	pop	{r3, r4, r5, pc}
 800fa7e:	bf00      	nop
 800fa80:	20000870 	.word	0x20000870

0800fa84 <_getpid_r>:
 800fa84:	f7f3 b9ee 	b.w	8002e64 <_getpid>

0800fa88 <__sread>:
 800fa88:	b510      	push	{r4, lr}
 800fa8a:	460c      	mov	r4, r1
 800fa8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa90:	f000 f89c 	bl	800fbcc <_read_r>
 800fa94:	2800      	cmp	r0, #0
 800fa96:	bfab      	itete	ge
 800fa98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fa9a:	89a3      	ldrhlt	r3, [r4, #12]
 800fa9c:	181b      	addge	r3, r3, r0
 800fa9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800faa2:	bfac      	ite	ge
 800faa4:	6563      	strge	r3, [r4, #84]	; 0x54
 800faa6:	81a3      	strhlt	r3, [r4, #12]
 800faa8:	bd10      	pop	{r4, pc}

0800faaa <__swrite>:
 800faaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faae:	461f      	mov	r7, r3
 800fab0:	898b      	ldrh	r3, [r1, #12]
 800fab2:	05db      	lsls	r3, r3, #23
 800fab4:	4605      	mov	r5, r0
 800fab6:	460c      	mov	r4, r1
 800fab8:	4616      	mov	r6, r2
 800faba:	d505      	bpl.n	800fac8 <__swrite+0x1e>
 800fabc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fac0:	2302      	movs	r3, #2
 800fac2:	2200      	movs	r2, #0
 800fac4:	f000 f868 	bl	800fb98 <_lseek_r>
 800fac8:	89a3      	ldrh	r3, [r4, #12]
 800faca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800face:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fad2:	81a3      	strh	r3, [r4, #12]
 800fad4:	4632      	mov	r2, r6
 800fad6:	463b      	mov	r3, r7
 800fad8:	4628      	mov	r0, r5
 800fada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fade:	f000 b817 	b.w	800fb10 <_write_r>

0800fae2 <__sseek>:
 800fae2:	b510      	push	{r4, lr}
 800fae4:	460c      	mov	r4, r1
 800fae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800faea:	f000 f855 	bl	800fb98 <_lseek_r>
 800faee:	1c43      	adds	r3, r0, #1
 800faf0:	89a3      	ldrh	r3, [r4, #12]
 800faf2:	bf15      	itete	ne
 800faf4:	6560      	strne	r0, [r4, #84]	; 0x54
 800faf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fafa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fafe:	81a3      	strheq	r3, [r4, #12]
 800fb00:	bf18      	it	ne
 800fb02:	81a3      	strhne	r3, [r4, #12]
 800fb04:	bd10      	pop	{r4, pc}

0800fb06 <__sclose>:
 800fb06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb0a:	f000 b813 	b.w	800fb34 <_close_r>
	...

0800fb10 <_write_r>:
 800fb10:	b538      	push	{r3, r4, r5, lr}
 800fb12:	4d07      	ldr	r5, [pc, #28]	; (800fb30 <_write_r+0x20>)
 800fb14:	4604      	mov	r4, r0
 800fb16:	4608      	mov	r0, r1
 800fb18:	4611      	mov	r1, r2
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	602a      	str	r2, [r5, #0]
 800fb1e:	461a      	mov	r2, r3
 800fb20:	f7f3 f9df 	bl	8002ee2 <_write>
 800fb24:	1c43      	adds	r3, r0, #1
 800fb26:	d102      	bne.n	800fb2e <_write_r+0x1e>
 800fb28:	682b      	ldr	r3, [r5, #0]
 800fb2a:	b103      	cbz	r3, 800fb2e <_write_r+0x1e>
 800fb2c:	6023      	str	r3, [r4, #0]
 800fb2e:	bd38      	pop	{r3, r4, r5, pc}
 800fb30:	20000870 	.word	0x20000870

0800fb34 <_close_r>:
 800fb34:	b538      	push	{r3, r4, r5, lr}
 800fb36:	4d06      	ldr	r5, [pc, #24]	; (800fb50 <_close_r+0x1c>)
 800fb38:	2300      	movs	r3, #0
 800fb3a:	4604      	mov	r4, r0
 800fb3c:	4608      	mov	r0, r1
 800fb3e:	602b      	str	r3, [r5, #0]
 800fb40:	f7f3 f9eb 	bl	8002f1a <_close>
 800fb44:	1c43      	adds	r3, r0, #1
 800fb46:	d102      	bne.n	800fb4e <_close_r+0x1a>
 800fb48:	682b      	ldr	r3, [r5, #0]
 800fb4a:	b103      	cbz	r3, 800fb4e <_close_r+0x1a>
 800fb4c:	6023      	str	r3, [r4, #0]
 800fb4e:	bd38      	pop	{r3, r4, r5, pc}
 800fb50:	20000870 	.word	0x20000870

0800fb54 <_fstat_r>:
 800fb54:	b538      	push	{r3, r4, r5, lr}
 800fb56:	4d07      	ldr	r5, [pc, #28]	; (800fb74 <_fstat_r+0x20>)
 800fb58:	2300      	movs	r3, #0
 800fb5a:	4604      	mov	r4, r0
 800fb5c:	4608      	mov	r0, r1
 800fb5e:	4611      	mov	r1, r2
 800fb60:	602b      	str	r3, [r5, #0]
 800fb62:	f7f3 f9e6 	bl	8002f32 <_fstat>
 800fb66:	1c43      	adds	r3, r0, #1
 800fb68:	d102      	bne.n	800fb70 <_fstat_r+0x1c>
 800fb6a:	682b      	ldr	r3, [r5, #0]
 800fb6c:	b103      	cbz	r3, 800fb70 <_fstat_r+0x1c>
 800fb6e:	6023      	str	r3, [r4, #0]
 800fb70:	bd38      	pop	{r3, r4, r5, pc}
 800fb72:	bf00      	nop
 800fb74:	20000870 	.word	0x20000870

0800fb78 <_isatty_r>:
 800fb78:	b538      	push	{r3, r4, r5, lr}
 800fb7a:	4d06      	ldr	r5, [pc, #24]	; (800fb94 <_isatty_r+0x1c>)
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	4604      	mov	r4, r0
 800fb80:	4608      	mov	r0, r1
 800fb82:	602b      	str	r3, [r5, #0]
 800fb84:	f7f3 f9e5 	bl	8002f52 <_isatty>
 800fb88:	1c43      	adds	r3, r0, #1
 800fb8a:	d102      	bne.n	800fb92 <_isatty_r+0x1a>
 800fb8c:	682b      	ldr	r3, [r5, #0]
 800fb8e:	b103      	cbz	r3, 800fb92 <_isatty_r+0x1a>
 800fb90:	6023      	str	r3, [r4, #0]
 800fb92:	bd38      	pop	{r3, r4, r5, pc}
 800fb94:	20000870 	.word	0x20000870

0800fb98 <_lseek_r>:
 800fb98:	b538      	push	{r3, r4, r5, lr}
 800fb9a:	4d07      	ldr	r5, [pc, #28]	; (800fbb8 <_lseek_r+0x20>)
 800fb9c:	4604      	mov	r4, r0
 800fb9e:	4608      	mov	r0, r1
 800fba0:	4611      	mov	r1, r2
 800fba2:	2200      	movs	r2, #0
 800fba4:	602a      	str	r2, [r5, #0]
 800fba6:	461a      	mov	r2, r3
 800fba8:	f7f3 f9de 	bl	8002f68 <_lseek>
 800fbac:	1c43      	adds	r3, r0, #1
 800fbae:	d102      	bne.n	800fbb6 <_lseek_r+0x1e>
 800fbb0:	682b      	ldr	r3, [r5, #0]
 800fbb2:	b103      	cbz	r3, 800fbb6 <_lseek_r+0x1e>
 800fbb4:	6023      	str	r3, [r4, #0]
 800fbb6:	bd38      	pop	{r3, r4, r5, pc}
 800fbb8:	20000870 	.word	0x20000870

0800fbbc <_malloc_usable_size_r>:
 800fbbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbc0:	1f18      	subs	r0, r3, #4
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	bfbc      	itt	lt
 800fbc6:	580b      	ldrlt	r3, [r1, r0]
 800fbc8:	18c0      	addlt	r0, r0, r3
 800fbca:	4770      	bx	lr

0800fbcc <_read_r>:
 800fbcc:	b538      	push	{r3, r4, r5, lr}
 800fbce:	4d07      	ldr	r5, [pc, #28]	; (800fbec <_read_r+0x20>)
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	4608      	mov	r0, r1
 800fbd4:	4611      	mov	r1, r2
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	602a      	str	r2, [r5, #0]
 800fbda:	461a      	mov	r2, r3
 800fbdc:	f7f3 f964 	bl	8002ea8 <_read>
 800fbe0:	1c43      	adds	r3, r0, #1
 800fbe2:	d102      	bne.n	800fbea <_read_r+0x1e>
 800fbe4:	682b      	ldr	r3, [r5, #0]
 800fbe6:	b103      	cbz	r3, 800fbea <_read_r+0x1e>
 800fbe8:	6023      	str	r3, [r4, #0]
 800fbea:	bd38      	pop	{r3, r4, r5, pc}
 800fbec:	20000870 	.word	0x20000870

0800fbf0 <fmax>:
 800fbf0:	b508      	push	{r3, lr}
 800fbf2:	ed2d 8b04 	vpush	{d8-d9}
 800fbf6:	eeb0 8a40 	vmov.f32	s16, s0
 800fbfa:	eef0 8a60 	vmov.f32	s17, s1
 800fbfe:	eeb0 9a41 	vmov.f32	s18, s2
 800fc02:	eef0 9a61 	vmov.f32	s19, s3
 800fc06:	f000 f81b 	bl	800fc40 <__fpclassifyd>
 800fc0a:	b168      	cbz	r0, 800fc28 <fmax+0x38>
 800fc0c:	eeb0 0a49 	vmov.f32	s0, s18
 800fc10:	eef0 0a69 	vmov.f32	s1, s19
 800fc14:	f000 f814 	bl	800fc40 <__fpclassifyd>
 800fc18:	b150      	cbz	r0, 800fc30 <fmax+0x40>
 800fc1a:	ec53 2b19 	vmov	r2, r3, d9
 800fc1e:	ec51 0b18 	vmov	r0, r1, d8
 800fc22:	f7f0 ff91 	bl	8000b48 <__aeabi_dcmpgt>
 800fc26:	b918      	cbnz	r0, 800fc30 <fmax+0x40>
 800fc28:	eeb0 8a49 	vmov.f32	s16, s18
 800fc2c:	eef0 8a69 	vmov.f32	s17, s19
 800fc30:	eeb0 0a48 	vmov.f32	s0, s16
 800fc34:	eef0 0a68 	vmov.f32	s1, s17
 800fc38:	ecbd 8b04 	vpop	{d8-d9}
 800fc3c:	bd08      	pop	{r3, pc}
	...

0800fc40 <__fpclassifyd>:
 800fc40:	ec51 0b10 	vmov	r0, r1, d0
 800fc44:	b510      	push	{r4, lr}
 800fc46:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800fc4a:	460b      	mov	r3, r1
 800fc4c:	d019      	beq.n	800fc82 <__fpclassifyd+0x42>
 800fc4e:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800fc52:	490e      	ldr	r1, [pc, #56]	; (800fc8c <__fpclassifyd+0x4c>)
 800fc54:	428a      	cmp	r2, r1
 800fc56:	d90e      	bls.n	800fc76 <__fpclassifyd+0x36>
 800fc58:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800fc5c:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800fc60:	428a      	cmp	r2, r1
 800fc62:	d908      	bls.n	800fc76 <__fpclassifyd+0x36>
 800fc64:	4a0a      	ldr	r2, [pc, #40]	; (800fc90 <__fpclassifyd+0x50>)
 800fc66:	4213      	tst	r3, r2
 800fc68:	d007      	beq.n	800fc7a <__fpclassifyd+0x3a>
 800fc6a:	4294      	cmp	r4, r2
 800fc6c:	d107      	bne.n	800fc7e <__fpclassifyd+0x3e>
 800fc6e:	fab0 f080 	clz	r0, r0
 800fc72:	0940      	lsrs	r0, r0, #5
 800fc74:	bd10      	pop	{r4, pc}
 800fc76:	2004      	movs	r0, #4
 800fc78:	e7fc      	b.n	800fc74 <__fpclassifyd+0x34>
 800fc7a:	2003      	movs	r0, #3
 800fc7c:	e7fa      	b.n	800fc74 <__fpclassifyd+0x34>
 800fc7e:	2000      	movs	r0, #0
 800fc80:	e7f8      	b.n	800fc74 <__fpclassifyd+0x34>
 800fc82:	2800      	cmp	r0, #0
 800fc84:	d1ee      	bne.n	800fc64 <__fpclassifyd+0x24>
 800fc86:	2002      	movs	r0, #2
 800fc88:	e7f4      	b.n	800fc74 <__fpclassifyd+0x34>
 800fc8a:	bf00      	nop
 800fc8c:	7fdfffff 	.word	0x7fdfffff
 800fc90:	7ff00000 	.word	0x7ff00000

0800fc94 <atan2>:
 800fc94:	f000 b86c 	b.w	800fd70 <__ieee754_atan2>

0800fc98 <log>:
 800fc98:	b538      	push	{r3, r4, r5, lr}
 800fc9a:	ed2d 8b02 	vpush	{d8}
 800fc9e:	ec55 4b10 	vmov	r4, r5, d0
 800fca2:	f000 f931 	bl	800ff08 <__ieee754_log>
 800fca6:	4622      	mov	r2, r4
 800fca8:	462b      	mov	r3, r5
 800fcaa:	4620      	mov	r0, r4
 800fcac:	4629      	mov	r1, r5
 800fcae:	eeb0 8a40 	vmov.f32	s16, s0
 800fcb2:	eef0 8a60 	vmov.f32	s17, s1
 800fcb6:	f7f0 ff51 	bl	8000b5c <__aeabi_dcmpun>
 800fcba:	b998      	cbnz	r0, 800fce4 <log+0x4c>
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	4620      	mov	r0, r4
 800fcc2:	4629      	mov	r1, r5
 800fcc4:	f7f0 ff40 	bl	8000b48 <__aeabi_dcmpgt>
 800fcc8:	b960      	cbnz	r0, 800fce4 <log+0x4c>
 800fcca:	2200      	movs	r2, #0
 800fccc:	2300      	movs	r3, #0
 800fcce:	4620      	mov	r0, r4
 800fcd0:	4629      	mov	r1, r5
 800fcd2:	f7f0 ff11 	bl	8000af8 <__aeabi_dcmpeq>
 800fcd6:	b160      	cbz	r0, 800fcf2 <log+0x5a>
 800fcd8:	f7fb fa34 	bl	800b144 <__errno>
 800fcdc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800fd08 <log+0x70>
 800fce0:	2322      	movs	r3, #34	; 0x22
 800fce2:	6003      	str	r3, [r0, #0]
 800fce4:	eeb0 0a48 	vmov.f32	s0, s16
 800fce8:	eef0 0a68 	vmov.f32	s1, s17
 800fcec:	ecbd 8b02 	vpop	{d8}
 800fcf0:	bd38      	pop	{r3, r4, r5, pc}
 800fcf2:	f7fb fa27 	bl	800b144 <__errno>
 800fcf6:	ecbd 8b02 	vpop	{d8}
 800fcfa:	2321      	movs	r3, #33	; 0x21
 800fcfc:	6003      	str	r3, [r0, #0]
 800fcfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd02:	4803      	ldr	r0, [pc, #12]	; (800fd10 <log+0x78>)
 800fd04:	f7ff bb04 	b.w	800f310 <nan>
 800fd08:	00000000 	.word	0x00000000
 800fd0c:	fff00000 	.word	0xfff00000
 800fd10:	08010c3f 	.word	0x08010c3f

0800fd14 <sqrt>:
 800fd14:	b538      	push	{r3, r4, r5, lr}
 800fd16:	ed2d 8b02 	vpush	{d8}
 800fd1a:	ec55 4b10 	vmov	r4, r5, d0
 800fd1e:	f000 faad 	bl	801027c <__ieee754_sqrt>
 800fd22:	4622      	mov	r2, r4
 800fd24:	462b      	mov	r3, r5
 800fd26:	4620      	mov	r0, r4
 800fd28:	4629      	mov	r1, r5
 800fd2a:	eeb0 8a40 	vmov.f32	s16, s0
 800fd2e:	eef0 8a60 	vmov.f32	s17, s1
 800fd32:	f7f0 ff13 	bl	8000b5c <__aeabi_dcmpun>
 800fd36:	b990      	cbnz	r0, 800fd5e <sqrt+0x4a>
 800fd38:	2200      	movs	r2, #0
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	4620      	mov	r0, r4
 800fd3e:	4629      	mov	r1, r5
 800fd40:	f7f0 fee4 	bl	8000b0c <__aeabi_dcmplt>
 800fd44:	b158      	cbz	r0, 800fd5e <sqrt+0x4a>
 800fd46:	f7fb f9fd 	bl	800b144 <__errno>
 800fd4a:	2321      	movs	r3, #33	; 0x21
 800fd4c:	6003      	str	r3, [r0, #0]
 800fd4e:	2200      	movs	r2, #0
 800fd50:	2300      	movs	r3, #0
 800fd52:	4610      	mov	r0, r2
 800fd54:	4619      	mov	r1, r3
 800fd56:	f7f0 fd91 	bl	800087c <__aeabi_ddiv>
 800fd5a:	ec41 0b18 	vmov	d8, r0, r1
 800fd5e:	eeb0 0a48 	vmov.f32	s0, s16
 800fd62:	eef0 0a68 	vmov.f32	s1, s17
 800fd66:	ecbd 8b02 	vpop	{d8}
 800fd6a:	bd38      	pop	{r3, r4, r5, pc}
 800fd6c:	0000      	movs	r0, r0
	...

0800fd70 <__ieee754_atan2>:
 800fd70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd74:	ec57 6b11 	vmov	r6, r7, d1
 800fd78:	4273      	negs	r3, r6
 800fd7a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800ff00 <__ieee754_atan2+0x190>
 800fd7e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800fd82:	4333      	orrs	r3, r6
 800fd84:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800fd88:	4573      	cmp	r3, lr
 800fd8a:	ec51 0b10 	vmov	r0, r1, d0
 800fd8e:	ee11 8a10 	vmov	r8, s2
 800fd92:	d80a      	bhi.n	800fdaa <__ieee754_atan2+0x3a>
 800fd94:	4244      	negs	r4, r0
 800fd96:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fd9a:	4304      	orrs	r4, r0
 800fd9c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800fda0:	4574      	cmp	r4, lr
 800fda2:	ee10 9a10 	vmov	r9, s0
 800fda6:	468c      	mov	ip, r1
 800fda8:	d907      	bls.n	800fdba <__ieee754_atan2+0x4a>
 800fdaa:	4632      	mov	r2, r6
 800fdac:	463b      	mov	r3, r7
 800fdae:	f7f0 fa85 	bl	80002bc <__adddf3>
 800fdb2:	ec41 0b10 	vmov	d0, r0, r1
 800fdb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdba:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800fdbe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fdc2:	4334      	orrs	r4, r6
 800fdc4:	d103      	bne.n	800fdce <__ieee754_atan2+0x5e>
 800fdc6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdca:	f000 bb09 	b.w	80103e0 <atan>
 800fdce:	17bc      	asrs	r4, r7, #30
 800fdd0:	f004 0402 	and.w	r4, r4, #2
 800fdd4:	ea53 0909 	orrs.w	r9, r3, r9
 800fdd8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800fddc:	d107      	bne.n	800fdee <__ieee754_atan2+0x7e>
 800fdde:	2c02      	cmp	r4, #2
 800fde0:	d060      	beq.n	800fea4 <__ieee754_atan2+0x134>
 800fde2:	2c03      	cmp	r4, #3
 800fde4:	d1e5      	bne.n	800fdb2 <__ieee754_atan2+0x42>
 800fde6:	a142      	add	r1, pc, #264	; (adr r1, 800fef0 <__ieee754_atan2+0x180>)
 800fde8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fdec:	e7e1      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800fdee:	ea52 0808 	orrs.w	r8, r2, r8
 800fdf2:	d106      	bne.n	800fe02 <__ieee754_atan2+0x92>
 800fdf4:	f1bc 0f00 	cmp.w	ip, #0
 800fdf8:	da5f      	bge.n	800feba <__ieee754_atan2+0x14a>
 800fdfa:	a13f      	add	r1, pc, #252	; (adr r1, 800fef8 <__ieee754_atan2+0x188>)
 800fdfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe00:	e7d7      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800fe02:	4572      	cmp	r2, lr
 800fe04:	d10f      	bne.n	800fe26 <__ieee754_atan2+0xb6>
 800fe06:	4293      	cmp	r3, r2
 800fe08:	f104 34ff 	add.w	r4, r4, #4294967295
 800fe0c:	d107      	bne.n	800fe1e <__ieee754_atan2+0xae>
 800fe0e:	2c02      	cmp	r4, #2
 800fe10:	d84c      	bhi.n	800feac <__ieee754_atan2+0x13c>
 800fe12:	4b35      	ldr	r3, [pc, #212]	; (800fee8 <__ieee754_atan2+0x178>)
 800fe14:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800fe18:	e9d4 0100 	ldrd	r0, r1, [r4]
 800fe1c:	e7c9      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800fe1e:	2c02      	cmp	r4, #2
 800fe20:	d848      	bhi.n	800feb4 <__ieee754_atan2+0x144>
 800fe22:	4b32      	ldr	r3, [pc, #200]	; (800feec <__ieee754_atan2+0x17c>)
 800fe24:	e7f6      	b.n	800fe14 <__ieee754_atan2+0xa4>
 800fe26:	4573      	cmp	r3, lr
 800fe28:	d0e4      	beq.n	800fdf4 <__ieee754_atan2+0x84>
 800fe2a:	1a9b      	subs	r3, r3, r2
 800fe2c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800fe30:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fe34:	da1e      	bge.n	800fe74 <__ieee754_atan2+0x104>
 800fe36:	2f00      	cmp	r7, #0
 800fe38:	da01      	bge.n	800fe3e <__ieee754_atan2+0xce>
 800fe3a:	323c      	adds	r2, #60	; 0x3c
 800fe3c:	db1e      	blt.n	800fe7c <__ieee754_atan2+0x10c>
 800fe3e:	4632      	mov	r2, r6
 800fe40:	463b      	mov	r3, r7
 800fe42:	f7f0 fd1b 	bl	800087c <__aeabi_ddiv>
 800fe46:	ec41 0b10 	vmov	d0, r0, r1
 800fe4a:	f000 fc69 	bl	8010720 <fabs>
 800fe4e:	f000 fac7 	bl	80103e0 <atan>
 800fe52:	ec51 0b10 	vmov	r0, r1, d0
 800fe56:	2c01      	cmp	r4, #1
 800fe58:	d013      	beq.n	800fe82 <__ieee754_atan2+0x112>
 800fe5a:	2c02      	cmp	r4, #2
 800fe5c:	d015      	beq.n	800fe8a <__ieee754_atan2+0x11a>
 800fe5e:	2c00      	cmp	r4, #0
 800fe60:	d0a7      	beq.n	800fdb2 <__ieee754_atan2+0x42>
 800fe62:	a319      	add	r3, pc, #100	; (adr r3, 800fec8 <__ieee754_atan2+0x158>)
 800fe64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe68:	f7f0 fa26 	bl	80002b8 <__aeabi_dsub>
 800fe6c:	a318      	add	r3, pc, #96	; (adr r3, 800fed0 <__ieee754_atan2+0x160>)
 800fe6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe72:	e014      	b.n	800fe9e <__ieee754_atan2+0x12e>
 800fe74:	a118      	add	r1, pc, #96	; (adr r1, 800fed8 <__ieee754_atan2+0x168>)
 800fe76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe7a:	e7ec      	b.n	800fe56 <__ieee754_atan2+0xe6>
 800fe7c:	2000      	movs	r0, #0
 800fe7e:	2100      	movs	r1, #0
 800fe80:	e7e9      	b.n	800fe56 <__ieee754_atan2+0xe6>
 800fe82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fe86:	4619      	mov	r1, r3
 800fe88:	e793      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800fe8a:	a30f      	add	r3, pc, #60	; (adr r3, 800fec8 <__ieee754_atan2+0x158>)
 800fe8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe90:	f7f0 fa12 	bl	80002b8 <__aeabi_dsub>
 800fe94:	4602      	mov	r2, r0
 800fe96:	460b      	mov	r3, r1
 800fe98:	a10d      	add	r1, pc, #52	; (adr r1, 800fed0 <__ieee754_atan2+0x160>)
 800fe9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe9e:	f7f0 fa0b 	bl	80002b8 <__aeabi_dsub>
 800fea2:	e786      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800fea4:	a10a      	add	r1, pc, #40	; (adr r1, 800fed0 <__ieee754_atan2+0x160>)
 800fea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feaa:	e782      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800feac:	a10c      	add	r1, pc, #48	; (adr r1, 800fee0 <__ieee754_atan2+0x170>)
 800feae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feb2:	e77e      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800feb4:	2000      	movs	r0, #0
 800feb6:	2100      	movs	r1, #0
 800feb8:	e77b      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800feba:	a107      	add	r1, pc, #28	; (adr r1, 800fed8 <__ieee754_atan2+0x168>)
 800febc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fec0:	e777      	b.n	800fdb2 <__ieee754_atan2+0x42>
 800fec2:	bf00      	nop
 800fec4:	f3af 8000 	nop.w
 800fec8:	33145c07 	.word	0x33145c07
 800fecc:	3ca1a626 	.word	0x3ca1a626
 800fed0:	54442d18 	.word	0x54442d18
 800fed4:	400921fb 	.word	0x400921fb
 800fed8:	54442d18 	.word	0x54442d18
 800fedc:	3ff921fb 	.word	0x3ff921fb
 800fee0:	54442d18 	.word	0x54442d18
 800fee4:	3fe921fb 	.word	0x3fe921fb
 800fee8:	08011000 	.word	0x08011000
 800feec:	08011018 	.word	0x08011018
 800fef0:	54442d18 	.word	0x54442d18
 800fef4:	c00921fb 	.word	0xc00921fb
 800fef8:	54442d18 	.word	0x54442d18
 800fefc:	bff921fb 	.word	0xbff921fb
 800ff00:	7ff00000 	.word	0x7ff00000
 800ff04:	00000000 	.word	0x00000000

0800ff08 <__ieee754_log>:
 800ff08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff0c:	ec51 0b10 	vmov	r0, r1, d0
 800ff10:	ed2d 8b04 	vpush	{d8-d9}
 800ff14:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ff18:	b083      	sub	sp, #12
 800ff1a:	460d      	mov	r5, r1
 800ff1c:	da29      	bge.n	800ff72 <__ieee754_log+0x6a>
 800ff1e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ff22:	4303      	orrs	r3, r0
 800ff24:	ee10 2a10 	vmov	r2, s0
 800ff28:	d10c      	bne.n	800ff44 <__ieee754_log+0x3c>
 800ff2a:	49cf      	ldr	r1, [pc, #828]	; (8010268 <__ieee754_log+0x360>)
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	2300      	movs	r3, #0
 800ff30:	2000      	movs	r0, #0
 800ff32:	f7f0 fca3 	bl	800087c <__aeabi_ddiv>
 800ff36:	ec41 0b10 	vmov	d0, r0, r1
 800ff3a:	b003      	add	sp, #12
 800ff3c:	ecbd 8b04 	vpop	{d8-d9}
 800ff40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff44:	2900      	cmp	r1, #0
 800ff46:	da05      	bge.n	800ff54 <__ieee754_log+0x4c>
 800ff48:	460b      	mov	r3, r1
 800ff4a:	f7f0 f9b5 	bl	80002b8 <__aeabi_dsub>
 800ff4e:	2200      	movs	r2, #0
 800ff50:	2300      	movs	r3, #0
 800ff52:	e7ee      	b.n	800ff32 <__ieee754_log+0x2a>
 800ff54:	4bc5      	ldr	r3, [pc, #788]	; (801026c <__ieee754_log+0x364>)
 800ff56:	2200      	movs	r2, #0
 800ff58:	f7f0 fb66 	bl	8000628 <__aeabi_dmul>
 800ff5c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ff60:	460d      	mov	r5, r1
 800ff62:	4ac3      	ldr	r2, [pc, #780]	; (8010270 <__ieee754_log+0x368>)
 800ff64:	4295      	cmp	r5, r2
 800ff66:	dd06      	ble.n	800ff76 <__ieee754_log+0x6e>
 800ff68:	4602      	mov	r2, r0
 800ff6a:	460b      	mov	r3, r1
 800ff6c:	f7f0 f9a6 	bl	80002bc <__adddf3>
 800ff70:	e7e1      	b.n	800ff36 <__ieee754_log+0x2e>
 800ff72:	2300      	movs	r3, #0
 800ff74:	e7f5      	b.n	800ff62 <__ieee754_log+0x5a>
 800ff76:	152c      	asrs	r4, r5, #20
 800ff78:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ff7c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ff80:	441c      	add	r4, r3
 800ff82:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800ff86:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800ff8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ff8e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800ff92:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800ff96:	ea42 0105 	orr.w	r1, r2, r5
 800ff9a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	4bb4      	ldr	r3, [pc, #720]	; (8010274 <__ieee754_log+0x36c>)
 800ffa2:	f7f0 f989 	bl	80002b8 <__aeabi_dsub>
 800ffa6:	1cab      	adds	r3, r5, #2
 800ffa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ffac:	2b02      	cmp	r3, #2
 800ffae:	4682      	mov	sl, r0
 800ffb0:	468b      	mov	fp, r1
 800ffb2:	f04f 0200 	mov.w	r2, #0
 800ffb6:	dc53      	bgt.n	8010060 <__ieee754_log+0x158>
 800ffb8:	2300      	movs	r3, #0
 800ffba:	f7f0 fd9d 	bl	8000af8 <__aeabi_dcmpeq>
 800ffbe:	b1d0      	cbz	r0, 800fff6 <__ieee754_log+0xee>
 800ffc0:	2c00      	cmp	r4, #0
 800ffc2:	f000 8122 	beq.w	801020a <__ieee754_log+0x302>
 800ffc6:	4620      	mov	r0, r4
 800ffc8:	f7f0 fac4 	bl	8000554 <__aeabi_i2d>
 800ffcc:	a390      	add	r3, pc, #576	; (adr r3, 8010210 <__ieee754_log+0x308>)
 800ffce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd2:	4606      	mov	r6, r0
 800ffd4:	460f      	mov	r7, r1
 800ffd6:	f7f0 fb27 	bl	8000628 <__aeabi_dmul>
 800ffda:	a38f      	add	r3, pc, #572	; (adr r3, 8010218 <__ieee754_log+0x310>)
 800ffdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffe0:	4604      	mov	r4, r0
 800ffe2:	460d      	mov	r5, r1
 800ffe4:	4630      	mov	r0, r6
 800ffe6:	4639      	mov	r1, r7
 800ffe8:	f7f0 fb1e 	bl	8000628 <__aeabi_dmul>
 800ffec:	4602      	mov	r2, r0
 800ffee:	460b      	mov	r3, r1
 800fff0:	4620      	mov	r0, r4
 800fff2:	4629      	mov	r1, r5
 800fff4:	e7ba      	b.n	800ff6c <__ieee754_log+0x64>
 800fff6:	a38a      	add	r3, pc, #552	; (adr r3, 8010220 <__ieee754_log+0x318>)
 800fff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffc:	4650      	mov	r0, sl
 800fffe:	4659      	mov	r1, fp
 8010000:	f7f0 fb12 	bl	8000628 <__aeabi_dmul>
 8010004:	4602      	mov	r2, r0
 8010006:	460b      	mov	r3, r1
 8010008:	2000      	movs	r0, #0
 801000a:	499b      	ldr	r1, [pc, #620]	; (8010278 <__ieee754_log+0x370>)
 801000c:	f7f0 f954 	bl	80002b8 <__aeabi_dsub>
 8010010:	4652      	mov	r2, sl
 8010012:	4606      	mov	r6, r0
 8010014:	460f      	mov	r7, r1
 8010016:	465b      	mov	r3, fp
 8010018:	4650      	mov	r0, sl
 801001a:	4659      	mov	r1, fp
 801001c:	f7f0 fb04 	bl	8000628 <__aeabi_dmul>
 8010020:	4602      	mov	r2, r0
 8010022:	460b      	mov	r3, r1
 8010024:	4630      	mov	r0, r6
 8010026:	4639      	mov	r1, r7
 8010028:	f7f0 fafe 	bl	8000628 <__aeabi_dmul>
 801002c:	4606      	mov	r6, r0
 801002e:	460f      	mov	r7, r1
 8010030:	b914      	cbnz	r4, 8010038 <__ieee754_log+0x130>
 8010032:	4632      	mov	r2, r6
 8010034:	463b      	mov	r3, r7
 8010036:	e0a2      	b.n	801017e <__ieee754_log+0x276>
 8010038:	4620      	mov	r0, r4
 801003a:	f7f0 fa8b 	bl	8000554 <__aeabi_i2d>
 801003e:	a374      	add	r3, pc, #464	; (adr r3, 8010210 <__ieee754_log+0x308>)
 8010040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010044:	4680      	mov	r8, r0
 8010046:	4689      	mov	r9, r1
 8010048:	f7f0 faee 	bl	8000628 <__aeabi_dmul>
 801004c:	a372      	add	r3, pc, #456	; (adr r3, 8010218 <__ieee754_log+0x310>)
 801004e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010052:	4604      	mov	r4, r0
 8010054:	460d      	mov	r5, r1
 8010056:	4640      	mov	r0, r8
 8010058:	4649      	mov	r1, r9
 801005a:	f7f0 fae5 	bl	8000628 <__aeabi_dmul>
 801005e:	e0a7      	b.n	80101b0 <__ieee754_log+0x2a8>
 8010060:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010064:	f7f0 f92a 	bl	80002bc <__adddf3>
 8010068:	4602      	mov	r2, r0
 801006a:	460b      	mov	r3, r1
 801006c:	4650      	mov	r0, sl
 801006e:	4659      	mov	r1, fp
 8010070:	f7f0 fc04 	bl	800087c <__aeabi_ddiv>
 8010074:	ec41 0b18 	vmov	d8, r0, r1
 8010078:	4620      	mov	r0, r4
 801007a:	f7f0 fa6b 	bl	8000554 <__aeabi_i2d>
 801007e:	ec53 2b18 	vmov	r2, r3, d8
 8010082:	ec41 0b19 	vmov	d9, r0, r1
 8010086:	ec51 0b18 	vmov	r0, r1, d8
 801008a:	f7f0 facd 	bl	8000628 <__aeabi_dmul>
 801008e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8010092:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8010096:	9301      	str	r3, [sp, #4]
 8010098:	4602      	mov	r2, r0
 801009a:	460b      	mov	r3, r1
 801009c:	4680      	mov	r8, r0
 801009e:	4689      	mov	r9, r1
 80100a0:	f7f0 fac2 	bl	8000628 <__aeabi_dmul>
 80100a4:	a360      	add	r3, pc, #384	; (adr r3, 8010228 <__ieee754_log+0x320>)
 80100a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100aa:	4606      	mov	r6, r0
 80100ac:	460f      	mov	r7, r1
 80100ae:	f7f0 fabb 	bl	8000628 <__aeabi_dmul>
 80100b2:	a35f      	add	r3, pc, #380	; (adr r3, 8010230 <__ieee754_log+0x328>)
 80100b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100b8:	f7f0 f900 	bl	80002bc <__adddf3>
 80100bc:	4632      	mov	r2, r6
 80100be:	463b      	mov	r3, r7
 80100c0:	f7f0 fab2 	bl	8000628 <__aeabi_dmul>
 80100c4:	a35c      	add	r3, pc, #368	; (adr r3, 8010238 <__ieee754_log+0x330>)
 80100c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ca:	f7f0 f8f7 	bl	80002bc <__adddf3>
 80100ce:	4632      	mov	r2, r6
 80100d0:	463b      	mov	r3, r7
 80100d2:	f7f0 faa9 	bl	8000628 <__aeabi_dmul>
 80100d6:	a35a      	add	r3, pc, #360	; (adr r3, 8010240 <__ieee754_log+0x338>)
 80100d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100dc:	f7f0 f8ee 	bl	80002bc <__adddf3>
 80100e0:	4642      	mov	r2, r8
 80100e2:	464b      	mov	r3, r9
 80100e4:	f7f0 faa0 	bl	8000628 <__aeabi_dmul>
 80100e8:	a357      	add	r3, pc, #348	; (adr r3, 8010248 <__ieee754_log+0x340>)
 80100ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ee:	4680      	mov	r8, r0
 80100f0:	4689      	mov	r9, r1
 80100f2:	4630      	mov	r0, r6
 80100f4:	4639      	mov	r1, r7
 80100f6:	f7f0 fa97 	bl	8000628 <__aeabi_dmul>
 80100fa:	a355      	add	r3, pc, #340	; (adr r3, 8010250 <__ieee754_log+0x348>)
 80100fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010100:	f7f0 f8dc 	bl	80002bc <__adddf3>
 8010104:	4632      	mov	r2, r6
 8010106:	463b      	mov	r3, r7
 8010108:	f7f0 fa8e 	bl	8000628 <__aeabi_dmul>
 801010c:	a352      	add	r3, pc, #328	; (adr r3, 8010258 <__ieee754_log+0x350>)
 801010e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010112:	f7f0 f8d3 	bl	80002bc <__adddf3>
 8010116:	4632      	mov	r2, r6
 8010118:	463b      	mov	r3, r7
 801011a:	f7f0 fa85 	bl	8000628 <__aeabi_dmul>
 801011e:	460b      	mov	r3, r1
 8010120:	4602      	mov	r2, r0
 8010122:	4649      	mov	r1, r9
 8010124:	4640      	mov	r0, r8
 8010126:	f7f0 f8c9 	bl	80002bc <__adddf3>
 801012a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 801012e:	9b01      	ldr	r3, [sp, #4]
 8010130:	3551      	adds	r5, #81	; 0x51
 8010132:	431d      	orrs	r5, r3
 8010134:	2d00      	cmp	r5, #0
 8010136:	4680      	mov	r8, r0
 8010138:	4689      	mov	r9, r1
 801013a:	dd48      	ble.n	80101ce <__ieee754_log+0x2c6>
 801013c:	4b4e      	ldr	r3, [pc, #312]	; (8010278 <__ieee754_log+0x370>)
 801013e:	2200      	movs	r2, #0
 8010140:	4650      	mov	r0, sl
 8010142:	4659      	mov	r1, fp
 8010144:	f7f0 fa70 	bl	8000628 <__aeabi_dmul>
 8010148:	4652      	mov	r2, sl
 801014a:	465b      	mov	r3, fp
 801014c:	f7f0 fa6c 	bl	8000628 <__aeabi_dmul>
 8010150:	4602      	mov	r2, r0
 8010152:	460b      	mov	r3, r1
 8010154:	4606      	mov	r6, r0
 8010156:	460f      	mov	r7, r1
 8010158:	4640      	mov	r0, r8
 801015a:	4649      	mov	r1, r9
 801015c:	f7f0 f8ae 	bl	80002bc <__adddf3>
 8010160:	ec53 2b18 	vmov	r2, r3, d8
 8010164:	f7f0 fa60 	bl	8000628 <__aeabi_dmul>
 8010168:	4680      	mov	r8, r0
 801016a:	4689      	mov	r9, r1
 801016c:	b964      	cbnz	r4, 8010188 <__ieee754_log+0x280>
 801016e:	4602      	mov	r2, r0
 8010170:	460b      	mov	r3, r1
 8010172:	4630      	mov	r0, r6
 8010174:	4639      	mov	r1, r7
 8010176:	f7f0 f89f 	bl	80002b8 <__aeabi_dsub>
 801017a:	4602      	mov	r2, r0
 801017c:	460b      	mov	r3, r1
 801017e:	4650      	mov	r0, sl
 8010180:	4659      	mov	r1, fp
 8010182:	f7f0 f899 	bl	80002b8 <__aeabi_dsub>
 8010186:	e6d6      	b.n	800ff36 <__ieee754_log+0x2e>
 8010188:	a321      	add	r3, pc, #132	; (adr r3, 8010210 <__ieee754_log+0x308>)
 801018a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801018e:	ec51 0b19 	vmov	r0, r1, d9
 8010192:	f7f0 fa49 	bl	8000628 <__aeabi_dmul>
 8010196:	a320      	add	r3, pc, #128	; (adr r3, 8010218 <__ieee754_log+0x310>)
 8010198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801019c:	4604      	mov	r4, r0
 801019e:	460d      	mov	r5, r1
 80101a0:	ec51 0b19 	vmov	r0, r1, d9
 80101a4:	f7f0 fa40 	bl	8000628 <__aeabi_dmul>
 80101a8:	4642      	mov	r2, r8
 80101aa:	464b      	mov	r3, r9
 80101ac:	f7f0 f886 	bl	80002bc <__adddf3>
 80101b0:	4602      	mov	r2, r0
 80101b2:	460b      	mov	r3, r1
 80101b4:	4630      	mov	r0, r6
 80101b6:	4639      	mov	r1, r7
 80101b8:	f7f0 f87e 	bl	80002b8 <__aeabi_dsub>
 80101bc:	4652      	mov	r2, sl
 80101be:	465b      	mov	r3, fp
 80101c0:	f7f0 f87a 	bl	80002b8 <__aeabi_dsub>
 80101c4:	4602      	mov	r2, r0
 80101c6:	460b      	mov	r3, r1
 80101c8:	4620      	mov	r0, r4
 80101ca:	4629      	mov	r1, r5
 80101cc:	e7d9      	b.n	8010182 <__ieee754_log+0x27a>
 80101ce:	4602      	mov	r2, r0
 80101d0:	460b      	mov	r3, r1
 80101d2:	4650      	mov	r0, sl
 80101d4:	4659      	mov	r1, fp
 80101d6:	f7f0 f86f 	bl	80002b8 <__aeabi_dsub>
 80101da:	ec53 2b18 	vmov	r2, r3, d8
 80101de:	f7f0 fa23 	bl	8000628 <__aeabi_dmul>
 80101e2:	4606      	mov	r6, r0
 80101e4:	460f      	mov	r7, r1
 80101e6:	2c00      	cmp	r4, #0
 80101e8:	f43f af23 	beq.w	8010032 <__ieee754_log+0x12a>
 80101ec:	a308      	add	r3, pc, #32	; (adr r3, 8010210 <__ieee754_log+0x308>)
 80101ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f2:	ec51 0b19 	vmov	r0, r1, d9
 80101f6:	f7f0 fa17 	bl	8000628 <__aeabi_dmul>
 80101fa:	a307      	add	r3, pc, #28	; (adr r3, 8010218 <__ieee754_log+0x310>)
 80101fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010200:	4604      	mov	r4, r0
 8010202:	460d      	mov	r5, r1
 8010204:	ec51 0b19 	vmov	r0, r1, d9
 8010208:	e727      	b.n	801005a <__ieee754_log+0x152>
 801020a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8010260 <__ieee754_log+0x358>
 801020e:	e694      	b.n	800ff3a <__ieee754_log+0x32>
 8010210:	fee00000 	.word	0xfee00000
 8010214:	3fe62e42 	.word	0x3fe62e42
 8010218:	35793c76 	.word	0x35793c76
 801021c:	3dea39ef 	.word	0x3dea39ef
 8010220:	55555555 	.word	0x55555555
 8010224:	3fd55555 	.word	0x3fd55555
 8010228:	df3e5244 	.word	0xdf3e5244
 801022c:	3fc2f112 	.word	0x3fc2f112
 8010230:	96cb03de 	.word	0x96cb03de
 8010234:	3fc74664 	.word	0x3fc74664
 8010238:	94229359 	.word	0x94229359
 801023c:	3fd24924 	.word	0x3fd24924
 8010240:	55555593 	.word	0x55555593
 8010244:	3fe55555 	.word	0x3fe55555
 8010248:	d078c69f 	.word	0xd078c69f
 801024c:	3fc39a09 	.word	0x3fc39a09
 8010250:	1d8e78af 	.word	0x1d8e78af
 8010254:	3fcc71c5 	.word	0x3fcc71c5
 8010258:	9997fa04 	.word	0x9997fa04
 801025c:	3fd99999 	.word	0x3fd99999
	...
 8010268:	c3500000 	.word	0xc3500000
 801026c:	43500000 	.word	0x43500000
 8010270:	7fefffff 	.word	0x7fefffff
 8010274:	3ff00000 	.word	0x3ff00000
 8010278:	3fe00000 	.word	0x3fe00000

0801027c <__ieee754_sqrt>:
 801027c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010280:	ec55 4b10 	vmov	r4, r5, d0
 8010284:	4e55      	ldr	r6, [pc, #340]	; (80103dc <__ieee754_sqrt+0x160>)
 8010286:	43ae      	bics	r6, r5
 8010288:	ee10 0a10 	vmov	r0, s0
 801028c:	ee10 3a10 	vmov	r3, s0
 8010290:	462a      	mov	r2, r5
 8010292:	4629      	mov	r1, r5
 8010294:	d110      	bne.n	80102b8 <__ieee754_sqrt+0x3c>
 8010296:	ee10 2a10 	vmov	r2, s0
 801029a:	462b      	mov	r3, r5
 801029c:	f7f0 f9c4 	bl	8000628 <__aeabi_dmul>
 80102a0:	4602      	mov	r2, r0
 80102a2:	460b      	mov	r3, r1
 80102a4:	4620      	mov	r0, r4
 80102a6:	4629      	mov	r1, r5
 80102a8:	f7f0 f808 	bl	80002bc <__adddf3>
 80102ac:	4604      	mov	r4, r0
 80102ae:	460d      	mov	r5, r1
 80102b0:	ec45 4b10 	vmov	d0, r4, r5
 80102b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102b8:	2d00      	cmp	r5, #0
 80102ba:	dc10      	bgt.n	80102de <__ieee754_sqrt+0x62>
 80102bc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80102c0:	4330      	orrs	r0, r6
 80102c2:	d0f5      	beq.n	80102b0 <__ieee754_sqrt+0x34>
 80102c4:	b15d      	cbz	r5, 80102de <__ieee754_sqrt+0x62>
 80102c6:	ee10 2a10 	vmov	r2, s0
 80102ca:	462b      	mov	r3, r5
 80102cc:	ee10 0a10 	vmov	r0, s0
 80102d0:	f7ef fff2 	bl	80002b8 <__aeabi_dsub>
 80102d4:	4602      	mov	r2, r0
 80102d6:	460b      	mov	r3, r1
 80102d8:	f7f0 fad0 	bl	800087c <__aeabi_ddiv>
 80102dc:	e7e6      	b.n	80102ac <__ieee754_sqrt+0x30>
 80102de:	1512      	asrs	r2, r2, #20
 80102e0:	d074      	beq.n	80103cc <__ieee754_sqrt+0x150>
 80102e2:	07d4      	lsls	r4, r2, #31
 80102e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80102e8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80102ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80102f0:	bf5e      	ittt	pl
 80102f2:	0fda      	lsrpl	r2, r3, #31
 80102f4:	005b      	lslpl	r3, r3, #1
 80102f6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80102fa:	2400      	movs	r4, #0
 80102fc:	0fda      	lsrs	r2, r3, #31
 80102fe:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010302:	107f      	asrs	r7, r7, #1
 8010304:	005b      	lsls	r3, r3, #1
 8010306:	2516      	movs	r5, #22
 8010308:	4620      	mov	r0, r4
 801030a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801030e:	1886      	adds	r6, r0, r2
 8010310:	428e      	cmp	r6, r1
 8010312:	bfde      	ittt	le
 8010314:	1b89      	suble	r1, r1, r6
 8010316:	18b0      	addle	r0, r6, r2
 8010318:	18a4      	addle	r4, r4, r2
 801031a:	0049      	lsls	r1, r1, #1
 801031c:	3d01      	subs	r5, #1
 801031e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010322:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010326:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801032a:	d1f0      	bne.n	801030e <__ieee754_sqrt+0x92>
 801032c:	462a      	mov	r2, r5
 801032e:	f04f 0e20 	mov.w	lr, #32
 8010332:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010336:	4281      	cmp	r1, r0
 8010338:	eb06 0c05 	add.w	ip, r6, r5
 801033c:	dc02      	bgt.n	8010344 <__ieee754_sqrt+0xc8>
 801033e:	d113      	bne.n	8010368 <__ieee754_sqrt+0xec>
 8010340:	459c      	cmp	ip, r3
 8010342:	d811      	bhi.n	8010368 <__ieee754_sqrt+0xec>
 8010344:	f1bc 0f00 	cmp.w	ip, #0
 8010348:	eb0c 0506 	add.w	r5, ip, r6
 801034c:	da43      	bge.n	80103d6 <__ieee754_sqrt+0x15a>
 801034e:	2d00      	cmp	r5, #0
 8010350:	db41      	blt.n	80103d6 <__ieee754_sqrt+0x15a>
 8010352:	f100 0801 	add.w	r8, r0, #1
 8010356:	1a09      	subs	r1, r1, r0
 8010358:	459c      	cmp	ip, r3
 801035a:	bf88      	it	hi
 801035c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8010360:	eba3 030c 	sub.w	r3, r3, ip
 8010364:	4432      	add	r2, r6
 8010366:	4640      	mov	r0, r8
 8010368:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801036c:	f1be 0e01 	subs.w	lr, lr, #1
 8010370:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8010374:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010378:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801037c:	d1db      	bne.n	8010336 <__ieee754_sqrt+0xba>
 801037e:	430b      	orrs	r3, r1
 8010380:	d006      	beq.n	8010390 <__ieee754_sqrt+0x114>
 8010382:	1c50      	adds	r0, r2, #1
 8010384:	bf13      	iteet	ne
 8010386:	3201      	addne	r2, #1
 8010388:	3401      	addeq	r4, #1
 801038a:	4672      	moveq	r2, lr
 801038c:	f022 0201 	bicne.w	r2, r2, #1
 8010390:	1063      	asrs	r3, r4, #1
 8010392:	0852      	lsrs	r2, r2, #1
 8010394:	07e1      	lsls	r1, r4, #31
 8010396:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801039a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801039e:	bf48      	it	mi
 80103a0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80103a4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80103a8:	4614      	mov	r4, r2
 80103aa:	e781      	b.n	80102b0 <__ieee754_sqrt+0x34>
 80103ac:	0ad9      	lsrs	r1, r3, #11
 80103ae:	3815      	subs	r0, #21
 80103b0:	055b      	lsls	r3, r3, #21
 80103b2:	2900      	cmp	r1, #0
 80103b4:	d0fa      	beq.n	80103ac <__ieee754_sqrt+0x130>
 80103b6:	02cd      	lsls	r5, r1, #11
 80103b8:	d50a      	bpl.n	80103d0 <__ieee754_sqrt+0x154>
 80103ba:	f1c2 0420 	rsb	r4, r2, #32
 80103be:	fa23 f404 	lsr.w	r4, r3, r4
 80103c2:	1e55      	subs	r5, r2, #1
 80103c4:	4093      	lsls	r3, r2
 80103c6:	4321      	orrs	r1, r4
 80103c8:	1b42      	subs	r2, r0, r5
 80103ca:	e78a      	b.n	80102e2 <__ieee754_sqrt+0x66>
 80103cc:	4610      	mov	r0, r2
 80103ce:	e7f0      	b.n	80103b2 <__ieee754_sqrt+0x136>
 80103d0:	0049      	lsls	r1, r1, #1
 80103d2:	3201      	adds	r2, #1
 80103d4:	e7ef      	b.n	80103b6 <__ieee754_sqrt+0x13a>
 80103d6:	4680      	mov	r8, r0
 80103d8:	e7bd      	b.n	8010356 <__ieee754_sqrt+0xda>
 80103da:	bf00      	nop
 80103dc:	7ff00000 	.word	0x7ff00000

080103e0 <atan>:
 80103e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103e4:	ec55 4b10 	vmov	r4, r5, d0
 80103e8:	4bc3      	ldr	r3, [pc, #780]	; (80106f8 <atan+0x318>)
 80103ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80103ee:	429e      	cmp	r6, r3
 80103f0:	46ab      	mov	fp, r5
 80103f2:	dd18      	ble.n	8010426 <atan+0x46>
 80103f4:	4bc1      	ldr	r3, [pc, #772]	; (80106fc <atan+0x31c>)
 80103f6:	429e      	cmp	r6, r3
 80103f8:	dc01      	bgt.n	80103fe <atan+0x1e>
 80103fa:	d109      	bne.n	8010410 <atan+0x30>
 80103fc:	b144      	cbz	r4, 8010410 <atan+0x30>
 80103fe:	4622      	mov	r2, r4
 8010400:	462b      	mov	r3, r5
 8010402:	4620      	mov	r0, r4
 8010404:	4629      	mov	r1, r5
 8010406:	f7ef ff59 	bl	80002bc <__adddf3>
 801040a:	4604      	mov	r4, r0
 801040c:	460d      	mov	r5, r1
 801040e:	e006      	b.n	801041e <atan+0x3e>
 8010410:	f1bb 0f00 	cmp.w	fp, #0
 8010414:	f300 8131 	bgt.w	801067a <atan+0x29a>
 8010418:	a59b      	add	r5, pc, #620	; (adr r5, 8010688 <atan+0x2a8>)
 801041a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801041e:	ec45 4b10 	vmov	d0, r4, r5
 8010422:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010426:	4bb6      	ldr	r3, [pc, #728]	; (8010700 <atan+0x320>)
 8010428:	429e      	cmp	r6, r3
 801042a:	dc14      	bgt.n	8010456 <atan+0x76>
 801042c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010430:	429e      	cmp	r6, r3
 8010432:	dc0d      	bgt.n	8010450 <atan+0x70>
 8010434:	a396      	add	r3, pc, #600	; (adr r3, 8010690 <atan+0x2b0>)
 8010436:	e9d3 2300 	ldrd	r2, r3, [r3]
 801043a:	ee10 0a10 	vmov	r0, s0
 801043e:	4629      	mov	r1, r5
 8010440:	f7ef ff3c 	bl	80002bc <__adddf3>
 8010444:	4baf      	ldr	r3, [pc, #700]	; (8010704 <atan+0x324>)
 8010446:	2200      	movs	r2, #0
 8010448:	f7f0 fb7e 	bl	8000b48 <__aeabi_dcmpgt>
 801044c:	2800      	cmp	r0, #0
 801044e:	d1e6      	bne.n	801041e <atan+0x3e>
 8010450:	f04f 3aff 	mov.w	sl, #4294967295
 8010454:	e02b      	b.n	80104ae <atan+0xce>
 8010456:	f000 f963 	bl	8010720 <fabs>
 801045a:	4bab      	ldr	r3, [pc, #684]	; (8010708 <atan+0x328>)
 801045c:	429e      	cmp	r6, r3
 801045e:	ec55 4b10 	vmov	r4, r5, d0
 8010462:	f300 80bf 	bgt.w	80105e4 <atan+0x204>
 8010466:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801046a:	429e      	cmp	r6, r3
 801046c:	f300 80a0 	bgt.w	80105b0 <atan+0x1d0>
 8010470:	ee10 2a10 	vmov	r2, s0
 8010474:	ee10 0a10 	vmov	r0, s0
 8010478:	462b      	mov	r3, r5
 801047a:	4629      	mov	r1, r5
 801047c:	f7ef ff1e 	bl	80002bc <__adddf3>
 8010480:	4ba0      	ldr	r3, [pc, #640]	; (8010704 <atan+0x324>)
 8010482:	2200      	movs	r2, #0
 8010484:	f7ef ff18 	bl	80002b8 <__aeabi_dsub>
 8010488:	2200      	movs	r2, #0
 801048a:	4606      	mov	r6, r0
 801048c:	460f      	mov	r7, r1
 801048e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010492:	4620      	mov	r0, r4
 8010494:	4629      	mov	r1, r5
 8010496:	f7ef ff11 	bl	80002bc <__adddf3>
 801049a:	4602      	mov	r2, r0
 801049c:	460b      	mov	r3, r1
 801049e:	4630      	mov	r0, r6
 80104a0:	4639      	mov	r1, r7
 80104a2:	f7f0 f9eb 	bl	800087c <__aeabi_ddiv>
 80104a6:	f04f 0a00 	mov.w	sl, #0
 80104aa:	4604      	mov	r4, r0
 80104ac:	460d      	mov	r5, r1
 80104ae:	4622      	mov	r2, r4
 80104b0:	462b      	mov	r3, r5
 80104b2:	4620      	mov	r0, r4
 80104b4:	4629      	mov	r1, r5
 80104b6:	f7f0 f8b7 	bl	8000628 <__aeabi_dmul>
 80104ba:	4602      	mov	r2, r0
 80104bc:	460b      	mov	r3, r1
 80104be:	4680      	mov	r8, r0
 80104c0:	4689      	mov	r9, r1
 80104c2:	f7f0 f8b1 	bl	8000628 <__aeabi_dmul>
 80104c6:	a374      	add	r3, pc, #464	; (adr r3, 8010698 <atan+0x2b8>)
 80104c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104cc:	4606      	mov	r6, r0
 80104ce:	460f      	mov	r7, r1
 80104d0:	f7f0 f8aa 	bl	8000628 <__aeabi_dmul>
 80104d4:	a372      	add	r3, pc, #456	; (adr r3, 80106a0 <atan+0x2c0>)
 80104d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104da:	f7ef feef 	bl	80002bc <__adddf3>
 80104de:	4632      	mov	r2, r6
 80104e0:	463b      	mov	r3, r7
 80104e2:	f7f0 f8a1 	bl	8000628 <__aeabi_dmul>
 80104e6:	a370      	add	r3, pc, #448	; (adr r3, 80106a8 <atan+0x2c8>)
 80104e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ec:	f7ef fee6 	bl	80002bc <__adddf3>
 80104f0:	4632      	mov	r2, r6
 80104f2:	463b      	mov	r3, r7
 80104f4:	f7f0 f898 	bl	8000628 <__aeabi_dmul>
 80104f8:	a36d      	add	r3, pc, #436	; (adr r3, 80106b0 <atan+0x2d0>)
 80104fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104fe:	f7ef fedd 	bl	80002bc <__adddf3>
 8010502:	4632      	mov	r2, r6
 8010504:	463b      	mov	r3, r7
 8010506:	f7f0 f88f 	bl	8000628 <__aeabi_dmul>
 801050a:	a36b      	add	r3, pc, #428	; (adr r3, 80106b8 <atan+0x2d8>)
 801050c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010510:	f7ef fed4 	bl	80002bc <__adddf3>
 8010514:	4632      	mov	r2, r6
 8010516:	463b      	mov	r3, r7
 8010518:	f7f0 f886 	bl	8000628 <__aeabi_dmul>
 801051c:	a368      	add	r3, pc, #416	; (adr r3, 80106c0 <atan+0x2e0>)
 801051e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010522:	f7ef fecb 	bl	80002bc <__adddf3>
 8010526:	4642      	mov	r2, r8
 8010528:	464b      	mov	r3, r9
 801052a:	f7f0 f87d 	bl	8000628 <__aeabi_dmul>
 801052e:	a366      	add	r3, pc, #408	; (adr r3, 80106c8 <atan+0x2e8>)
 8010530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010534:	4680      	mov	r8, r0
 8010536:	4689      	mov	r9, r1
 8010538:	4630      	mov	r0, r6
 801053a:	4639      	mov	r1, r7
 801053c:	f7f0 f874 	bl	8000628 <__aeabi_dmul>
 8010540:	a363      	add	r3, pc, #396	; (adr r3, 80106d0 <atan+0x2f0>)
 8010542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010546:	f7ef feb7 	bl	80002b8 <__aeabi_dsub>
 801054a:	4632      	mov	r2, r6
 801054c:	463b      	mov	r3, r7
 801054e:	f7f0 f86b 	bl	8000628 <__aeabi_dmul>
 8010552:	a361      	add	r3, pc, #388	; (adr r3, 80106d8 <atan+0x2f8>)
 8010554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010558:	f7ef feae 	bl	80002b8 <__aeabi_dsub>
 801055c:	4632      	mov	r2, r6
 801055e:	463b      	mov	r3, r7
 8010560:	f7f0 f862 	bl	8000628 <__aeabi_dmul>
 8010564:	a35e      	add	r3, pc, #376	; (adr r3, 80106e0 <atan+0x300>)
 8010566:	e9d3 2300 	ldrd	r2, r3, [r3]
 801056a:	f7ef fea5 	bl	80002b8 <__aeabi_dsub>
 801056e:	4632      	mov	r2, r6
 8010570:	463b      	mov	r3, r7
 8010572:	f7f0 f859 	bl	8000628 <__aeabi_dmul>
 8010576:	a35c      	add	r3, pc, #368	; (adr r3, 80106e8 <atan+0x308>)
 8010578:	e9d3 2300 	ldrd	r2, r3, [r3]
 801057c:	f7ef fe9c 	bl	80002b8 <__aeabi_dsub>
 8010580:	4632      	mov	r2, r6
 8010582:	463b      	mov	r3, r7
 8010584:	f7f0 f850 	bl	8000628 <__aeabi_dmul>
 8010588:	4602      	mov	r2, r0
 801058a:	460b      	mov	r3, r1
 801058c:	4640      	mov	r0, r8
 801058e:	4649      	mov	r1, r9
 8010590:	f7ef fe94 	bl	80002bc <__adddf3>
 8010594:	4622      	mov	r2, r4
 8010596:	462b      	mov	r3, r5
 8010598:	f7f0 f846 	bl	8000628 <__aeabi_dmul>
 801059c:	f1ba 3fff 	cmp.w	sl, #4294967295
 80105a0:	4602      	mov	r2, r0
 80105a2:	460b      	mov	r3, r1
 80105a4:	d14b      	bne.n	801063e <atan+0x25e>
 80105a6:	4620      	mov	r0, r4
 80105a8:	4629      	mov	r1, r5
 80105aa:	f7ef fe85 	bl	80002b8 <__aeabi_dsub>
 80105ae:	e72c      	b.n	801040a <atan+0x2a>
 80105b0:	ee10 0a10 	vmov	r0, s0
 80105b4:	4b53      	ldr	r3, [pc, #332]	; (8010704 <atan+0x324>)
 80105b6:	2200      	movs	r2, #0
 80105b8:	4629      	mov	r1, r5
 80105ba:	f7ef fe7d 	bl	80002b8 <__aeabi_dsub>
 80105be:	4b51      	ldr	r3, [pc, #324]	; (8010704 <atan+0x324>)
 80105c0:	4606      	mov	r6, r0
 80105c2:	460f      	mov	r7, r1
 80105c4:	2200      	movs	r2, #0
 80105c6:	4620      	mov	r0, r4
 80105c8:	4629      	mov	r1, r5
 80105ca:	f7ef fe77 	bl	80002bc <__adddf3>
 80105ce:	4602      	mov	r2, r0
 80105d0:	460b      	mov	r3, r1
 80105d2:	4630      	mov	r0, r6
 80105d4:	4639      	mov	r1, r7
 80105d6:	f7f0 f951 	bl	800087c <__aeabi_ddiv>
 80105da:	f04f 0a01 	mov.w	sl, #1
 80105de:	4604      	mov	r4, r0
 80105e0:	460d      	mov	r5, r1
 80105e2:	e764      	b.n	80104ae <atan+0xce>
 80105e4:	4b49      	ldr	r3, [pc, #292]	; (801070c <atan+0x32c>)
 80105e6:	429e      	cmp	r6, r3
 80105e8:	da1d      	bge.n	8010626 <atan+0x246>
 80105ea:	ee10 0a10 	vmov	r0, s0
 80105ee:	4b48      	ldr	r3, [pc, #288]	; (8010710 <atan+0x330>)
 80105f0:	2200      	movs	r2, #0
 80105f2:	4629      	mov	r1, r5
 80105f4:	f7ef fe60 	bl	80002b8 <__aeabi_dsub>
 80105f8:	4b45      	ldr	r3, [pc, #276]	; (8010710 <atan+0x330>)
 80105fa:	4606      	mov	r6, r0
 80105fc:	460f      	mov	r7, r1
 80105fe:	2200      	movs	r2, #0
 8010600:	4620      	mov	r0, r4
 8010602:	4629      	mov	r1, r5
 8010604:	f7f0 f810 	bl	8000628 <__aeabi_dmul>
 8010608:	4b3e      	ldr	r3, [pc, #248]	; (8010704 <atan+0x324>)
 801060a:	2200      	movs	r2, #0
 801060c:	f7ef fe56 	bl	80002bc <__adddf3>
 8010610:	4602      	mov	r2, r0
 8010612:	460b      	mov	r3, r1
 8010614:	4630      	mov	r0, r6
 8010616:	4639      	mov	r1, r7
 8010618:	f7f0 f930 	bl	800087c <__aeabi_ddiv>
 801061c:	f04f 0a02 	mov.w	sl, #2
 8010620:	4604      	mov	r4, r0
 8010622:	460d      	mov	r5, r1
 8010624:	e743      	b.n	80104ae <atan+0xce>
 8010626:	462b      	mov	r3, r5
 8010628:	ee10 2a10 	vmov	r2, s0
 801062c:	4939      	ldr	r1, [pc, #228]	; (8010714 <atan+0x334>)
 801062e:	2000      	movs	r0, #0
 8010630:	f7f0 f924 	bl	800087c <__aeabi_ddiv>
 8010634:	f04f 0a03 	mov.w	sl, #3
 8010638:	4604      	mov	r4, r0
 801063a:	460d      	mov	r5, r1
 801063c:	e737      	b.n	80104ae <atan+0xce>
 801063e:	4b36      	ldr	r3, [pc, #216]	; (8010718 <atan+0x338>)
 8010640:	4e36      	ldr	r6, [pc, #216]	; (801071c <atan+0x33c>)
 8010642:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010646:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801064a:	e9da 2300 	ldrd	r2, r3, [sl]
 801064e:	f7ef fe33 	bl	80002b8 <__aeabi_dsub>
 8010652:	4622      	mov	r2, r4
 8010654:	462b      	mov	r3, r5
 8010656:	f7ef fe2f 	bl	80002b8 <__aeabi_dsub>
 801065a:	4602      	mov	r2, r0
 801065c:	460b      	mov	r3, r1
 801065e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010662:	f7ef fe29 	bl	80002b8 <__aeabi_dsub>
 8010666:	f1bb 0f00 	cmp.w	fp, #0
 801066a:	4604      	mov	r4, r0
 801066c:	460d      	mov	r5, r1
 801066e:	f6bf aed6 	bge.w	801041e <atan+0x3e>
 8010672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010676:	461d      	mov	r5, r3
 8010678:	e6d1      	b.n	801041e <atan+0x3e>
 801067a:	a51d      	add	r5, pc, #116	; (adr r5, 80106f0 <atan+0x310>)
 801067c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010680:	e6cd      	b.n	801041e <atan+0x3e>
 8010682:	bf00      	nop
 8010684:	f3af 8000 	nop.w
 8010688:	54442d18 	.word	0x54442d18
 801068c:	bff921fb 	.word	0xbff921fb
 8010690:	8800759c 	.word	0x8800759c
 8010694:	7e37e43c 	.word	0x7e37e43c
 8010698:	e322da11 	.word	0xe322da11
 801069c:	3f90ad3a 	.word	0x3f90ad3a
 80106a0:	24760deb 	.word	0x24760deb
 80106a4:	3fa97b4b 	.word	0x3fa97b4b
 80106a8:	a0d03d51 	.word	0xa0d03d51
 80106ac:	3fb10d66 	.word	0x3fb10d66
 80106b0:	c54c206e 	.word	0xc54c206e
 80106b4:	3fb745cd 	.word	0x3fb745cd
 80106b8:	920083ff 	.word	0x920083ff
 80106bc:	3fc24924 	.word	0x3fc24924
 80106c0:	5555550d 	.word	0x5555550d
 80106c4:	3fd55555 	.word	0x3fd55555
 80106c8:	2c6a6c2f 	.word	0x2c6a6c2f
 80106cc:	bfa2b444 	.word	0xbfa2b444
 80106d0:	52defd9a 	.word	0x52defd9a
 80106d4:	3fadde2d 	.word	0x3fadde2d
 80106d8:	af749a6d 	.word	0xaf749a6d
 80106dc:	3fb3b0f2 	.word	0x3fb3b0f2
 80106e0:	fe231671 	.word	0xfe231671
 80106e4:	3fbc71c6 	.word	0x3fbc71c6
 80106e8:	9998ebc4 	.word	0x9998ebc4
 80106ec:	3fc99999 	.word	0x3fc99999
 80106f0:	54442d18 	.word	0x54442d18
 80106f4:	3ff921fb 	.word	0x3ff921fb
 80106f8:	440fffff 	.word	0x440fffff
 80106fc:	7ff00000 	.word	0x7ff00000
 8010700:	3fdbffff 	.word	0x3fdbffff
 8010704:	3ff00000 	.word	0x3ff00000
 8010708:	3ff2ffff 	.word	0x3ff2ffff
 801070c:	40038000 	.word	0x40038000
 8010710:	3ff80000 	.word	0x3ff80000
 8010714:	bff00000 	.word	0xbff00000
 8010718:	08011050 	.word	0x08011050
 801071c:	08011030 	.word	0x08011030

08010720 <fabs>:
 8010720:	ec51 0b10 	vmov	r0, r1, d0
 8010724:	ee10 2a10 	vmov	r2, s0
 8010728:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801072c:	ec43 2b10 	vmov	d0, r2, r3
 8010730:	4770      	bx	lr
	...

08010734 <_init>:
 8010734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010736:	bf00      	nop
 8010738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801073a:	bc08      	pop	{r3}
 801073c:	469e      	mov	lr, r3
 801073e:	4770      	bx	lr

08010740 <_fini>:
 8010740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010742:	bf00      	nop
 8010744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010746:	bc08      	pop	{r3}
 8010748:	469e      	mov	lr, r3
 801074a:	4770      	bx	lr
