[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  18995       tick       1749148        756917        711029       1749148 
      2  18995       tick       4357568       2078688       2062975       4357568 
      3  18995       tick       4355574       2077493       2054997       4355574 
      4  18995       tick       4358192       2078221       2039261       4358192 
      5  18995       tick       4351300       2075838       2027391       4351300 
      6  18995       tick       4353782       2075762       2041864       4353782 
      7  18995       tick       4363472       2080409       2056257       4363472 
      8  18995       tick       4359883       2079414       2063928       4359883 
      9  18995       tick       4361176       2079876       2064776       4361176 
     10  18995       tick       4359028       2080565       2062736       4359028 
     11  18995       tick       4359733       2078576       2060255       4359733 
     12  18995       tick       4362603       2079503       2060833       4362603 
     13  18995       tick       4357002       2078181       2056654       4357002 
     14  18995       tick       4356742       2078081       2059487       4356742 
     15  18995       tick       4356312       2077597       2059773       4356312 
     16  18995       tick       4350728       2074015       2053872       4350728 
     17  18995       tick       4358153       2078559       2059563       4358153 
     18  18995       tick       4353665       2077438       2061683       4353665 
     19  18995       tick       4364532       2080333       2061772       4364532 
     20  18995       tick       4357160       2078679       2063431       4357160 
     21  18995       exit       3072749       1465626       1452115       3072749 
