# amba_ahb_apb_design_verification
## Design and Verification of a Multi-Master AMBA AHB Subsystem with AHB-to-APB Bridge

This project implements a complete AMBA system bus architecture, including a multi-master AHB subsystem, an AHB-to-APB bridge, and a set of APB peripherals. It features full synthesizable RTL, protocol-accurate behavior and a UVM testbench with constrained-random tests, coverage, assertions, and A scoreboard for end-to-end functional verification.

## ðŸ“Œ Project Overview
## âœ” AHB Subsystem (Phase-1)

**Two AHB masters:**

- CPU-like master (single + short bursts, optional locked transfers)
- DMA-like master (long bursts, high bandwidth)

**AHB arbiter (fixed-priority / round-robin)**

**Address decoder for slave selection**

**AHB slaves:**

- Fast SRAM slave (OKAY responses)
- AHB-to-APB bridge
- SPLIT/RETRY/ERROR-capable slow slave
- Default error slave

## âœ” APB Subsystem (Phase-2)

- APB interface with standard 2-phase protocol (Setup + Enable)
- One or more simple APB slaves (GPIO/UART/timer example)
- Implements cycle-accurate APB SETUP/ENABLE timing with correct PSEL, PENABLE, PWRITE, and PREADY handshakes.

## ðŸ§© Key Features
**Design**

Synthesizable RTL in SystemVerilog
Full AHB protocol support:
- NONSEQ/SEQ transfers
- INCR/WRAP bursts
- OKAY/ERROR/RETRY/SPLIT responses
- 1-KB burst boundary rules
Clean AHB/APB interface definitions (interface construct)

**Verification (UVM)**

Two AHB master agents (CPU + DMA)
Constrained-random sequences for bursts, sizes, addresses
Scoreboard with reference memory model
Functional coverage for transfers, arbitration, HRESP types
Assertions for protocol timing (HREADY, HRESP rules)
Directed tests for SPLIT/RETRY/ERROR and arbitration corner cases

## ðŸ“‚ Repository Structure
```
ahb_apb_design_verification/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ ahb/
â”‚   â”‚   â”œâ”€â”€ interfaces/
â”‚   â”‚   â”‚   â””â”€â”€ ahb_if.sv
â”‚   â”‚   â”œâ”€â”€ masters/
â”‚   â”‚   â”œâ”€â”€ slaves/
â”‚   â”‚   â”œâ”€â”€ infra/        # arbiter + decoder
â”‚   â”‚   â””â”€â”€ ahb_top.sv
â”‚   â”œâ”€â”€ apb/
â”‚   â”‚   â”œâ”€â”€ apb_if.sv
â”‚   â”‚   â””â”€â”€ apb_slaves/
â”‚   â””â”€â”€ bridge/
â”‚       â””â”€â”€ ahb_apb_bridge.sv
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ ahb_if.sv
â”‚   â”œâ”€â”€ uvm/
â”‚   â”‚   â”œâ”€â”€ agents/
â”‚   â”‚   â”œâ”€â”€ env/
â”‚   â”‚   â”œâ”€â”€ sequences/
â”‚   â”‚   â”œâ”€â”€ scoreboard/
â”‚   â”‚   â””â”€â”€ coverage/
â”‚   â”œâ”€â”€ tests/
â”‚   â””â”€â”€ assertions/
â”‚
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ compile.f
â”‚   â”œâ”€â”€ run.f
â”‚   â””â”€â”€ waves/
â”‚
â””â”€â”€ docs/
    â”œâ”€â”€ block_diagrams/
    â””â”€â”€ verification_plan.md
```

## ðŸ“˜ References

- ARM AMBA AHB/ASB/APB Specifications
- ARM AMBA AXI4 Specification (for future extension)
- UVM User Guide
- Doulos / Verification Academy resources
