Microprocessor architectures implemented in Verilog HDL. 
Each of them are fully functional and able to execute MIPS instructions, such as LW, SW, R-type, I-type and J-type.
Architecture graphs are inside proper folders.

1. Single-cycle
2. Multi-cycle
3. Pipelined with hazard unit
