<html><head><title>Modelica.Electrical.Digital.Registers</title></head>
<style>
body { font-family: Droid Serif,serif; font-size: 16px; line-height: 24px;  }
p, dt, pre, blockquote, ol, ul, table, hr { margin-top: 24px; margin-bottom: 0 }
img { margin-top: 24px }
img.icon, embed.icon { float: right; margin: 0 0 24px 24px; border: 0 }
h1, h2, h3, h4, h5, th { font-family: Droid Sans,sans-serif }
h1 { font-size: 26px; line-height: 26px; margin: 18px 0 0 0 }h2 { font-size: 21px; line-height: 24px; margin: 26px 0 -2px 0 }h3 { font-size: 18px; line-height: 24px; margin: 27px 0 -3px 0 }h4 { font-size: 16px; line-height: 24px; margin: 28px 0 -4px 0; font-style: italic }h1 .subtitle, h2 .subtitle { font-size: 16px; font-style: italic }
h1 br, h2 br { margin-bottom: 10px }
p.interface { background-color: #EEE; padding: 20px; border: 1px solid #CCE; border-radius: 14px }
code, pre, p.interface { font-family: Droid Sans Mono,monospace; font-size: 14px; line-height: 20px }
li, dd, li p, dd p, li dt, dd dt, li pre, dd pre, li blockquote, dd blockquote, li table, dd table { margin-top: 11px; margin-bottom: 11px }
dt + dt, dd, ul ul { margin-top: 0 }
blockquote pre, blockquote blockquote { margin-top: 0; margin-bottom: 0 }
ul ul li { margin-top:5px; margin-bottom:6px }
td, th { vertical-align: top; font-size: 14px; line-height: 20px }
th { background-color: #EEE }
td p, th p { margin-top: 10px }
td code, th code { font-size: 13px }
hr { border: 0; border-bottom: 1px dotted darkred; clear: right }
</style>
<body>
<a name="Registers"><h1><embed class="icon" src="../../../images/icon0012.svg" width="203" height="203" />
Package <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;Registers<br><span class="subtitle">Registers with N-bit input data and output data</span></h1></a>
<h3>Information</h3>
<p>

<p>Registers is a collection of flipflops and latches. In the opposite to the Examples.Utilities models the Register models are a series of assignments in the algorithm part of the model. The model text is taken nearly identical from the standard logic text.</p>
<p>Extends from <code><a href="../../../Icons/Package/index.html">Modelica.&#8203;Icons.&#8203;Package</a></code> (Icon for standard packages).</p>
<h3>Package Contents</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Name</th><th>Description</th></tr><tr><td><a href="#DFFR"><code>DFFR</code></a></td><td>Edge triggered register bank with reset</td></tr>
<tr><td><a href="#DFFREG"><code>DFFREG</code></a></td><td>Edge triggered register bank with high active reset</td></tr>
<tr><td><a href="#DFFREGL"><code>DFFREGL</code></a></td><td>Edge triggered register bank with low active reset</td></tr>
<tr><td><a href="#DFFREGSRH"><code>DFFREGSRH</code></a></td><td>Edge triggered register bank with high active set and reset</td></tr>
<tr><td><a href="#DFFREGSRL"><code>DFFREGSRL</code></a></td><td>Edge triggered register bank with low active set and reset</td></tr>
<tr><td><a href="#DFFSR"><code>DFFSR</code></a></td><td>Edge triggered register bank with set and reset</td></tr>
<tr><td><a href="#DLATR"><code>DLATR</code></a></td><td>Level sensitive register bank with reset</td></tr>
<tr><td><a href="#DLATREG"><code>DLATREG</code></a></td><td>Level sensitive register bank with reset active high</td></tr>
<tr><td><a href="#DLATREGL"><code>DLATREGL</code></a></td><td>Level sensitive register bank with reset active low</td></tr>
<tr><td><a href="#DLATREGSRH"><code>DLATREGSRH</code></a></td><td>Level sensitive register bank with set and reset, active high</td></tr>
<tr><td><a href="#DLATREGSRL"><code>DLATREGSRL</code></a></td><td>Level sensitive register bank with set and reset, active low</td></tr>
<tr><td><a href="#DLATSR"><code>DLATSR</code></a></td><td>Level sensitive register bank with set and reset</td></tr>
</table>
<hr><a name="DFFR"><h2><embed class="icon" src="../../../images/icon0540.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DFFR<br><span class="subtitle">Edge triggered register bank with reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities</p>
<p><strong>Truth Table for high active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<p><strong>Truth Table for low active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<pre>

  *  = do not care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code>Integer</code></td><td><code>ResetMap[L]</code></td><td><code>{1, 4, 3, 2, 4, 4, 3, 2, 4}</code></td><td>function selection, defaults for high active reset</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>clock</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DFFREG"><h2><embed class="icon" src="../../../images/icon0541.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DFFREG<br><span class="subtitle">Edge triggered register bank with high active reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>clock</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DFFREGL"><h2><embed class="icon" src="../../../images/icon0542.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DFFREGL<br><span class="subtitle">Edge triggered register bank with low active reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>0</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>
<p>Extends from <code><a href="../../../Electrical/Digital/Registers/index.html#DFFREG">Modelica.&#8203;Electrical.&#8203;Digital.&#8203;Registers.&#8203;DFFREG</a></code> (Edge triggered register bank with high active reset).</p>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>clock</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DFFSR"><h2><embed class="icon" src="../../../images/icon0543.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DFFSR<br><span class="subtitle">Edge triggered register bank with set and reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table for high active set and reset</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>0</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>0</td> <td>NC</td> <td>8</td> </tr>

</table>

<p><strong>Truth Table for low active set and reset </strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>1</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>1</td> <td>NC</td> <td>8</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code>Integer</code></td><td><code>ResetSetMap[L,L]</code></td><td><code>[1,1,1,1,1,1,1,1,1; 1,4,7,2,4,4,7,2,4; 1,5,8,2,5,5,8,2,5; 1,6,3,2,6,6,3,2,6; 1,4,7,2,4,4,7,2,4; 1,4,7,2,4,4,7,2,4; 1,5,8,2,5,5,8,2,5; 1,6,3,2,6,6,3,2,6; 1,4,7,2,4,4,7,2,4]</code></td><td>function selection by [reset, set] reading</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>set</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>clock</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DFFREGSRH"><h2><embed class="icon" src="../../../images/icon0544.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DFFREGSRH<br><span class="subtitle">Edge triggered register bank with high active set and reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>0</td>  <td>0</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>0</td>  <td>0</td> <td>NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>set</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>clock</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DFFREGSRL"><h2><embed class="icon" src="../../../images/icon0545.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DFFREGSRL<br><span class="subtitle">Edge triggered register bank with low active set and reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>

<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Clock</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>*</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>*</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X-Trns</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1-Trns</td> <td>1</td>  <td>1</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0-Trns</td> <td>1</td>  <td>1</td> <td>NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</pre>
<p>Extends from <code><a href="../../../Electrical/Digital/Registers/index.html#DFFREGSRH">Modelica.&#8203;Electrical.&#8203;Digital.&#8203;Registers.&#8203;DFFREGSRH</a></code> (Edge triggered register bank with high active set and reset).</p>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>set</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>clock</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DLATR"><h2><embed class="icon" src="../../../images/icon0546.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DLATR<br><span class="subtitle">Level sensitive register bank with reset</span></h2></a>
<h3>Information</h3>
<p>


<p> Description in VHDL is given by <a href="http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd">http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</a></p>
<p><strong>Truth Table for high active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<p><strong>Truth Table for low active reset:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>0</td> <td>2</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td> <td>NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td> <td>DataIn</td> <td>3</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td> <td>X or U or NC</td> <td>3</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> <td>4</td> </tr>
</table>

<pre>

  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code>Integer</code></td><td><code>ResetMap[L]</code></td><td><code>{1, 4, 3, 2, 4, 4, 3, 2, 4}</code></td><td>function selection, defaults for high active reset</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>enable</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DLATREG"><h2><embed class="icon" src="../../../images/icon0547.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DLATREG<br><span class="subtitle">Level sensitive register bank with reset active high</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td > <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>enable</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DLATREGL"><h2><embed class="icon" src="../../../images/icon0548.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DLATREGL<br><span class="subtitle">Level sensitive register bank with reset active low</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td> <td>0</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td> <td>NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X or U or 0 or NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>
<p>Extends from <code><a href="../../../Electrical/Digital/Registers/index.html#DLATREG">Modelica.&#8203;Electrical.&#8203;Digital.&#8203;Registers.&#8203;DLATREG</a></code> (Level sensitive register bank with reset active high).</p>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>enable</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DLATSR"><h2><embed class="icon" src="../../../images/icon0549.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DLATSR<br><span class="subtitle">Level sensitive register bank with set and reset</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table for high active set and reset</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~1</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>~1</td> <td>U</td> <td>4,5,7,8</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>0</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>0</td> <td>NC</td> <td>8</td> </tr>

</table>

<p><strong>Truth Table for low active set and reset </strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
      <td>Map</td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~0</td> <td>U</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> <td>2</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> <td>3</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> <td>6</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>~0</td> <td>U</td> <td>4,5,7,8</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> <td>4</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> <td>5</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> <td>7</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> <td>8</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td>  <td>1</td> <td>DataIn</td> <td>8</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td>  <td>1</td> <td>NC</td> <td>8</td> </tr>

</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code>Integer</code></td><td><code>ResetSetMap[L,L]</code></td><td><code>[1,1,1,1,1,1,1,1,1; 1,4,7,2,4,4,7,2,4; 1,5,8,2,5,5,8,2,5; 1,6,3,2,6,6,3,2,6; 1,4,7,2,4,4,7,2,4; 1,4,7,2,4,4,7,2,4; 1,5,8,2,5,5,8,2,5; 1,6,3,2,6,6,3,2,6; 1,4,7,2,4,4,7,2,4]</code></td><td>function selection by [reset, set] reading</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>set</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>enable</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DLATREGSRH"><h2><embed class="icon" src="../../../images/icon0550.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DLATREGSRH<br><span class="subtitle">Level sensitive register bank with set and reset, active high</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table:</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~1</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>1</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>0</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>1</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~1</td> <td>~1</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>0</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>0</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X</td> <td>0</td>  <td>0</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>0</td>  <td>0</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0</td> <td>0</td>  <td>0</td> <td>NC</td> </tr>

</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>set</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>enable</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr><a name="DLATREGSRL"><h2><embed class="icon" src="../../../images/icon0551.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Registers</a>.&#8203;DLATREGSRL<br><span class="subtitle">Level sensitive register bank with set and reset, active low</span></h2></a>
<h3>Information</h3>
<p>

<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><strong>Truth Table</strong></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>DataIn</strong></td>
      <td><strong>Enable</strong></td>
      <td><strong>Reset</strong></td>
      <td><strong>Set</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>

  <tr><td>*</td> <td>*</td> <td>*</td>  <td>U</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>U</td>  <td>~0</td> <td>U</td> </tr>
  <tr><td>*</td> <td>*</td> <td>*</td>  <td>0</td> <td>1</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>1</td> <td>0</td> </tr>
  <tr><td>*</td> <td>*</td> <td>0</td>  <td>X</td> <td>X</td> </tr>
  <tr><td>*</td> <td>U</td> <td>~0</td> <td>~0</td> <td>U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>X</td> <td>X or U</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>1</td> <td>X</td> <td>X or U or 1 or NC</td> </tr>
  <tr><td>*</td> <td>~U</td> <td>X</td> <td>1</td> <td>X or U or 0 or NC</td> </tr>
  <tr><td>*</td> <td>X</td> <td>1</td>  <td>1</td> <td>X or U or NC</td> </tr>
  <tr><td>*</td> <td>1</td> <td>1</td>  <td>1</td> <td>DataIn</td> </tr>
  <tr><td>*</td> <td>0</td> <td>1</td>  <td>1</td> <td>NC</td> </tr>
</table>

<pre>
  *  = do not care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</pre>
<p>Extends from <code><a href="../../../Electrical/Digital/Registers/index.html#DLATREGSRH">Modelica.&#8203;Electrical.&#8203;Digital.&#8203;Registers.&#8203;DLATREGSRH</a></code> (Level sensitive register bank with set and reset, active high).</p>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n</code></td><td><code>1</code></td><td>data width</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>set</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>reset</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>enable</code></td><td>&nbsp</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n]</code></td><td>&nbsp</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n]</code></td><td>&nbsp</td></tr>
</table>
<hr style="border-color:#999" />
<p style="font-size:80%;color:#999;margin-top:12px">Generated 2018-10-03 12:36:51 EDT by <i>MapleSim</i>.</p>
</body></html>
