# TITTLE

Design and simulate 2 bit synchronous upcounter with T flip flop using Verilog.
![image](https://github.com/MavillaPranathi/Simulation-project--Digital-Electronics/assets/118343610/c06ee894-e304-467b-ac3a-6d73f2b3b22c)


# THEORY

# LOGIC DIAGRAM

# NETLIST DIAGRAM

# TIMING DIAGRAM

# PROGRAM

# REFERENCE
