`timescale 1ns / 1ps



module rom_file_c #(parameter file , addr_width = 8, data_width = 8)
( 
    input logic clk,
    input logic [addr_width - 1:0] addr,
    output logic [data_width - 1:0] data
    );

    // signal declaration
    (*rom_style = "block" *) logic [data_width - 1:0] rom [0:2**(addr_width - 1)];

    initial
        $readmemb(file, rom); 

    always_ff @(posedge clk)
        data <= rom[addr]; 

endmodule
