Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/raver/Desktop/university/master/semester_04/vhdl/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto f1f6741dfaaf4609b319d0a0eb616ae0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot RegisterSyncReset_TestBench_behav xil_defaultlib.RegisterSyncReset_TestBench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.RegisterSyncReset [registersyncreset_default]
Compiling architecture behavioral of entity xil_defaultlib.registersyncreset_testbench
Built simulation snapshot RegisterSyncReset_TestBench_behav
