
*** Running vivado
    with args -log Seven_Segment_Decrementer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Seven_Segment_Decrementer.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Seven_Segment_Decrementer.tcl -notrace
Command: synth_design -top Seven_Segment_Decrementer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 513.980 ; gain = 94.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Seven_Segment_Decrementer' [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:1]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:43]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:85]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.runs/synth_1/.Xil/Vivado-29576-LAPTOP-MK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.runs/synth_1/.Xil/Vivado-29576-LAPTOP-MK/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'probe0' does not match port width (1) of module 'ila_0' [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:87]
WARNING: [Synth 8-3848] Net displayed_number in module/entity Seven_Segment_Decrementer does not have driver. [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Seven_Segment_Decrementer' (2#1) [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.672 ; gain = 148.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.672 ; gain = 148.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.672 ; gain = 148.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'uut'
Finished Parsing XDC File [c:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'uut'
Parsing XDC File [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/constrs_1/imports/Downloads/Basys-3-MasterO.xdc]
Finished Parsing XDC File [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/constrs_1/imports/Downloads/Basys-3-MasterO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/constrs_1/imports/Downloads/Basys-3-MasterO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Seven_Segment_Decrementer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Seven_Segment_Decrementer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 884.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 884.641 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 884.641 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 884.641 ; gain = 465.445
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'LED_activation_set_reg' [C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.srcs/sources_1/imports/Desktop/Seven_Segment_Decrementer.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 884.641 ; gain = 465.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Seven_Segment_Decrementer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'an_reg[0]' (LD) to 'an_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\an_reg[1] )
WARNING: [Synth 8-3332] Sequential element (an_reg[1]) is unused and will be removed from module Seven_Segment_Decrementer.
INFO: [Synth 8-3886] merging instance 'LED_activation_set_reg[3]' (LD) to 'LED_activation_set_reg[2]'
INFO: [Synth 8-3886] merging instance 'LED_activation_set_reg[1]' (LD) to 'LED_activation_set_reg[2]'
INFO: [Synth 8-3886] merging instance 'LED_activation_set_reg[0]' (LD) to 'LED_activation_set_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_activation_set_reg[2] )
WARNING: [Synth 8-3332] Sequential element (LED_activation_set_reg[2]) is unused and will be removed from module Seven_Segment_Decrementer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 884.641 ; gain = 465.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 891.125 ; gain = 471.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    12|
|4     |LUT1   |     3|
|5     |LUT2   |     1|
|6     |LUT3   |     1|
|7     |LUT4   |     1|
|8     |LUT5   |    30|
|9     |LUT6   |     3|
|10    |FDCE   |    47|
|11    |LD     |     2|
|12    |IBUF   |     2|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 910.777 ; gain = 174.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 910.777 ; gain = 491.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE (inverted pins: G): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 913.781 ; gain = 496.344
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mehbo/OneDrive/Documents/lab_3/lab_3.runs/synth_1/Seven_Segment_Decrementer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Seven_Segment_Decrementer_utilization_synth.rpt -pb Seven_Segment_Decrementer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 913.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 15:13:52 2023...
