

================================================================
== Vivado HLS Report for 'bit_reverse25'
================================================================
* Date:           Thu Jul 13 07:52:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2049|     3073| 20.490 us | 30.730 us |  2049|  3073|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop  |     2048|     3072|   2 ~ 3  |          -|          -|  1024|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      46|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     105|    -|
|Register         |        -|      -|      38|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      38|     151|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_134_p2          |     +    |      0|  0|  18|          11|           1|
    |icmp_ln24_fu_128_p2  |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln26_fu_154_p2  |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  46|          34|          25|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |OUT_I_V_address0      |  15|          3|   10|         30|
    |OUT_R_V_address0      |  15|          3|   10|         30|
    |X_I_V_address0        |  15|          3|   10|         30|
    |X_R_V_address0        |  15|          3|   10|         30|
    |ap_NS_fsm             |  27|          5|    1|          5|
    |ap_done               |   9|          2|    1|          2|
    |input_assign_reg_116  |   9|          2|   11|         22|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 105|         21|   53|        149|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_reg_177             |  11|   0|   11|          0|
    |icmp_ln26_reg_182     |   1|   0|    1|          0|
    |input_assign_reg_116  |  11|   0|   11|          0|
    |zext_ln29_reg_186     |  10|   0|   64|         54|
    +----------------------+----+----+-----+-----------+
    |Total                 |  38|   0|   92|         54|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_done           | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V     |     array    |
|OUT_R_V_address0  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d0        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_I_V_address0  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d0        | out |   22|  ap_memory |    OUT_I_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.75ns)   --->   "br label %1" [fft_stages_loop.cpp:24]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 6 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp eq i11 %input_assign, -1024" [fft_stages_loop.cpp:24]   --->   Operation 7 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.94ns)   --->   "%i = add i11 %input_assign, 1" [fft_stages_loop.cpp:24]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %4, label %2" [fft_stages_loop.cpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str4) nounwind" [fft_stages_loop.cpp:24]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%reversed = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %input_assign, i32 9, i32 0)" [fft_stages_loop.cpp:11->fft_stages_loop.cpp:25]   --->   Operation 12 'partselect' 'reversed' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i10 %reversed to i11" [fft_stages_loop.cpp:11->fft_stages_loop.cpp:25]   --->   Operation 13 'zext' 'zext_ln11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln26 = icmp ugt i11 %input_assign, %zext_ln11" [fft_stages_loop.cpp:26]   --->   Operation 14 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %._crit_edge, label %3" [fft_stages_loop.cpp:26]   --->   Operation 15 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %reversed to i64" [fft_stages_loop.cpp:29]   --->   Operation 16 'zext' 'zext_ln29' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%X_R_V_addr_1 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:29]   --->   Operation 17 'getelementptr' 'X_R_V_addr_1' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_1, align 4" [fft_stages_loop.cpp:29]   --->   Operation 18 'load' 'X_R_V_load' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%X_I_V_addr_1 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:34]   --->   Operation 19 'getelementptr' 'X_I_V_addr_1' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_1, align 4" [fft_stages_loop.cpp:34]   --->   Operation 20 'load' 'X_I_V_load' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:38]   --->   Operation 21 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %input_assign to i64" [fft_stages_loop.cpp:28]   --->   Operation 22 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:28]   --->   Operation 23 'getelementptr' 'X_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_stages_loop.cpp:28]   --->   Operation 24 'load' 'temp_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 25 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_1, align 4" [fft_stages_loop.cpp:29]   --->   Operation 25 'load' 'X_R_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%OUT_R_V_addr = getelementptr [1024 x i22]* %OUT_R_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:29]   --->   Operation 26 'getelementptr' 'OUT_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.35ns)   --->   "store i22 %X_R_V_load, i22* %OUT_R_V_addr, align 4" [fft_stages_loop.cpp:29]   --->   Operation 27 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:33]   --->   Operation 28 'getelementptr' 'X_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_stages_loop.cpp:33]   --->   Operation 29 'load' 'temp_V_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_1, align 4" [fft_stages_loop.cpp:34]   --->   Operation 30 'load' 'X_I_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%OUT_I_V_addr = getelementptr [1024 x i22]* %OUT_I_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:34]   --->   Operation 31 'getelementptr' 'OUT_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.35ns)   --->   "store i22 %X_I_V_load, i22* %OUT_I_V_addr, align 4" [fft_stages_loop.cpp:34]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 33 [1/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_stages_loop.cpp:28]   --->   Operation 33 'load' 'temp_V' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%OUT_R_V_addr_1 = getelementptr [1024 x i22]* %OUT_R_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:30]   --->   Operation 34 'getelementptr' 'OUT_R_V_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.35ns)   --->   "store i22 %temp_V, i22* %OUT_R_V_addr_1, align 4" [fft_stages_loop.cpp:30]   --->   Operation 35 'store' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 36 [1/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_stages_loop.cpp:33]   --->   Operation 36 'load' 'temp_V_1' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%OUT_I_V_addr_1 = getelementptr [1024 x i22]* %OUT_I_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:35]   --->   Operation 37 'getelementptr' 'OUT_I_V_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "store i22 %temp_V_1, i22* %OUT_I_V_addr_1, align 4" [fft_stages_loop.cpp:35]   --->   Operation 38 'store' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft_stages_loop.cpp:36]   --->   Operation 39 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [fft_stages_loop.cpp:24]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln24           (br               ) [ 01111]
input_assign      (phi              ) [ 00110]
icmp_ln24         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln24           (br               ) [ 00000]
specloopname_ln24 (specloopname     ) [ 00000]
reversed          (partselect       ) [ 00000]
zext_ln11         (zext             ) [ 00000]
icmp_ln26         (icmp             ) [ 00111]
br_ln26           (br               ) [ 00000]
zext_ln29         (zext             ) [ 00011]
X_R_V_addr_1      (getelementptr    ) [ 00010]
X_I_V_addr_1      (getelementptr    ) [ 00010]
ret_ln38          (ret              ) [ 00000]
zext_ln28         (zext             ) [ 00000]
X_R_V_addr        (getelementptr    ) [ 00101]
X_R_V_load        (load             ) [ 00000]
OUT_R_V_addr      (getelementptr    ) [ 00000]
store_ln29        (store            ) [ 00000]
X_I_V_addr        (getelementptr    ) [ 00101]
X_I_V_load        (load             ) [ 00000]
OUT_I_V_addr      (getelementptr    ) [ 00000]
store_ln34        (store            ) [ 00000]
temp_V            (load             ) [ 00000]
OUT_R_V_addr_1    (getelementptr    ) [ 00000]
store_ln30        (store            ) [ 00000]
temp_V_1          (load             ) [ 00000]
OUT_I_V_addr_1    (getelementptr    ) [ 00000]
store_ln35        (store            ) [ 00000]
br_ln36           (br               ) [ 00000]
br_ln24           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="X_R_V_addr_1_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="22" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="10" slack="0"/>
<pin id="34" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_1/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="10" slack="0"/>
<pin id="39" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/2 temp_V/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="X_I_V_addr_1_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="22" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="10" slack="0"/>
<pin id="47" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_1/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="10" slack="0"/>
<pin id="52" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/2 temp_V_1/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="X_R_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="22" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="OUT_R_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="22" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_V_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="22" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 store_ln30/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="X_I_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="OUT_I_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="22" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_V_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="22" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 store_ln35/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="OUT_R_V_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="22" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="2"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_V_addr_1/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="OUT_I_V_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="22" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="2"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_V_addr_1/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="input_assign_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="1"/>
<pin id="118" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_assign_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln24_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="reversed_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="reversed/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln11_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln26_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln29_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln28_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln26_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="2"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="186" class="1005" name="zext_ln29_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="2"/>
<pin id="188" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="192" class="1005" name="X_R_V_addr_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="X_I_V_addr_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="1"/>
<pin id="199" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="X_R_V_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="X_I_V_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="28" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="28" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="56" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="37" pin="3"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="50" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="120" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="120" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="120" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="120" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="140" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="169"><net_src comp="116" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="180"><net_src comp="134" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="185"><net_src comp="154" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="160" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="195"><net_src comp="30" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="200"><net_src comp="43" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="205"><net_src comp="56" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="210"><net_src comp="78" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="50" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R_V | {}
	Port: X_I_V | {}
	Port: OUT_R_V | {3 4 }
	Port: OUT_I_V | {3 4 }
 - Input state : 
	Port: bit_reverse25 : X_R_V | {2 3 4 }
	Port: bit_reverse25 : X_I_V | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		reversed : 1
		zext_ln11 : 2
		icmp_ln26 : 3
		br_ln26 : 4
		zext_ln29 : 2
		X_R_V_addr_1 : 3
		X_R_V_load : 4
		X_I_V_addr_1 : 3
		X_I_V_load : 4
	State 3
		X_R_V_addr : 1
		temp_V : 2
		OUT_R_V_addr : 1
		store_ln29 : 2
		X_I_V_addr : 1
		temp_V_1 : 2
		OUT_I_V_addr : 1
		store_ln34 : 2
	State 4
		store_ln30 : 1
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln24_fu_128 |    0    |    13   |
|          | icmp_ln26_fu_154 |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |     i_fu_134     |    0    |    18   |
|----------|------------------|---------|---------|
|partselect|  reversed_fu_140 |    0    |    0    |
|----------|------------------|---------|---------|
|          | zext_ln11_fu_150 |    0    |    0    |
|   zext   | zext_ln29_fu_160 |    0    |    0    |
|          | zext_ln28_fu_166 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    44   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|X_I_V_addr_1_reg_197|   10   |
| X_I_V_addr_reg_207 |   10   |
|X_R_V_addr_1_reg_192|   10   |
| X_R_V_addr_reg_202 |   10   |
|      i_reg_177     |   11   |
|  icmp_ln26_reg_182 |    1   |
|input_assign_reg_116|   11   |
|  zext_ln29_reg_186 |   64   |
+--------------------+--------+
|        Total       |   127  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_37   |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_50   |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_71   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_93   |  p0  |   2  |  10  |   20   ||    9    |
| input_assign_reg_116 |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   142  ||  5.494  ||    69   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   69   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   127  |   113  |
+-----------+--------+--------+--------+
