// Seed: 1716744385
module module_0 (
    input uwire id_0
    , id_4,
    input wand  id_1,
    input wire  id_2
);
  parameter id_5 = 1;
  assign module_1.id_3 = 0;
  wire id_6;
  assign id_4 = (id_0);
  assign id_4 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5
  );
endmodule
program module_2 #(
    parameter id_4 = 32'd51,
    parameter id_5 = 32'd39
) (
    output tri1 id_0,
    input supply0 id_1,
    output logic id_2,
    output supply0 id_3,
    input supply0 _id_4[id_4 : -1 'b0],
    input supply1 _id_5,
    input supply1 id_6
);
  wire [(  -1  ) : id_5] id_8;
  xnor primCall (id_2, id_8, id_9, id_6, id_10, id_11);
  wire id_9;
  ;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  initial id_2 = 1 - id_8 - -1;
endprogram
