Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MCPU"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : MCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\adder_1bit.v" into library work
Parsing module <adder_1bit>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\AddSub1b.vf" into library work
Parsing module <AddSub1b>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\myOr2b4.vf" into library work
Parsing module <myOr2b4>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\myAnd2b4.vf" into library work
Parsing module <myAnd2b4>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Mux4to14b.vf" into library work
Parsing module <Mux4to14b>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\AddSub4b.vf" into library work
Parsing module <AddSub4b>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALU4b.vf" into library work
Parsing module <AddSub4b_MUSER_ALU4b>.
Parsing module <ALU4b>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\SRL.v" into library work
Parsing module <SRL>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\SLL.v" into library work
Parsing module <SLL>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALU32b.v" into library work
Parsing module <ALU32b>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Regfile.v" into library work
Parsing module <Regfile>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" into library work
Parsing module <ALUSCPU>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MCPU.vf" into library work
Parsing module <M_datapath_MUSER_MCPU>.
Parsing module <MCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MCPU>.

Elaborating module <M_datapath>.

Elaborating module <REG32>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX4T1_5>.

Elaborating module <Regfile>.

Elaborating module <MUX2T1_32>.

Elaborating module <ALUSCPU>.
WARNING:HDLCompiler:413 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" Line 31: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" Line 32: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <ALU32b>.

Elaborating module <ALU4b>.

Elaborating module <AddSub4b_MUSER_ALU4b>.

Elaborating module <AddSub1b>.

Elaborating module <adder_1bit>.

Elaborating module <XOR2>.

Elaborating module <myAnd2b4>.

Elaborating module <AND2>.

Elaborating module <myOr2b4>.

Elaborating module <OR2>.

Elaborating module <Mux4to1>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <Mux4to14b>.

Elaborating module <GND>.
WARNING:HDLCompiler:1127 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" Line 34: Assignment to co ignored, since the identifier is never used

Elaborating module <SLL>.
WARNING:HDLCompiler:189 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" Line 40: Size mismatch in connection of port <B>. Formal port size is 6-bit while actual signal size is 5-bit.

Elaborating module <SRL>.
WARNING:HDLCompiler:189 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" Line 41: Size mismatch in connection of port <B>. Formal port size is 6-bit while actual signal size is 5-bit.

Elaborating module <VCC>.

Elaborating module <Ext_32>.
WARNING:HDLCompiler:634 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf" Line 70: Net <Lui[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf" Line 72: Net <offset[31]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf" Line 110: Input port A3[4] is not connected on this instance

Elaborating module <ctrl>.
WARNING:HDLCompiler:552 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MCPU.vf" Line 249: Input port overflow is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MCPU>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MCPU.vf".
WARNING:Xst:2898 - Port 'overflow', unconnected in block instance 'U11', is tied to GND.
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MCPU.vf" line 249: Output port <ALUop> of the instance <U11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MCPU> synthesized.

Synthesizing Unit <M_datapath>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf".
WARNING:Xst:2898 - Port 'A3', unconnected in block instance 'XLXI_4', is tied to GND.
INFO:Xst:3210 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf" line 137: Output port <S> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\M_datapath.vf" line 137: Output port <result1> of the instance <XLXI_8> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Lui> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <offset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <M_datapath> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\REG32.v".
    Found 32-bit register for signal <a>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MUX4T1_32.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MUX4T1_5.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <Regfile>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Regfile.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <RN1[4]_a[31][31]_wide_mux_1_OUT> created at line 34.
    Found 32-bit 31-to-1 multiplexer for signal <RN2[4]_a[31][31]_wide_mux_4_OUT> created at line 35.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regfile> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <ALUSCPU>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v".
INFO:Xst:3210 - "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALUSCPU.v" line 34: Output port <Co> of the instance <m1> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUSCPU> synthesized.

Synthesizing Unit <ALU32b>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALU32b.v".
    Summary:
	no macro.
Unit <ALU32b> synthesized.

Synthesizing Unit <ALU4b>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALU4b.vf".
    Summary:
	no macro.
Unit <ALU4b> synthesized.

Synthesizing Unit <AddSub4b_MUSER_ALU4b>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ALU4b.vf".
    Summary:
	no macro.
Unit <AddSub4b_MUSER_ALU4b> synthesized.

Synthesizing Unit <AddSub1b>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\AddSub1b.vf".
    Summary:
	no macro.
Unit <AddSub1b> synthesized.

Synthesizing Unit <adder_1bit>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\adder_1bit.v".
    Summary:
Unit <adder_1bit> synthesized.

Synthesizing Unit <myAnd2b4>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\myAnd2b4.vf".
    Summary:
	no macro.
Unit <myAnd2b4> synthesized.

Synthesizing Unit <myOr2b4>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\myOr2b4.vf".
    Summary:
	no macro.
Unit <myOr2b4> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <Mux4to14b>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Mux4to14b.vf".
    Summary:
	no macro.
Unit <Mux4to14b> synthesized.

Synthesizing Unit <SLL>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\SLL.v".
WARNING:Xst:647 - Input <B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SLL> synthesized.

Synthesizing Unit <SRL>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\SRL.v".
WARNING:Xst:647 - Input <B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SRL> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\Ext_32.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "C:\Users\86133\Desktop\ise\3180105144_Lab4\3180105144_Lab4\MCPU_full_version\ctrl.v".
        IF = 5'b00000
        ID = 5'b00001
        EX_R = 5'b00010
        EX_Mem = 5'b00011
        EX_I = 5'b00100
        Lui_WB = 5'b00101
        EX_beq = 5'b00110
        EX_bne = 5'b00111
        EX_jr = 5'b01000
        EX_JAL = 5'b01001
        Exe_J = 5'b01010
        MEM_RD = 5'b01011
        MEM_WD = 5'b01100
        WB_R = 5'b01101
        WB_I = 5'b01110
        WB_LW = 5'b01111
        Error = 5'b11111
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
        SLL = 3'b110
        value0 = 20'b10010100000010001000
        value1 = 20'b00000000000110000000
        value2 = 20'b00000000001100000000
        value3 = 20'b00110000001100001000
        value4 = 20'b00000001000101000000
        value5 = 20'b00101000001100001000
        value6 = 20'b00000000001000000100
        value7 = 20'b00000000001001010000
        value8 = 20'b01000000011000000011
        value9 = 20'b10000000100110000000
        value10 = 20'b00000000001100000110
        value11 = 20'b00000000001101000000
        value12 = 20'b00000010000111000000
        value13 = 20'b01000000011000000011
        value14 = 20'b10000000001000000000
        value15 = 20'b10000011100111100000
WARNING:Xst:647 - Input <Inst_in<20:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 32                                             |
    | Inputs             | 14                                             |
    | Outputs            | 31                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 32-bit register                                       : 4
 992-bit register                                      : 1
# Multiplexers                                         : 60
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 64
 1-bit xor2                                            : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1120
 Flip-Flops                                            : 1120
# Multiplexers                                         : 60
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 64
 1-bit xor2                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U11/FSM_0> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000000010
 00100 | 00000000000000100
 01000 | 00000000000001000
 00010 | 00000000000010000
 00011 | 00000000000100000
 00110 | 00000000001000000
 00111 | 00000000010000000
 01010 | 00000000100000000
 01001 | 00000001000000000
 00101 | 00000010000000000
 11111 | 00000100000000000
 01101 | 00001000000000000
 01011 | 00010000000000000
 01100 | 00100000000000000
 01110 | 01000000000000000
 01111 | 10000000000000000
----------------------------

Optimizing unit <MCPU> ...

Optimizing unit <Mux4to1> ...

Optimizing unit <Mux4to14b> ...

Optimizing unit <M_datapath> ...

Optimizing unit <ALUSCPU> ...

Optimizing unit <ALU32b> ...

Optimizing unit <REG32> ...

Optimizing unit <Regfile> ...

Optimizing unit <ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MCPU, actual ratio is 2.
FlipFlop U11/state_FSM_FFd10 has been replicated 1 time(s)
FlipFlop U11/state_FSM_FFd11 has been replicated 1 time(s)
FlipFlop U11/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop U11/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop U11/state_FSM_FFd7 has been replicated 1 time(s)
FlipFlop U11/state_FSM_FFd8 has been replicated 1 time(s)
FlipFlop U1_2/XLXI_1/a_16 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_16 connected to a primary input has been replicated
FlipFlop U1_2/XLXI_1/a_17 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_17 connected to a primary input has been replicated
FlipFlop U1_2/XLXI_1/a_18 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_18 connected to a primary input has been replicated
FlipFlop U1_2/XLXI_1/a_19 has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_19 connected to a primary input has been replicated
FlipFlop U1_2/XLXI_1/a_20 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_20 connected to a primary input has been replicated
FlipFlop U1_2/XLXI_1/a_21 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_21 connected to a primary input has been replicated
FlipFlop U1_2/XLXI_1/a_22 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop U1_2/XLXI_1/a_22 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1163
 Flip-Flops                                            : 1163

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2518
#      AND2                        : 260
#      GND                         : 1
#      INV                         : 33
#      LUT2                        : 8
#      LUT3                        : 1032
#      LUT4                        : 96
#      LUT5                        : 203
#      LUT6                        : 729
#      MUXF7                       : 50
#      OR2                         : 33
#      OR4                         : 40
#      VCC                         : 1
#      XOR2                        : 32
# FlipFlops/Latches                : 1163
#      FDC                         : 22
#      FDCE                        : 1076
#      FDE                         : 64
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 170
#      IBUF                        : 35
#      OBUF                        : 135

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1163  out of  202800     0%  
 Number of Slice LUTs:                 2101  out of  101400     2%  
    Number used as Logic:              2101  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3187
   Number with an unused Flip Flop:    2024  out of   3187    63%  
   Number with an unused LUT:          1086  out of   3187    34%  
   Number of fully used LUT-FF pairs:    77  out of   3187     2%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         171
 Number of bonded IOBs:                 170  out of    400    42%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 1163  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 25.920ns (Maximum Frequency: 38.581MHz)
   Minimum input arrival time before clock: 1.579ns
   Maximum output required time after clock: 3.379ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 25.920ns (frequency: 38.581MHz)
  Total number of paths / destination ports: 277706982 / 2155
-------------------------------------------------------------------------
Delay:               25.920ns (Levels of Logic = 36)
  Source:            U11/state_FSM_FFd15 (FF)
  Destination:       U1_2/XLXI_11/a_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U11/state_FSM_FFd15 to U1_2/XLXI_11/a_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.282   0.758  U11/state_FSM_FFd15 (U11/state_FSM_FFd15)
     LUT5:I0->O            4   0.053   0.433  U11/state_FSM_FFd5-In11 (U11/state_FSM_FFd5-In1)
     LUT3:I2->O            2   0.053   0.608  U11/state_ALU_operation<0>4 (U11/state_ALU_operation<0>5)
     LUT6:I3->O            2   0.053   0.491  U11/state_ALU_operation<0>5_1 (U11/state_ALU_operation<0>51)
     LUT3:I1->O            2   0.053   0.745  U1_2/XLXI_8/GND_8_o_GND_8_o_OR_64_o1_1 (U1_2/XLXI_8/GND_8_o_GND_8_o_OR_64_o1)
     XOR2:I0->O            2   0.053   0.491  U1_2/XLXI_8/m1/m1/XLXI_1/XLXI_2/XLXI_2 (U1_2/XLXI_8/m1/m1/XLXI_1/XLXI_2/XLXN_3)
     LUT5:I3->O            3   0.053   0.427  U1_2/XLXI_8/m1/m1/XLXI_1/XLXI_2/XLXI_1/out1 (U1_2/XLXI_8/m1/m1/XLXI_1/XLXN_16)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m1/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m1/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m1/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m1/XLXI_4/XLXN_17)
     OR4:I2->O             4   0.157   0.433  U1_2/XLXI_8/m1/m1/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C0)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m2/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m2/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m2/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m2/XLXI_4/XLXN_17)
     OR4:I2->O             4   0.157   0.433  U1_2/XLXI_8/m1/m2/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C1)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m3/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m3/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m3/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m3/XLXI_4/XLXN_17)
     OR4:I2->O             4   0.157   0.433  U1_2/XLXI_8/m1/m3/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C2)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m4/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m4/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m4/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m4/XLXI_4/XLXN_17)
     OR4:I2->O             4   0.157   0.433  U1_2/XLXI_8/m1/m4/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C3)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m5/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m5/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m5/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m5/XLXI_4/XLXN_17)
     OR4:I2->O             4   0.157   0.433  U1_2/XLXI_8/m1/m5/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C4)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m6/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m6/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m6/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m6/XLXI_4/XLXN_17)
     OR4:I2->O             5   0.157   0.440  U1_2/XLXI_8/m1/m6/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C5)
     LUT5:I4->O            2   0.053   0.745  U1_2/XLXI_8/m1/m7/XLXI_1/XLXI_5/XLXI_1/out1 (U1_2/XLXI_8/m1/m7/XLXN_20)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m7/XLXI_4/XLXI_8 (U1_2/XLXI_8/m1/m7/XLXI_4/XLXN_17)
     OR4:I2->O             5   0.157   0.440  U1_2/XLXI_8/m1/m7/XLXI_4/XLXI_19 (U1_2/XLXI_8/m1/C6)
     LUT6:I5->O            2   0.053   0.745  U1_2/XLXI_8/m1/m8/XLXI_1/XLXI_1/XLXI_1/Mxor_s_xo<0>1 (U1_2/XLXI_8/m1/m8/XLXN_25<0>)
     AND2:I0->O            1   0.053   0.635  U1_2/XLXI_8/m1/m8/XLXI_5/XLXI_8 (U1_2/XLXI_8/m1/m8/XLXI_5/XLXN_25)
     OR4:I2->O             1   0.157   0.413  U1_2/XLXI_8/m1/m8/XLXI_5/XLXI_23 (U1_2/XLXI_8/result1<28>)
     LUT5:I4->O            3   0.053   0.739  U1_2/XLXI_8/Mmux_C211 (U1_2/ALU<28>)
     LUT6:I1->O            1   0.053   0.739  U1_2/XLXI_8/zero<0>8 (XLXN_17)
     AND2:I0->O            1   0.053   0.739  U1_2/XLXI_44 (U1_2/XLXN_64)
     AND2:I0->O            1   0.053   0.739  U1_2/XLXI_45 (U1_2/XLXN_65)
     OR2:I0->O             1   0.053   0.739  U1_2/XLXI_46 (U1_2/XLXN_66)
     AND2:I0->O           32   0.053   0.552  U1_2/XLXI_47 (U1_2/XLXN_76)
     FDCE:CE                   0.200          U1_2/XLXI_11/a_0
    ----------------------------------------
    Total                     25.920ns (3.222ns logic, 22.698ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1369 / 1365
-------------------------------------------------------------------------
Offset:              1.579ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       U1_2/XLXI_1/a_31 (FF)
  Destination Clock: clk rising

  Data Path: clk to U1_2/XLXI_1/a_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   0.000   0.770  clk_IBUF (clk_IBUF)
     LUT3:I0->O           52   0.053   0.556  U1_2/XLXI_1/GND_3_o_GND_3_o_AND_1_o1 (U1_2/XLXI_1/GND_3_o_GND_3_o_AND_1_o)
     FDCE:CE                   0.200          U1_2/XLXI_1/a_0
    ----------------------------------------
    Total                      1.579ns (0.253ns logic, 1.326ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2061 / 135
-------------------------------------------------------------------------
Offset:              3.379ns (Levels of Logic = 5)
  Source:            U1_2/XLXI_1/a_17 (FF)
  Destination:       Data_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: U1_2/XLXI_1/a_17 to Data_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           262   0.282   0.942  U1_2/XLXI_1/a_17 (U1_2/XLXI_1/a_17)
     LUT6:I0->O            1   0.053   0.635  U1_2/XLXI_5/Mmux_RN2[4]_a[31][31]_wide_mux_4_OUT_810 (U1_2/XLXI_5/Mmux_RN2[4]_a[31][31]_wide_mux_4_OUT_810)
     LUT6:I2->O            1   0.053   0.000  U1_2/XLXI_5/Mmux_RN2[4]_a[31][31]_wide_mux_4_OUT_33 (U1_2/XLXI_5/Mmux_RN2[4]_a[31][31]_wide_mux_4_OUT_33)
     MUXF7:I1->O           2   0.217   0.745  U1_2/XLXI_5/Mmux_RN2[4]_a[31][31]_wide_mux_4_OUT_2_f7_2 (U1_2/XLXI_5/RN2[4]_a[31][31]_wide_mux_4_OUT<12>)
     LUT6:I0->O            1   0.053   0.399  U1_2/XLXI_5/Mmux_B41 (Data_out_12_OBUF)
     OBUF:I->O                 0.000          Data_out_12_OBUF (Data_out<12>)
    ----------------------------------------
    Total                      3.379ns (0.658ns logic, 2.721ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   25.920|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.61 secs
 
--> 

Total memory usage is 4645612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   11 (   0 filtered)

