{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590025742175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590025742175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 20:49:02 2020 " "Processing started: Wed May 20 20:49:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590025742175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590025742175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590025742175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1590025742899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1590025742899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(14) " "Verilog HDL information at alu.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/alu.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1590025752990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025752992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025752992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025752998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025752998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/BancoRegistros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "Branch.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer3 " "Found entity 1: buffer3" {  } { { "buffer3.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/buffer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Found entity 1: buffer4" {  } { { "buffer4.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/buffer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlAlu.v(7) " "Verilog HDL information at controlAlu.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1590025753036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlAlu " "Found entity 1: controlAlu" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucmemory " "Found entity 1: instrucmemory" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753041 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mips.v(144) " "Verilog HDL Module Instantiation warning at mips.v(144): ignored dangling comma in List of Port Connections" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 144 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1590025753046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left " "Found entity 1: Shift_left" {  } { { "Shift_left.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sing_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file sing_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sing_ext " "Found entity 1: Sing_ext" {  } { { "Sing_ext.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Sing_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadato.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadato.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDato " "Found entity 1: MemoriaDato" {  } { { "MemoriaDato.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_j.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_J " "Found entity 1: Shift_left_J" {  } { { "Shift_left_J.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Shift_left_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sing_ext_j.v 1 1 " "Found 1 design units, including 1 entities, in source file sing_ext_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sing_ext_J " "Found entity 1: Sing_ext_J" {  } { { "Sing_ext_J.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Sing_ext_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_j.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_J " "Found entity 1: Mux_J" {  } { { "Mux_J.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/Mux_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590025753154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590025753154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemReg_Buffer2_buffer4 mips.v(210) " "Verilog HDL Implicit Net warning at mips.v(210): created implicit net for \"MemReg_Buffer2_buffer4\"" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590025753155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MW_Buf2_buf4 mips.v(211) " "Verilog HDL Implicit Net warning at mips.v(211): created implicit net for \"MW_Buf2_buf4\"" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590025753155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MR_buf2_buf4 mips.v(213) " "Verilog HDL Implicit Net warning at mips.v(213): created implicit net for \"MR_buf2_buf4\"" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590025753155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_buffer2_mux2 mips.v(240) " "Verilog HDL Implicit Net warning at mips.v(240): created implicit net for \"Data_buffer2_mux2\"" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590025753155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluRes_buffer4 mips.v(293) " "Verilog HDL Implicit Net warning at mips.v(293): created implicit net for \"AluRes_buffer4\"" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590025753155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data2_Buffer3 mips.v(294) " "Verilog HDL Implicit Net warning at mips.v(294): created implicit net for \"data2_Buffer3\"" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590025753155 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mips.v(233) " "Verilog HDL Instantiation warning at mips.v(233): instance has no name" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 233 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1590025753158 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mips.v(290) " "Verilog HDL Instantiation warning at mips.v(290): instance has no name" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 290 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1590025753159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1590025753230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mips.v(188) " "Verilog HDL assignment warning at mips.v(188): truncated value with size 32 to match size of target (6)" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1590025753241 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips.v(293) " "Verilog HDL assignment warning at mips.v(293): truncated value with size 32 to match size of target (1)" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1590025753241 "|mips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips.v(294) " "Verilog HDL assignment warning at mips.v(294): truncated value with size 32 to match size of target (1)" {  } { { "mips.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1590025753241 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 Mux1:Muxa " "Elaborating entity \"Mux1\" for hierarchy \"Mux1:Muxa\"" {  } { { "mips.v" "Muxa" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_J Mux_J:muxJ " "Elaborating entity \"Mux_J\" for hierarchy \"Mux_J:muxJ\"" {  } { { "mips.v" "muxJ" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcounter " "Elaborating entity \"pc\" for hierarchy \"pc:pcounter\"" {  } { { "mips.v" "pcounter" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucmemory instrucmemory:instrucmemory1 " "Elaborating entity \"instrucmemory\" for hierarchy \"instrucmemory:instrucmemory1\"" {  } { { "mips.v" "instrucmemory1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753275 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 128 instrucmemory.v(11) " "Verilog HDL warning at instrucmemory.v(11): number of words (24) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1590025753317 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instrucmemory.v(10) " "Verilog HDL warning at instrucmemory.v(10): initial value for variable mem should be constant" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1590025753317 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instrucmemory.v(8) " "Net \"mem\" at instrucmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instrucmemory.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1590025753317 "|mips|instrucmemory:instrucmemory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 buffer1:bufferA " "Elaborating entity \"buffer1\" for hierarchy \"buffer1:bufferA\"" {  } { { "mips.v" "bufferA" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros BancoRegistros:Br " "Elaborating entity \"BancoRegistros\" for hierarchy \"BancoRegistros:Br\"" {  } { { "mips.v" "Br" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:control " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:control\"" {  } { { "mips.v" "control" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753338 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluOP UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"AluOP\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753345 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite UnidadControl.v(20) " "Verilog HDL Always Construct warning at UnidadControl.v(20): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite UnidadControl.v(20) " "Inferred latch for \"MemWrite\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump UnidadControl.v(20) " "Inferred latch for \"Jump\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite UnidadControl.v(20) " "Inferred latch for \"RegWrite\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg UnidadControl.v(20) " "Inferred latch for \"MemtoReg\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead UnidadControl.v(20) " "Inferred latch for \"MemRead\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch UnidadControl.v(20) " "Inferred latch for \"Branch\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc UnidadControl.v(20) " "Inferred latch for \"ALUsrc\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[0\] UnidadControl.v(20) " "Inferred latch for \"AluOP\[0\]\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[1\] UnidadControl.v(20) " "Inferred latch for \"AluOP\[1\]\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[2\] UnidadControl.v(20) " "Inferred latch for \"AluOP\[2\]\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst UnidadControl.v(20) " "Inferred latch for \"RegDst\" at UnidadControl.v(20)" {  } { { "UnidadControl.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753346 "|mips|UnidadControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left_J Shift_left_J:Shift2 " "Elaborating entity \"Shift_left_J\" for hierarchy \"Shift_left_J:Shift2\"" {  } { { "mips.v" "Shift2" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sing_ext_J Sing_ext_J:Sing2 " "Elaborating entity \"Sing_ext_J\" for hierarchy \"Sing_ext_J:Sing2\"" {  } { { "mips.v" "Sing2" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sing_ext Sing_ext:sing_ext1 " "Elaborating entity \"Sing_ext\" for hierarchy \"Sing_ext:sing_ext1\"" {  } { { "mips.v" "sing_ext1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 buffer2:bufferb " "Elaborating entity \"buffer2\" for hierarchy \"buffer2:bufferb\"" {  } { { "mips.v" "bufferb" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left Shift_left:comb_147 " "Elaborating entity \"Shift_left\" for hierarchy \"Shift_left:comb_147\"" {  } { { "mips.v" "comb_147" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:Muxb " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:Muxb\"" {  } { { "mips.v" "Muxb" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:Muxc " "Elaborating entity \"Mux3\" for hierarchy \"Mux3:Muxc\"" {  } { { "mips.v" "Muxc" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlAlu controlAlu:controlalu1 " "Elaborating entity \"controlAlu\" for hierarchy \"controlAlu:controlalu1\"" {  } { { "mips.v" "controlalu1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753435 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida controlAlu.v(7) " "Verilog HDL Always Construct warning at controlAlu.v(7): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1590025753441 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] controlAlu.v(9) " "Inferred latch for \"salida\[0\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753441 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] controlAlu.v(9) " "Inferred latch for \"salida\[1\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753441 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] controlAlu.v(9) " "Inferred latch for \"salida\[2\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753441 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] controlAlu.v(9) " "Inferred latch for \"salida\[3\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1590025753441 "|mips|controlAlu:controlalu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753443 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zflag alu.v(8) " "Output port \"zflag\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1590025753445 "|mips|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:comb_148 " "Elaborating entity \"Adder\" for hierarchy \"Adder:comb_148\"" {  } { { "mips.v" "comb_148" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3 buffer3:bufferc " "Elaborating entity \"buffer3\" for hierarchy \"buffer3:bufferc\"" {  } { { "mips.v" "bufferc" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch1 " "Elaborating entity \"branch\" for hierarchy \"branch:branch1\"" {  } { { "mips.v" "branch1" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDato MemoriaDato:MemDato " "Elaborating entity \"MemoriaDato\" for hierarchy \"MemoriaDato:MemDato\"" {  } { { "mips.v" "MemDato" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem MemoriaDato.v(10) " "Verilog HDL or VHDL warning at MemoriaDato.v(10): object \"mem\" assigned a value but never read" {  } { { "MemoriaDato.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1590025753474 "|mips|MemoriaDato:MemDato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MemoriaDato.v(15) " "Verilog HDL assignment warning at MemoriaDato.v(15): truncated value with size 32 to match size of target (8)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1590025753474 "|mips|MemoriaDato:MemDato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MemoriaDato.v(16) " "Verilog HDL assignment warning at MemoriaDato.v(16): truncated value with size 32 to match size of target (8)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1590025753500 "|mips|MemoriaDato:MemDato"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemRes MemoriaDato.v(8) " "Output port \"MemRes\" at MemoriaDato.v(8) has no driver" {  } { { "MemoriaDato.v" "" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1590025753556 "|mips|MemoriaDato:MemDato"}
{ "Warning" "WSGN_EMPTY_SHELL" "MemoriaDato " "Entity \"MemoriaDato\" contains only dangling pins" {  } { { "mips.v" "MemDato" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 355 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1590025753561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer4 buffer4:bufferd " "Elaborating entity \"buffer4\" for hierarchy \"buffer4:bufferd\"" {  } { { "mips.v" "bufferd" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:Mux_4 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:Mux_4\"" {  } { { "mips.v" "Mux_4" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590025753641 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[4\] " "Net \"buffer4_ban\[4\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[4\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[3\] " "Net \"buffer4_ban\[3\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[3\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[2\] " "Net \"buffer4_ban\[2\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[2\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[1\] " "Net \"buffer4_ban\[1\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[1\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_buffer2\[32\] " "Net \"pc_buffer2\[32\]\" is missing source, defaulting to GND" {  } { { "mips.v" "pc_buffer2\[32\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[4\] " "Net \"buffer4_ban\[4\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[4\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[3\] " "Net \"buffer4_ban\[3\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[3\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[2\] " "Net \"buffer4_ban\[2\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[2\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[1\] " "Net \"buffer4_ban\[1\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[1\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753746 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_buffer2\[32\] " "Net \"pc_buffer2\[32\]\" is missing source, defaulting to GND" {  } { { "mips.v" "pc_buffer2\[32\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[4\] " "Net \"buffer4_ban\[4\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[4\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[3\] " "Net \"buffer4_ban\[3\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[3\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[2\] " "Net \"buffer4_ban\[2\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[2\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[1\] " "Net \"buffer4_ban\[1\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[1\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753747 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753747 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_buffer2\[32\] " "Net \"pc_buffer2\[32\]\" is missing source, defaulting to GND" {  } { { "mips.v" "pc_buffer2\[32\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[4\] " "Net \"buffer4_ban\[4\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[4\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[3\] " "Net \"buffer4_ban\[3\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[3\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[2\] " "Net \"buffer4_ban\[2\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[2\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[1\] " "Net \"buffer4_ban\[1\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[1\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_buffer2\[32\] " "Net \"pc_buffer2\[32\]\" is missing source, defaulting to GND" {  } { { "mips.v" "pc_buffer2\[32\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[4\] " "Net \"buffer4_ban\[4\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[4\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[3\] " "Net \"buffer4_ban\[3\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[3\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[2\] " "Net \"buffer4_ban\[2\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[2\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[1\] " "Net \"buffer4_ban\[1\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[1\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753748 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_buffer2\[32\] " "Net \"pc_buffer2\[32\]\" is missing source, defaulting to GND" {  } { { "mips.v" "pc_buffer2\[32\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[4\] " "Net \"buffer4_ban\[4\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[4\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[3\] " "Net \"buffer4_ban\[3\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[3\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[2\] " "Net \"buffer4_ban\[2\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[2\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753749 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer4_ban\[1\] " "Net \"buffer4_ban\[1\]\" is missing source, defaulting to GND" {  } { { "mips.v" "buffer4_ban\[1\]" { Text "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753749 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1590025753749 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1590025753871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.map.smsg " "Generated suppressed messages file C:/Users/danao/Desktop/PROYECTO/MIPS-teams/verilog/QuartusMips_2/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1590025753966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590025753998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 20:49:13 2020 " "Processing ended: Wed May 20 20:49:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590025753998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590025753998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590025753998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590025753998 ""}
