

================================================================
== Vivado HLS Report for 'Conv1DMac_new405'
================================================================
* Date:           Wed Apr 26 23:43:49 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  16777221|  16777221|  16777221|  16777221|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                     |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  16777219|  16777219|         5|          1|          1|  16777216|    yes   |
        +-----------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     609|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       28|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     385|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       28|      0|     385|     920|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+---+----+
    |           Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------+--------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_x_x_U67  |computeS3_mux_646yd2_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_U68  |computeS3_mux_646yd2_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_U69  |computeS3_mux_646yd2_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_U70  |computeS3_mux_646yd2_x_x  |        0|      0|  0|  17|
    +------------------------------+--------------------------+---------+-------+---+----+
    |Total                         |                          |        0|      0|  0|  68|
    +------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights13_m_weights_3_U  |Conv1DMac_new405_Ffa  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights13_m_weights_2_U  |Conv1DMac_new405_Gfk  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights13_m_weights_1_U  |Conv1DMac_new405_Hfu  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights13_m_weights_s_U  |Conv1DMac_new405_IfE  |        7|  0|   0|  16384|    7|     1|       114688|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       28|  0|   0|  65536|   28|     4|       458752|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_528_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_2_fu_598_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_3_fu_668_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_185_fu_458_p2            |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next9_fu_297_p2    |     +    |      0|  0|  32|           1|          25|
    |indvar_flatten_op_fu_429_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_760_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_779_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_798_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_817_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_351_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_23_1_fu_1114_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_2_fu_1253_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_3_fu_1392_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_975_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_2_fu_423_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_754_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_773_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_792_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_811_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_160_fu_411_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_765_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_784_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_803_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_746_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_187_mid_fu_345_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten9_fu_291_p2       |   icmp   |      0|  0|  18|          25|          26|
    |exitcond_flatten_fu_303_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_166_fu_518_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_180_fu_417_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_279_1_fu_588_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_279_2_fu_658_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_279_3_fu_728_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_885_fu_339_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_163_fu_494_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_169_fu_564_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_173_fu_634_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_177_fu_704_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_859_fu_357_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_435_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_399_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_309_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_391_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_325_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_363_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_186_mid2_fu_383_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_186_mid_fu_317_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_333_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 609|         274|         290|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten9_reg_215    |   9|          2|   25|         50|
    |indvar_flatten_reg_226     |   9|          2|   16|         32|
    |macRegisters_0_V_5_fu_134  |   9|          2|    8|         16|
    |macRegisters_1_V_5_fu_138  |   9|          2|    8|         16|
    |macRegisters_2_V_5_fu_142  |   9|          2|    8|         16|
    |macRegisters_3_V_5_fu_146  |   9|          2|    8|         16|
    |nm_reg_237                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_248                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   96|        194|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten9_reg_1435  |   1|   0|    1|          0|
    |indvar_flatten9_reg_215     |  25|   0|   25|          0|
    |indvar_flatten_reg_226      |  16|   0|   16|          0|
    |macRegisters_0_V_5_fu_134   |   8|   0|    8|          0|
    |macRegisters_1_V_5_fu_138   |   8|   0|    8|          0|
    |macRegisters_2_V_5_fu_142   |   8|   0|    8|          0|
    |macRegisters_3_V_5_fu_146   |   8|   0|    8|          0|
    |nm_reg_237                  |   7|   0|    7|          0|
    |nm_t_mid2_reg_1444          |   6|   0|    6|          0|
    |p_Val2_23_1_reg_1561        |   8|   0|    8|          0|
    |p_Val2_23_2_reg_1566        |   8|   0|    8|          0|
    |p_Val2_23_3_reg_1571        |   8|   0|    8|          0|
    |p_Val2_s_reg_1556           |   8|   0|    8|          0|
    |sf_reg_248                  |   9|   0|    9|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_128_reg_1496            |   8|   0|    8|          0|
    |tmp_130_reg_1511            |   8|   0|    8|          0|
    |tmp_132_reg_1526            |   8|   0|    8|          0|
    |tmp_134_reg_1541            |   8|   0|    8|          0|
    |tmp_160_reg_1457            |  14|   0|   14|          0|
    |tmp_166_reg_1506            |   1|   0|    1|          0|
    |tmp_180_reg_1462            |   1|   0|    1|          0|
    |tmp_279_1_reg_1521          |   1|   0|    1|          0|
    |tmp_279_2_reg_1536          |   1|   0|    1|          0|
    |tmp_279_3_reg_1551          |   1|   0|    1|          0|
    |tmp_968_reg_1501            |   1|   0|    1|          0|
    |tmp_971_reg_1516            |   1|   0|    1|          0|
    |tmp_974_reg_1531            |   1|   0|    1|          0|
    |tmp_977_reg_1546            |   1|   0|    1|          0|
    |exitcond_flatten9_reg_1435  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1444          |  64|  32|    6|          0|
    |tmp_180_reg_1462            |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 385|  96|  201|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new405 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

