

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Wed Dec  6 14:17:56 2023

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        Conv_opt_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  217|  217|  217|  217|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1_Image_Matrix_L2_Image_Matrix  |    9|    9|         1|          -|          -|     9|    no    |
        |- L1_Kernal_Matrix                 |   15|   15|         5|          -|          -|     3|    no    |
        | + L2_Kernal_Matrix                |    3|    3|         1|          -|          -|     3|    no    |
        |- memset_padded_image              |   29|   29|         6|          -|          -|     5|    no    |
        | + memset_padded_image             |    4|    4|         1|          -|          -|     5|    no    |
        |- Loop 4                           |   24|   24|         8|          -|          -|     3|    no    |
        | + Loop 4.1                        |    6|    6|         2|          -|          -|     3|    no    |
        |- C1_C2                            |   95|   95|        56|          5|          5|     9|    yes   |
        |- output_loop_1                    |   33|   33|        11|          -|          -|     3|    no    |
        | + output_loop_2                   |    9|    9|         3|          -|          -|     3|    no    |
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 5, D = 56, States = { 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond_flatten)
	3  / (exitcond_flatten)
3 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
4 --> 
	4  / (!exitcond4)
	3  / (exitcond4)
5 --> 
	6  / true
6 --> 
	6  / (!tmp_8)
	5  / (tmp_8 & !tmp_2)
	7  / (tmp_8 & tmp_2)
7 --> 
	10  / (exitcond5)
	8  / (!exitcond5)
8 --> 
	9  / (!exitcond7)
	7  / (exitcond7)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	71  / (exitcond_flatten1)
	16  / (!exitcond_flatten1)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	15  / true
71 --> 
	72  / true
72 --> 
	73  / (!exitcond8)
73 --> 
	74  / (!exitcond)
	72  / (exitcond)
74 --> 
	75  / true
75 --> 
	73  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %data_in_V_data), !map !27"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_in_V_last_V), !map !33"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %data_out_V_data), !map !37"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_V_last_V), !map !41"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind"   --->   Operation 80 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_mat = alloca [9 x double], align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:11]   --->   Operation 81 'alloca' 'input_mat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%kernal_mat = alloca [9 x double], align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12]   --->   Operation 82 'alloca' 'kernal_mat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%kernal_mat_addr_1 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 0" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 83 'getelementptr' 'kernal_mat_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%kernal_mat_addr_2 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 84 'getelementptr' 'kernal_mat_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%kernal_mat_addr_3 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 85 'getelementptr' 'kernal_mat_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%kernal_mat_addr_4 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 86 'getelementptr' 'kernal_mat_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%kernal_mat_addr_5 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 87 'getelementptr' 'kernal_mat_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%kernal_mat_addr_6 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 88 'getelementptr' 'kernal_mat_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%kernal_mat_addr_7 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 89 'getelementptr' 'kernal_mat_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%kernal_mat_addr_8 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 90 'getelementptr' 'kernal_mat_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%kernal_mat_addr_9 = getelementptr [9 x double]* %kernal_mat, i64 0, i64 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 91 'getelementptr' 'kernal_mat_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%padded_image = alloca [25 x double], align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 92 'alloca' 'padded_image' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:5]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %data_in_V_data, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:6]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %data_out_V_data, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:7]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty = alloca [9 x double], align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:18]   --->   Operation 96 'alloca' 'empty' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 97 [1/1] (0.75ns)   --->   "br label %1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:26]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 98 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 99 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_5, %.reset ]"   --->   Operation 100 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Operation 101 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.86ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Operation 102 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader33.preheader, label %.reset"   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.62ns)   --->   "%i_5 = add i2 %i, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:26]   --->   Operation 104 'add' 'i_5' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @L1_Image_Matrix_L2_I)"   --->   Operation 105 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.51ns)   --->   "%exitcond1 = icmp eq i2 %j, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:27]   --->   Operation 106 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.26ns)   --->   "%j_mid2 = select i1 %exitcond1, i2 0, i2 %j" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:27]   --->   Operation 107 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.26ns)   --->   "%tmp_mid2_v = select i1 %exitcond1, i2 %i_5, i2 %i" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 108 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i2 %tmp_mid2_v to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 109 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 110 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 111 'zext' 'p_shl2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i5 %p_shl2_cast, %tmp_mid2_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 112 'sub' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:27]   --->   Operation 113 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty_10 = call { double, i1 } @_ssdm_op_Read.axis.volatile.doubleP.i1P(double* %data_in_V_data, i1* %data_in_V_last_V)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:29]   --->   Operation 114 'read' 'empty_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { double, i1 } %empty_10, 0" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:29]   --->   Operation 115 'extractvalue' 'tmp_data' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %j_mid2 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 116 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp_1 = add i5 %tmp_s, %tmp_4_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 117 'add' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i5 %tmp_1 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 118 'sext' 'tmp_20_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%input_mat_addr = getelementptr [9 x double]* %input_mat, i64 0, i64 %tmp_20_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 119 'getelementptr' 'input_mat_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "store double %tmp_data, double* %input_mat_addr, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30]   --->   Operation 120 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_2 : Operation 121 [1/1] (0.62ns)   --->   "%j_5 = add i2 %j_mid2, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:27]   --->   Operation 121 'add' 'j_5' <Predicate = (!exitcond_flatten)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 122 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.75ns)   --->   "br label %.preheader33" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 123 'br' <Predicate = (exitcond_flatten)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_6, %5 ], [ 0, %.preheader33.preheader ]"   --->   Operation 124 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.51ns)   --->   "%exitcond2 = icmp eq i2 %i_1, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 125 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 126 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.62ns)   --->   "%i_6 = add i2 %i_1, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 127 'add' 'i_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %meminst.preheader, label %2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 129 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 130 'specregionbegin' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i_1 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 131 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_1, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 132 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_4 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 133 'zext' 'p_shl3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.86ns)   --->   "%tmp_5 = sub i5 %p_shl3_cast, %tmp_1_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 134 'sub' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.75ns)   --->   "br label %3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36]   --->   Operation 135 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_3 : Operation 136 [1/1] (0.75ns)   --->   "br label %meminst" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 136 'br' <Predicate = (exitcond2)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %2 ], [ %j_6, %4 ]"   --->   Operation 137 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.51ns)   --->   "%exitcond4 = icmp eq i2 %j_1, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36]   --->   Operation 138 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 139 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.62ns)   --->   "%j_6 = add i2 %j_1, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36]   --->   Operation 140 'add' 'j_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %5, label %4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36]   --->   Operation 142 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_13 = call { double, i1 } @_ssdm_op_Read.axis.volatile.doubleP.i1P(double* %data_in_V_data, i1* %data_in_V_last_V)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:37]   --->   Operation 143 'read' 'empty_13' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { double, i1 } %empty_13, 0" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:37]   --->   Operation 144 'extractvalue' 'tmp_data_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %j_1 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 145 'zext' 'tmp_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.87ns)   --->   "%tmp_11 = add i5 %tmp_5, %tmp_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 146 'add' 'tmp_11' <Predicate = (!exitcond4)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i5 %tmp_11 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 147 'sext' 'tmp_30_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%kernal_mat_addr = getelementptr [9 x double]* %kernal_mat, i64 0, i64 %tmp_30_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 148 'getelementptr' 'kernal_mat_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.79ns)   --->   "store double %tmp_data_1, double* %kernal_mat_addr, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 149 'store' <Predicate = (!exitcond4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36]   --->   Operation 150 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_3)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38]   --->   Operation 151 'specregionend' 'empty_14' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader33" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34]   --->   Operation 152 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.87>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ %indvarinc, %meminst34 ], [ 0, %meminst.preheader ]" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 153 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.74ns)   --->   "%indvarinc = add i3 %invdar, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 154 'add' 'indvarinc' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %invdar to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 155 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %invdar, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 156 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %tmp_6 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 157 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.87ns)   --->   "%tmp_7 = add i6 %p_shl4_cast, %tmp_6_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 158 'add' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 159 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.75ns)   --->   "br label %meminst35"   --->   Operation 160 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 4> <Delay = 2.23>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ 0, %meminst ], [ %indvarinc1, %meminst35 ]" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 161 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.74ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 162 'add' 'indvarinc1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i3 %invdar1 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 163 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.88ns)   --->   "%tmp_9 = add i6 %tmp_7, %tmp_7_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 164 'add' 'tmp_9' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i6 %tmp_9 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 165 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%padded_image_addr = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_29_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 166 'getelementptr' 'padded_image_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.35ns)   --->   "store double 0.000000e+00, double* %padded_image_addr, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 167 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 168 [1/1] (0.69ns)   --->   "%tmp_8 = icmp eq i3 %invdar1, -4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 168 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_padded_image_s)"   --->   Operation 169 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 170 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %meminst34, label %meminst35" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.69ns)   --->   "%tmp_2 = icmp eq i3 %invdar, -4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 172 'icmp' 'tmp_2' <Predicate = (tmp_8)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_padded_image_s)"   --->   Operation 173 'specloopname' <Predicate = (tmp_8)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader58.preheader, label %meminst" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42]   --->   Operation 174 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.75ns)   --->   "br label %.preheader58" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:43]   --->   Operation 175 'br' <Predicate = (tmp_8 & tmp_2)> <Delay = 0.75>

State 7 <SV = 5> <Delay = 1.49>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_7, %9 ], [ 0, %.preheader58.preheader ]"   --->   Operation 176 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.51ns)   --->   "%exitcond5 = icmp eq i2 %i_2, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:43]   --->   Operation 177 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 178 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.62ns)   --->   "%i_7 = add i2 %i_2, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 179 'add' 'i_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader32.preheader, label %6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:43]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:43]   --->   Operation 181 'specregionbegin' 'tmp_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %i_2 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 182 'zext' 'tmp_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_2, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 183 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %tmp_13 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 184 'zext' 'p_shl5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.86ns)   --->   "%tmp_16 = sub i5 %p_shl5_cast, %tmp_3_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 185 'sub' 'tmp_16' <Predicate = (!exitcond5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i2 %i_7 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 186 'zext' 'tmp_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_7, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 187 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %tmp_17 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 188 'zext' 'p_shl6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.86ns)   --->   "%tmp_18 = add i5 %tmp_5_cast, %p_shl6_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 189 'add' 'tmp_18' <Predicate = (!exitcond5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.75ns)   --->   "br label %7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:45]   --->   Operation 190 'br' <Predicate = (!exitcond5)> <Delay = 0.75>
ST_7 : Operation 191 [2/2] (0.79ns)   --->   "%kernal_mat_load = load double* %kernal_mat_addr_1, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 191 'load' 'kernal_mat_load' <Predicate = (exitcond5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 8 <SV = 6> <Delay = 1.66>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%j_2 = phi i2 [ 0, %6 ], [ %j_7, %8 ]"   --->   Operation 192 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.51ns)   --->   "%exitcond7 = icmp eq i2 %j_2, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:45]   --->   Operation 193 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 194 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.62ns)   --->   "%j_7 = add i2 %j_2, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 195 'add' 'j_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %9, label %8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:45]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %j_2 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 197 'zext' 'tmp_11_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.87ns)   --->   "%tmp_39 = add i5 %tmp_16, %tmp_11_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 198 'add' 'tmp_39' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_50_cast = sext i5 %tmp_39 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 199 'sext' 'tmp_50_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%input_mat_addr_1 = getelementptr [9 x double]* %input_mat, i64 0, i64 %tmp_50_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 200 'getelementptr' 'input_mat_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 201 [2/2] (0.79ns)   --->   "%input_mat_load = load double* %input_mat_addr_1, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 201 'load' 'input_mat_load' <Predicate = (!exitcond7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i2 %j_7 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 202 'zext' 'tmp_12_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.87ns)   --->   "%tmp_40 = add i5 %tmp_18, %tmp_12_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 203 'add' 'tmp_40' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_12)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 204 'specregionend' 'empty_19' <Predicate = (exitcond7)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader58" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:43]   --->   Operation 205 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.14>
ST_9 : Operation 206 [1/2] (0.79ns)   --->   "%input_mat_load = load double* %input_mat_addr_1, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 206 'load' 'input_mat_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i5 %tmp_40 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 207 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%padded_image_addr_1 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_51_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 208 'getelementptr' 'padded_image_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (1.35ns)   --->   "store double %input_mat_load, double* %padded_image_addr_1, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46]   --->   Operation 209 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "br label %7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:45]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.79>
ST_10 : Operation 211 [1/2] (0.79ns)   --->   "%kernal_mat_load = load double* %kernal_mat_addr_1, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 211 'load' 'kernal_mat_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 212 [2/2] (0.79ns)   --->   "%kernal_mat_load_1 = load double* %kernal_mat_addr_2, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 212 'load' 'kernal_mat_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 213 [2/2] (0.79ns)   --->   "%kernal_mat_load_2 = load double* %kernal_mat_addr_3, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 213 'load' 'kernal_mat_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 11 <SV = 7> <Delay = 0.79>
ST_11 : Operation 214 [1/2] (0.79ns)   --->   "%kernal_mat_load_1 = load double* %kernal_mat_addr_2, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 214 'load' 'kernal_mat_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 215 [1/2] (0.79ns)   --->   "%kernal_mat_load_2 = load double* %kernal_mat_addr_3, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 215 'load' 'kernal_mat_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 216 [2/2] (0.79ns)   --->   "%kernal_mat_load_3 = load double* %kernal_mat_addr_4, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 216 'load' 'kernal_mat_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 217 [2/2] (0.79ns)   --->   "%kernal_mat_load_4 = load double* %kernal_mat_addr_5, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 217 'load' 'kernal_mat_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 12 <SV = 8> <Delay = 0.79>
ST_12 : Operation 218 [1/2] (0.79ns)   --->   "%kernal_mat_load_3 = load double* %kernal_mat_addr_4, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 218 'load' 'kernal_mat_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 219 [1/2] (0.79ns)   --->   "%kernal_mat_load_4 = load double* %kernal_mat_addr_5, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 219 'load' 'kernal_mat_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 220 [2/2] (0.79ns)   --->   "%kernal_mat_load_5 = load double* %kernal_mat_addr_6, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 220 'load' 'kernal_mat_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 221 [2/2] (0.79ns)   --->   "%kernal_mat_load_6 = load double* %kernal_mat_addr_7, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 221 'load' 'kernal_mat_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 13 <SV = 9> <Delay = 0.79>
ST_13 : Operation 222 [1/2] (0.79ns)   --->   "%kernal_mat_load_5 = load double* %kernal_mat_addr_6, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 222 'load' 'kernal_mat_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 223 [1/2] (0.79ns)   --->   "%kernal_mat_load_6 = load double* %kernal_mat_addr_7, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 223 'load' 'kernal_mat_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 224 [2/2] (0.79ns)   --->   "%kernal_mat_load_7 = load double* %kernal_mat_addr_8, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 224 'load' 'kernal_mat_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 225 [2/2] (0.79ns)   --->   "%kernal_mat_load_8 = load double* %kernal_mat_addr_9, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 225 'load' 'kernal_mat_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 14 <SV = 10> <Delay = 0.79>
ST_14 : Operation 226 [1/2] (0.79ns)   --->   "%kernal_mat_load_7 = load double* %kernal_mat_addr_8, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 226 'load' 'kernal_mat_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 227 [1/2] (0.79ns)   --->   "%kernal_mat_load_8 = load double* %kernal_mat_addr_9, align 16" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 227 'load' 'kernal_mat_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 228 [1/1] (0.75ns)   --->   "br label %10" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:50]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.75>

State 15 <SV = 11> <Delay = 3.98>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i4 [ 0, %.preheader32.preheader ], [ %indvar_flatten_next1, %.preheader32 ]"   --->   Operation 229 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%i_3 = phi i2 [ 0, %.preheader32.preheader ], [ %tmp_9_mid2, %.preheader32 ]" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 230 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ 0, %.preheader32.preheader ], [ %j_9, %.preheader32 ]"   --->   Operation 231 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_9_cast5 = zext i2 %i_3 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 232 'zext' 'tmp_9_cast5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_3, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 233 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 234 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.86ns)   --->   "%tmp_10 = sub i5 %p_shl_cast, %tmp_9_cast5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 235 'sub' 'tmp_10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.62ns)   --->   "%i_8 = add i2 %i_3, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 236 'add' 'i_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.88ns)   --->   "%exitcond_flatten1 = icmp eq i4 %indvar_flatten1, -7"   --->   Operation 237 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.86ns)   --->   "%indvar_flatten_next1 = add i4 %indvar_flatten1, 1"   --->   Operation 238 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.preheader, label %.preheader32"   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.51ns)   --->   "%exitcond3 = icmp eq i2 %j_3, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:51]   --->   Operation 240 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten1)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.26ns)   --->   "%j_3_mid2 = select i1 %exitcond3, i2 0, i2 %j_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:51]   --->   Operation 241 'select' 'j_3_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.26ns)   --->   "%tmp_9_mid2 = select i1 %exitcond3, i2 %i_8, i2 %i_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 242 'select' 'tmp_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_9_mid2_cast = zext i2 %tmp_9_mid2 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 243 'zext' 'tmp_9_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_9_mid2, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 244 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_20 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 245 'zext' 'p_shl7_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.86ns)   --->   "%tmp_25 = add i6 %p_shl7_cast, %tmp_9_mid2_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 246 'add' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9_cast5_mid1 = zext i2 %i_8 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 247 'zext' 'tmp_9_cast5_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_8, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 248 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i4 %p_shl_mid1 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 249 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.86ns)   --->   "%tmp_10_mid1 = sub i5 %p_shl_cast_mid1, %tmp_9_cast5_mid1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 250 'sub' 'tmp_10_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_sum1)   --->   "%tmp_10_mid2 = select i1 %exitcond3, i5 %tmp_10_mid1, i5 %tmp_10" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 251 'select' 'tmp_10_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node tmp_21_1_mid2)   --->   "%i_8_mid1 = xor i2 %i_3, -2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 252 'xor' 'i_8_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_21_1_mid2 = select i1 %exitcond3, i2 %i_8_mid1, i2 %i_8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 253 'select' 'tmp_21_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_16_cast1 = zext i2 %j_3_mid2 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 254 'zext' 'tmp_16_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.87ns)   --->   "%tmp_30 = add i6 %tmp_16_cast1, %tmp_25" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 255 'add' 'tmp_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i6 %tmp_30 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 256 'zext' 'tmp_41_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%padded_image_addr_2 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_41_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 257 'getelementptr' 'padded_image_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_sum1)   --->   "%tmp_16_cast = zext i2 %j_3_mid2 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 258 'zext' 'tmp_16_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.87ns) (out node of the LUT)   --->   "%p_sum1 = add i5 %tmp_10_mid2, %tmp_16_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 259 'add' 'p_sum1' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [2/2] (1.35ns)   --->   "%padded_image_load = load double* %padded_image_addr_2, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 260 'load' 'padded_image_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_15 : Operation 261 [1/1] (0.62ns)   --->   "%j_9 = add i2 %j_3_mid2, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 261 'add' 'j_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_25_0_1_cast = zext i2 %j_9 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 262 'zext' 'tmp_25_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.87ns)   --->   "%tmp_33 = add i6 %tmp_25_0_1_cast, %tmp_25" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 263 'add' 'tmp_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i6 %tmp_33 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 264 'zext' 'tmp_44_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%padded_image_addr_3 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_44_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 265 'getelementptr' 'padded_image_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 266 [2/2] (1.35ns)   --->   "%padded_image_load_1 = load double* %padded_image_addr_3, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 266 'load' 'padded_image_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 16 <SV = 12> <Delay = 3.09>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_21_1_mid2_cast = zext i2 %tmp_21_1_mid2 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 267 'zext' 'tmp_21_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_21_1_mid2, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 268 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i4 %tmp_26 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 269 'zext' 'p_shl8_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.86ns)   --->   "%tmp_27 = add i6 %p_shl8_cast, %tmp_21_1_mid2_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 270 'add' 'tmp_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%j_3_cast = zext i2 %j_3_mid2 to i3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:51]   --->   Operation 271 'zext' 'j_3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.87ns)   --->   "%tmp_31 = add i6 %tmp_16_cast1, %tmp_27" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 272 'add' 'tmp_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i6 %tmp_31 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 273 'zext' 'tmp_42_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%padded_image_addr_5 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_42_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 274 'getelementptr' 'padded_image_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 275 [1/2] (1.35ns)   --->   "%padded_image_load = load double* %padded_image_addr_2, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 275 'load' 'padded_image_load' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 276 [1/2] (1.35ns)   --->   "%padded_image_load_1 = load double* %padded_image_addr_3, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 276 'load' 'padded_image_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 277 [1/1] (0.74ns)   --->   "%tmp_24_0_2 = add i3 %j_3_cast, 2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 277 'add' 'tmp_24_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_25_0_2_cast = zext i3 %tmp_24_0_2 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 278 'zext' 'tmp_25_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.87ns)   --->   "%tmp_36 = add i6 %tmp_25_0_2_cast, %tmp_25" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 279 'add' 'tmp_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i6 %tmp_36 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 280 'zext' 'tmp_47_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%padded_image_addr_4 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_47_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 281 'getelementptr' 'padded_image_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 282 [2/2] (1.35ns)   --->   "%padded_image_load_2 = load double* %padded_image_addr_4, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 282 'load' 'padded_image_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 283 [2/2] (1.35ns)   --->   "%padded_image_load_3 = load double* %padded_image_addr_5, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 283 'load' 'padded_image_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 17 <SV = 13> <Delay = 8.33>
ST_17 : Operation 284 [5/5] (8.33ns)   --->   "%tmp_23 = fmul double %padded_image_load, %kernal_mat_load" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 284 'dmul' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (0.87ns)   --->   "%tmp_34 = add i6 %tmp_25_0_1_cast, %tmp_27" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 285 'add' 'tmp_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i6 %tmp_34 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 286 'zext' 'tmp_45_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%padded_image_addr_6 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_45_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 287 'getelementptr' 'padded_image_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 288 [5/5] (8.33ns)   --->   "%tmp_27_0_1 = fmul double %padded_image_load_1, %kernal_mat_load_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 288 'dmul' 'tmp_27_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.87ns)   --->   "%tmp_37 = add i6 %tmp_25_0_2_cast, %tmp_27" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 289 'add' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i6 %tmp_37 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 290 'zext' 'tmp_48_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%padded_image_addr_7 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_48_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 291 'getelementptr' 'padded_image_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 292 [1/2] (1.35ns)   --->   "%padded_image_load_2 = load double* %padded_image_addr_4, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 292 'load' 'padded_image_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 293 [1/2] (1.35ns)   --->   "%padded_image_load_3 = load double* %padded_image_addr_5, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 293 'load' 'padded_image_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 294 [2/2] (1.35ns)   --->   "%padded_image_load_4 = load double* %padded_image_addr_6, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 294 'load' 'padded_image_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 295 [2/2] (1.35ns)   --->   "%padded_image_load_5 = load double* %padded_image_addr_7, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 295 'load' 'padded_image_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 18 <SV = 14> <Delay = 8.33>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_21_2_mid2_v_v = zext i2 %tmp_9_mid2 to i3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 296 'zext' 'tmp_21_2_mid2_v_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.74ns)   --->   "%tmp_21_2_mid2_v = add i3 %tmp_21_2_mid2_v_v, 2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 297 'add' 'tmp_21_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_21_2_mid2_cast = zext i3 %tmp_21_2_mid2_v to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 298 'zext' 'tmp_21_2_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_21_2_mid2_v, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 299 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i5 %tmp_28 to i6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 300 'zext' 'p_shl9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.87ns)   --->   "%tmp_29 = add i6 %p_shl9_cast, %tmp_21_2_mid2_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 301 'add' 'tmp_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.88ns)   --->   "%tmp_32 = add i6 %tmp_16_cast1, %tmp_29" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 302 'add' 'tmp_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i6 %tmp_32 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 303 'zext' 'tmp_43_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%padded_image_addr_8 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_43_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 304 'getelementptr' 'padded_image_addr_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 305 [4/5] (8.33ns)   --->   "%tmp_23 = fmul double %padded_image_load, %kernal_mat_load" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 305 'dmul' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.88ns)   --->   "%tmp_35 = add i6 %tmp_25_0_1_cast, %tmp_29" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 306 'add' 'tmp_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i6 %tmp_35 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 307 'zext' 'tmp_46_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%padded_image_addr_9 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_46_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 308 'getelementptr' 'padded_image_addr_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 309 [4/5] (8.33ns)   --->   "%tmp_27_0_1 = fmul double %padded_image_load_1, %kernal_mat_load_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 309 'dmul' 'tmp_27_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.88ns)   --->   "%tmp_38 = add i6 %tmp_25_0_2_cast, %tmp_29" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 310 'add' 'tmp_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [5/5] (8.33ns)   --->   "%tmp_27_0_2 = fmul double %padded_image_load_2, %kernal_mat_load_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 311 'dmul' 'tmp_27_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [5/5] (8.33ns)   --->   "%tmp_27_1 = fmul double %padded_image_load_3, %kernal_mat_load_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 312 'dmul' 'tmp_27_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/2] (1.35ns)   --->   "%padded_image_load_4 = load double* %padded_image_addr_6, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 313 'load' 'padded_image_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_18 : Operation 314 [1/2] (1.35ns)   --->   "%padded_image_load_5 = load double* %padded_image_addr_7, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 314 'load' 'padded_image_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_18 : Operation 315 [2/2] (1.35ns)   --->   "%padded_image_load_6 = load double* %padded_image_addr_8, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 315 'load' 'padded_image_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_18 : Operation 316 [2/2] (1.35ns)   --->   "%padded_image_load_7 = load double* %padded_image_addr_9, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 316 'load' 'padded_image_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 19 <SV = 15> <Delay = 8.33>
ST_19 : Operation 317 [3/5] (8.33ns)   --->   "%tmp_23 = fmul double %padded_image_load, %kernal_mat_load" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 317 'dmul' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [3/5] (8.33ns)   --->   "%tmp_27_0_1 = fmul double %padded_image_load_1, %kernal_mat_load_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 318 'dmul' 'tmp_27_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i6 %tmp_38 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 319 'zext' 'tmp_49_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%padded_image_addr_10 = getelementptr [25 x double]* %padded_image, i64 0, i64 %tmp_49_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 320 'getelementptr' 'padded_image_addr_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 321 [4/5] (8.33ns)   --->   "%tmp_27_0_2 = fmul double %padded_image_load_2, %kernal_mat_load_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 321 'dmul' 'tmp_27_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [4/5] (8.33ns)   --->   "%tmp_27_1 = fmul double %padded_image_load_3, %kernal_mat_load_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 322 'dmul' 'tmp_27_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 323 [5/5] (8.33ns)   --->   "%tmp_27_1_1 = fmul double %padded_image_load_4, %kernal_mat_load_4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 323 'dmul' 'tmp_27_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [5/5] (8.33ns)   --->   "%tmp_27_1_2 = fmul double %padded_image_load_5, %kernal_mat_load_5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 324 'dmul' 'tmp_27_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/2] (1.35ns)   --->   "%padded_image_load_6 = load double* %padded_image_addr_8, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 325 'load' 'padded_image_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_19 : Operation 326 [1/2] (1.35ns)   --->   "%padded_image_load_7 = load double* %padded_image_addr_9, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 326 'load' 'padded_image_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_19 : Operation 327 [2/2] (1.35ns)   --->   "%padded_image_load_8 = load double* %padded_image_addr_10, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 327 'load' 'padded_image_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 20 <SV = 16> <Delay = 8.33>
ST_20 : Operation 328 [2/5] (8.33ns)   --->   "%tmp_23 = fmul double %padded_image_load, %kernal_mat_load" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 328 'dmul' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [2/5] (8.33ns)   --->   "%tmp_27_0_1 = fmul double %padded_image_load_1, %kernal_mat_load_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 329 'dmul' 'tmp_27_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 330 [3/5] (8.33ns)   --->   "%tmp_27_0_2 = fmul double %padded_image_load_2, %kernal_mat_load_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 330 'dmul' 'tmp_27_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [3/5] (8.33ns)   --->   "%tmp_27_1 = fmul double %padded_image_load_3, %kernal_mat_load_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 331 'dmul' 'tmp_27_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [4/5] (8.33ns)   --->   "%tmp_27_1_1 = fmul double %padded_image_load_4, %kernal_mat_load_4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 332 'dmul' 'tmp_27_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [4/5] (8.33ns)   --->   "%tmp_27_1_2 = fmul double %padded_image_load_5, %kernal_mat_load_5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 333 'dmul' 'tmp_27_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [5/5] (8.33ns)   --->   "%tmp_27_2 = fmul double %padded_image_load_6, %kernal_mat_load_6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 334 'dmul' 'tmp_27_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [5/5] (8.33ns)   --->   "%tmp_27_2_1 = fmul double %padded_image_load_7, %kernal_mat_load_7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 335 'dmul' 'tmp_27_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/2] (1.35ns)   --->   "%padded_image_load_8 = load double* %padded_image_addr_10, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 336 'load' 'padded_image_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 21 <SV = 17> <Delay = 8.33>
ST_21 : Operation 337 [1/5] (8.33ns)   --->   "%tmp_23 = fmul double %padded_image_load, %kernal_mat_load" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 337 'dmul' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/5] (8.33ns)   --->   "%tmp_27_0_1 = fmul double %padded_image_load_1, %kernal_mat_load_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 338 'dmul' 'tmp_27_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [2/5] (8.33ns)   --->   "%tmp_27_0_2 = fmul double %padded_image_load_2, %kernal_mat_load_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 339 'dmul' 'tmp_27_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [2/5] (8.33ns)   --->   "%tmp_27_1 = fmul double %padded_image_load_3, %kernal_mat_load_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 340 'dmul' 'tmp_27_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [3/5] (8.33ns)   --->   "%tmp_27_1_1 = fmul double %padded_image_load_4, %kernal_mat_load_4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 341 'dmul' 'tmp_27_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [3/5] (8.33ns)   --->   "%tmp_27_1_2 = fmul double %padded_image_load_5, %kernal_mat_load_5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 342 'dmul' 'tmp_27_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [4/5] (8.33ns)   --->   "%tmp_27_2 = fmul double %padded_image_load_6, %kernal_mat_load_6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 343 'dmul' 'tmp_27_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [4/5] (8.33ns)   --->   "%tmp_27_2_1 = fmul double %padded_image_load_7, %kernal_mat_load_7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 344 'dmul' 'tmp_27_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [5/5] (8.33ns)   --->   "%tmp_27_2_2 = fmul double %padded_image_load_8, %kernal_mat_load_8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 345 'dmul' 'tmp_27_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 8.33>
ST_22 : Operation 346 [5/5] (6.91ns)   --->   "%tmp_24 = fadd double %tmp_23, 0.000000e+00" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 346 'dadd' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/5] (8.33ns)   --->   "%tmp_27_0_2 = fmul double %padded_image_load_2, %kernal_mat_load_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 347 'dmul' 'tmp_27_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [1/5] (8.33ns)   --->   "%tmp_27_1 = fmul double %padded_image_load_3, %kernal_mat_load_3" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 348 'dmul' 'tmp_27_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [2/5] (8.33ns)   --->   "%tmp_27_1_1 = fmul double %padded_image_load_4, %kernal_mat_load_4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 349 'dmul' 'tmp_27_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [2/5] (8.33ns)   --->   "%tmp_27_1_2 = fmul double %padded_image_load_5, %kernal_mat_load_5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 350 'dmul' 'tmp_27_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [3/5] (8.33ns)   --->   "%tmp_27_2 = fmul double %padded_image_load_6, %kernal_mat_load_6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 351 'dmul' 'tmp_27_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [3/5] (8.33ns)   --->   "%tmp_27_2_1 = fmul double %padded_image_load_7, %kernal_mat_load_7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 352 'dmul' 'tmp_27_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 353 [4/5] (8.33ns)   --->   "%tmp_27_2_2 = fmul double %padded_image_load_8, %kernal_mat_load_8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 353 'dmul' 'tmp_27_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 8.33>
ST_23 : Operation 354 [4/5] (6.91ns)   --->   "%tmp_24 = fadd double %tmp_23, 0.000000e+00" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 354 'dadd' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/5] (8.33ns)   --->   "%tmp_27_1_1 = fmul double %padded_image_load_4, %kernal_mat_load_4" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 355 'dmul' 'tmp_27_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/5] (8.33ns)   --->   "%tmp_27_1_2 = fmul double %padded_image_load_5, %kernal_mat_load_5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 356 'dmul' 'tmp_27_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [2/5] (8.33ns)   --->   "%tmp_27_2 = fmul double %padded_image_load_6, %kernal_mat_load_6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 357 'dmul' 'tmp_27_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [2/5] (8.33ns)   --->   "%tmp_27_2_1 = fmul double %padded_image_load_7, %kernal_mat_load_7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 358 'dmul' 'tmp_27_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [3/5] (8.33ns)   --->   "%tmp_27_2_2 = fmul double %padded_image_load_8, %kernal_mat_load_8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 359 'dmul' 'tmp_27_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 8.33>
ST_24 : Operation 360 [3/5] (6.91ns)   --->   "%tmp_24 = fadd double %tmp_23, 0.000000e+00" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 360 'dadd' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [1/5] (8.33ns)   --->   "%tmp_27_2 = fmul double %padded_image_load_6, %kernal_mat_load_6" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 361 'dmul' 'tmp_27_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/5] (8.33ns)   --->   "%tmp_27_2_1 = fmul double %padded_image_load_7, %kernal_mat_load_7" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 362 'dmul' 'tmp_27_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [2/5] (8.33ns)   --->   "%tmp_27_2_2 = fmul double %padded_image_load_8, %kernal_mat_load_8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 363 'dmul' 'tmp_27_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 8.33>
ST_25 : Operation 364 [2/5] (6.91ns)   --->   "%tmp_24 = fadd double %tmp_23, 0.000000e+00" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 364 'dadd' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 365 [1/5] (8.33ns)   --->   "%tmp_27_2_2 = fmul double %padded_image_load_8, %kernal_mat_load_8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 365 'dmul' 'tmp_27_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 6.91>
ST_26 : Operation 366 [1/5] (6.91ns)   --->   "%tmp_24 = fadd double %tmp_23, 0.000000e+00" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 366 'dadd' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 6.91>
ST_27 : Operation 367 [5/5] (6.91ns)   --->   "%tmp_28_0_1 = fadd double %tmp_24, %tmp_27_0_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 367 'dadd' 'tmp_28_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 6.91>
ST_28 : Operation 368 [4/5] (6.91ns)   --->   "%tmp_28_0_1 = fadd double %tmp_24, %tmp_27_0_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 368 'dadd' 'tmp_28_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 6.91>
ST_29 : Operation 369 [3/5] (6.91ns)   --->   "%tmp_28_0_1 = fadd double %tmp_24, %tmp_27_0_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 369 'dadd' 'tmp_28_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 6.91>
ST_30 : Operation 370 [2/5] (6.91ns)   --->   "%tmp_28_0_1 = fadd double %tmp_24, %tmp_27_0_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 370 'dadd' 'tmp_28_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.91>
ST_31 : Operation 371 [1/5] (6.91ns)   --->   "%tmp_28_0_1 = fadd double %tmp_24, %tmp_27_0_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 371 'dadd' 'tmp_28_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 0.00>

State 33 <SV = 29> <Delay = 6.91>
ST_33 : Operation 372 [5/5] (6.91ns)   --->   "%tmp_28_0_2 = fadd double %tmp_28_0_1, %tmp_27_0_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 372 'dadd' 'tmp_28_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.91>
ST_34 : Operation 373 [4/5] (6.91ns)   --->   "%tmp_28_0_2 = fadd double %tmp_28_0_1, %tmp_27_0_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 373 'dadd' 'tmp_28_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 6.91>
ST_35 : Operation 374 [3/5] (6.91ns)   --->   "%tmp_28_0_2 = fadd double %tmp_28_0_1, %tmp_27_0_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 374 'dadd' 'tmp_28_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 6.91>
ST_36 : Operation 375 [2/5] (6.91ns)   --->   "%tmp_28_0_2 = fadd double %tmp_28_0_1, %tmp_27_0_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 375 'dadd' 'tmp_28_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 6.91>
ST_37 : Operation 376 [1/5] (6.91ns)   --->   "%tmp_28_0_2 = fadd double %tmp_28_0_1, %tmp_27_0_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 376 'dadd' 'tmp_28_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 6.91>
ST_38 : Operation 377 [5/5] (6.91ns)   --->   "%tmp_28_1 = fadd double %tmp_28_0_2, %tmp_27_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 377 'dadd' 'tmp_28_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 6.91>
ST_39 : Operation 378 [4/5] (6.91ns)   --->   "%tmp_28_1 = fadd double %tmp_28_0_2, %tmp_27_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 378 'dadd' 'tmp_28_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 6.91>
ST_40 : Operation 379 [3/5] (6.91ns)   --->   "%tmp_28_1 = fadd double %tmp_28_0_2, %tmp_27_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 379 'dadd' 'tmp_28_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 6.91>
ST_41 : Operation 380 [2/5] (6.91ns)   --->   "%tmp_28_1 = fadd double %tmp_28_0_2, %tmp_27_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 380 'dadd' 'tmp_28_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 6.91>
ST_42 : Operation 381 [1/5] (6.91ns)   --->   "%tmp_28_1 = fadd double %tmp_28_0_2, %tmp_27_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 381 'dadd' 'tmp_28_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 0.00>

State 44 <SV = 40> <Delay = 6.91>
ST_44 : Operation 382 [5/5] (6.91ns)   --->   "%tmp_28_1_1 = fadd double %tmp_28_1, %tmp_27_1_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 382 'dadd' 'tmp_28_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 6.91>
ST_45 : Operation 383 [4/5] (6.91ns)   --->   "%tmp_28_1_1 = fadd double %tmp_28_1, %tmp_27_1_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 383 'dadd' 'tmp_28_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 6.91>
ST_46 : Operation 384 [3/5] (6.91ns)   --->   "%tmp_28_1_1 = fadd double %tmp_28_1, %tmp_27_1_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 384 'dadd' 'tmp_28_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 6.91>
ST_47 : Operation 385 [2/5] (6.91ns)   --->   "%tmp_28_1_1 = fadd double %tmp_28_1, %tmp_27_1_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 385 'dadd' 'tmp_28_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 6.91>
ST_48 : Operation 386 [1/5] (6.91ns)   --->   "%tmp_28_1_1 = fadd double %tmp_28_1, %tmp_27_1_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 386 'dadd' 'tmp_28_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 6.91>
ST_49 : Operation 387 [5/5] (6.91ns)   --->   "%tmp_28_1_2 = fadd double %tmp_28_1_1, %tmp_27_1_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 387 'dadd' 'tmp_28_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 6.91>
ST_50 : Operation 388 [4/5] (6.91ns)   --->   "%tmp_28_1_2 = fadd double %tmp_28_1_1, %tmp_27_1_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 388 'dadd' 'tmp_28_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 6.91>
ST_51 : Operation 389 [3/5] (6.91ns)   --->   "%tmp_28_1_2 = fadd double %tmp_28_1_1, %tmp_27_1_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 389 'dadd' 'tmp_28_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 6.91>
ST_52 : Operation 390 [2/5] (6.91ns)   --->   "%tmp_28_1_2 = fadd double %tmp_28_1_1, %tmp_27_1_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 390 'dadd' 'tmp_28_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 6.91>
ST_53 : Operation 391 [1/5] (6.91ns)   --->   "%tmp_28_1_2 = fadd double %tmp_28_1_1, %tmp_27_1_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 391 'dadd' 'tmp_28_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 0.00>

State 55 <SV = 51> <Delay = 6.91>
ST_55 : Operation 392 [5/5] (6.91ns)   --->   "%tmp_28_2 = fadd double %tmp_28_1_2, %tmp_27_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 392 'dadd' 'tmp_28_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 6.91>
ST_56 : Operation 393 [4/5] (6.91ns)   --->   "%tmp_28_2 = fadd double %tmp_28_1_2, %tmp_27_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 393 'dadd' 'tmp_28_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 6.91>
ST_57 : Operation 394 [3/5] (6.91ns)   --->   "%tmp_28_2 = fadd double %tmp_28_1_2, %tmp_27_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 394 'dadd' 'tmp_28_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 6.91>
ST_58 : Operation 395 [2/5] (6.91ns)   --->   "%tmp_28_2 = fadd double %tmp_28_1_2, %tmp_27_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 395 'dadd' 'tmp_28_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 6.91>
ST_59 : Operation 396 [1/5] (6.91ns)   --->   "%tmp_28_2 = fadd double %tmp_28_1_2, %tmp_27_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 396 'dadd' 'tmp_28_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 6.91>
ST_60 : Operation 397 [5/5] (6.91ns)   --->   "%tmp_28_2_1 = fadd double %tmp_28_2, %tmp_27_2_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 397 'dadd' 'tmp_28_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 6.91>
ST_61 : Operation 398 [4/5] (6.91ns)   --->   "%tmp_28_2_1 = fadd double %tmp_28_2, %tmp_27_2_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 398 'dadd' 'tmp_28_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 6.91>
ST_62 : Operation 399 [3/5] (6.91ns)   --->   "%tmp_28_2_1 = fadd double %tmp_28_2, %tmp_27_2_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 399 'dadd' 'tmp_28_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 59> <Delay = 6.91>
ST_63 : Operation 400 [2/5] (6.91ns)   --->   "%tmp_28_2_1 = fadd double %tmp_28_2, %tmp_27_2_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 400 'dadd' 'tmp_28_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 60> <Delay = 6.91>
ST_64 : Operation 401 [1/5] (6.91ns)   --->   "%tmp_28_2_1 = fadd double %tmp_28_2, %tmp_27_2_1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 401 'dadd' 'tmp_28_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 61> <Delay = 0.00>

State 66 <SV = 62> <Delay = 6.91>
ST_66 : Operation 402 [5/5] (6.91ns)   --->   "%tmp_28_2_2 = fadd double %tmp_28_2_1, %tmp_27_2_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 402 'dadd' 'tmp_28_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 63> <Delay = 6.91>
ST_67 : Operation 403 [4/5] (6.91ns)   --->   "%tmp_28_2_2 = fadd double %tmp_28_2_1, %tmp_27_2_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 403 'dadd' 'tmp_28_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 6.91>
ST_68 : Operation 404 [3/5] (6.91ns)   --->   "%tmp_28_2_2 = fadd double %tmp_28_2_1, %tmp_27_2_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 404 'dadd' 'tmp_28_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 6.91>
ST_69 : Operation 405 [2/5] (6.91ns)   --->   "%tmp_28_2_2 = fadd double %tmp_28_2_1, %tmp_27_2_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 405 'dadd' 'tmp_28_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 7.70>
ST_70 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @C1_C2_str)"   --->   Operation 406 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:51]   --->   Operation 407 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:51]   --->   Operation 408 'specregionbegin' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:52]   --->   Operation 409 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 410 [1/1] (0.00ns)   --->   "%p_sum1_cast = sext i5 %p_sum1 to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 410 'sext' 'p_sum1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 411 [1/1] (0.00ns)   --->   "%p_addr = getelementptr inbounds [9 x double]* %empty, i64 0, i64 %p_sum1_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53]   --->   Operation 411 'getelementptr' 'p_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 412 [1/5] (6.91ns)   --->   "%tmp_28_2_2 = fadd double %tmp_28_2_1, %tmp_27_2_2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 412 'dadd' 'tmp_28_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 413 [1/1] (0.79ns)   --->   "store double %tmp_28_2_2, double* %p_addr, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 413 'store' <Predicate = (!exitcond_flatten1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_70 : Operation 414 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_22)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57]   --->   Operation 414 'specregionend' 'empty_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 415 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 415 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 71 <SV = 12> <Delay = 0.75>
ST_71 : Operation 416 [1/1] (0.75ns)   --->   "br label %.preheader" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 416 'br' <Predicate = true> <Delay = 0.75>

State 72 <SV = 13> <Delay = 0.86>
ST_72 : Operation 417 [1/1] (0.00ns)   --->   "%i_4 = phi i2 [ %i_9, %14 ], [ 0, %.preheader.preheader ]"   --->   Operation 417 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 418 [1/1] (0.51ns)   --->   "%exitcond8 = icmp eq i2 %i_4, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 418 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 419 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 419 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 420 [1/1] (0.62ns)   --->   "%i_9 = add i2 %i_4, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 420 'add' 'i_9' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 421 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %15, label %11" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str13) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 422 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_72 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str13)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 423 'specregionbegin' 'tmp_21' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_72 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_13_cast2 = zext i2 %i_4 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 424 'zext' 'tmp_13_cast2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_72 : Operation 425 [1/1] (0.00ns)   --->   "%p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_4, i2 0)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 425 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_72 : Operation 426 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %p_shl1 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 426 'zext' 'p_shl1_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_72 : Operation 427 [1/1] (0.86ns)   --->   "%tmp_14 = sub i5 %p_shl1_cast, %tmp_13_cast2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 427 'sub' 'tmp_14' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 428 [1/1] (0.51ns)   --->   "%tmp_15 = icmp eq i2 %i_4, -2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:67]   --->   Operation 428 'icmp' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 429 [1/1] (0.75ns)   --->   "br label %12" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63]   --->   Operation 429 'br' <Predicate = (!exitcond8)> <Delay = 0.75>
ST_72 : Operation 430 [1/1] (0.00ns)   --->   "ret void" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:73]   --->   Operation 430 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 73 <SV = 14> <Delay = 1.66>
ST_73 : Operation 431 [1/1] (0.00ns)   --->   "%j_4 = phi i2 [ 0, %11 ], [ %j_8, %13 ]"   --->   Operation 431 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 432 [1/1] (0.51ns)   --->   "%exitcond = icmp eq i2 %j_4, -1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63]   --->   Operation 432 'icmp' 'exitcond' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 433 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 433 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 434 [1/1] (0.62ns)   --->   "%j_8 = add i2 %j_4, 1" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63]   --->   Operation 434 'add' 'j_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %13" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i2 %j_4 to i5" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 436 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 437 [1/1] (0.87ns)   --->   "%p_sum = add i5 %tmp_14, %tmp_18_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 437 'add' 'p_sum' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 438 [1/1] (0.00ns)   --->   "%p_sum_cast = sext i5 %p_sum to i64" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 438 'sext' 'p_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 439 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr inbounds [9 x double]* %empty, i64 0, i64 %p_sum_cast" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 439 'getelementptr' 'p_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 440 [2/2] (0.79ns)   --->   "%tmp_data_2 = load double* %p_addr_1, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 440 'load' 'tmp_data_2' <Predicate = (!exitcond)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_73 : Operation 441 [1/1] (0.51ns)   --->   "%tmp_19 = icmp eq i2 %j_4, -2" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:67]   --->   Operation 441 'icmp' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 442 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_15, %tmp_19" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:67]   --->   Operation 442 'and' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 443 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str13, i32 %tmp_21)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:71]   --->   Operation 443 'specregionend' 'empty_23' <Predicate = (exitcond)> <Delay = 0.00>
ST_73 : Operation 444 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60]   --->   Operation 444 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 74 <SV = 15> <Delay = 0.79>
ST_74 : Operation 445 [1/2] (0.79ns)   --->   "%tmp_data_2 = load double* %p_addr_1, align 8" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64]   --->   Operation 445 'load' 'tmp_data_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_74 : Operation 446 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.doubleP.i1P(double* %data_out_V_data, i1* %data_out_V_last_V, double %tmp_data_2, i1 %tmp_last_V)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:71]   --->   Operation 446 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 75 <SV = 16> <Delay = 0.00>
ST_75 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str14) nounwind" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63]   --->   Operation 447 'specloopname' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 448 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.doubleP.i1P(double* %data_out_V_data, i1* %data_out_V_last_V, double %tmp_data_2, i1 %tmp_last_V)" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:71]   --->   Operation 448 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 449 [1/1] (0.00ns)   --->   "br label %12" [Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [28]  (0.755 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) with incoming values : ('tmp_mid2_v', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) [29]  (0 ns)
	'add' operation ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:26) [35]  (0.625 ns)
	'select' operation ('tmp_mid2_v', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) [39]  (0.264 ns)
	'sub' operation ('tmp_s', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) [43]  (0 ns)
	'add' operation ('tmp_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) [48]  (0.716 ns)
	'getelementptr' operation ('input_mat_addr', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) [50]  (0 ns)
	'store' operation (Conv_opt_HLS/.apc/.src/Conv_opt.cpp:30) of variable 'tmp.data', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:29 on array 'input_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:11 [51]  (0.79 ns)

 <State 3>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:34) [57]  (0 ns)
	'sub' operation ('tmp_5', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38) [68]  (0.868 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:36) [71]  (0 ns)
	'add' operation ('tmp_11', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38) [81]  (0.878 ns)
	'getelementptr' operation ('kernal_mat_addr', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38) [83]  (0 ns)
	'store' operation (Conv_opt_HLS/.apc/.src/Conv_opt.cpp:38) of variable 'tmp.data', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:37 on array 'kernal_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12 [84]  (0.79 ns)

 <State 5>: 0.878ns
The critical path consists of the following:
	'phi' operation ('invdar', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) with incoming values : ('indvarinc', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) [92]  (0 ns)
	'add' operation ('tmp_7', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) [97]  (0.878 ns)

 <State 6>: 2.24ns
The critical path consists of the following:
	'phi' operation ('invdar1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) with incoming values : ('indvarinc1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) [101]  (0 ns)
	'add' operation ('tmp_9', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) [104]  (0.887 ns)
	'getelementptr' operation ('padded_image_addr', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) [106]  (0 ns)
	'store' operation (Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42) of constant 0 on array 'padded_image', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42 [107]  (1.35 ns)

 <State 7>: 1.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) [119]  (0 ns)
	'add' operation ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) [122]  (0.625 ns)
	'add' operation ('tmp_18', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) [133]  (0.868 ns)

 <State 8>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) [136]  (0 ns)
	'add' operation ('tmp_39', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) [143]  (0.878 ns)
	'getelementptr' operation ('input_mat_addr_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) [145]  (0 ns)
	'load' operation ('input_mat_load', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) on array 'input_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:11 [146]  (0.79 ns)

 <State 9>: 2.14ns
The critical path consists of the following:
	'load' operation ('input_mat_load', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) on array 'input_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:11 [146]  (0.79 ns)
	'store' operation (Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46) of variable 'input_mat_load', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:46 on array 'padded_image', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42 [151]  (1.35 ns)

 <State 10>: 0.79ns
The critical path consists of the following:
	'load' operation ('kernal_mat_load', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'kernal_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12 [157]  (0.79 ns)

 <State 11>: 0.79ns
The critical path consists of the following:
	'load' operation ('kernal_mat_load_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'kernal_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12 [158]  (0.79 ns)

 <State 12>: 0.79ns
The critical path consists of the following:
	'load' operation ('kernal_mat_load_3', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'kernal_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12 [160]  (0.79 ns)

 <State 13>: 0.79ns
The critical path consists of the following:
	'load' operation ('kernal_mat_load_5', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'kernal_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12 [162]  (0.79 ns)

 <State 14>: 0.79ns
The critical path consists of the following:
	'load' operation ('kernal_mat_load_7', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'kernal_mat', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:12 [164]  (0.79 ns)

 <State 15>: 3.99ns
The critical path consists of the following:
	'phi' operation ('i_3', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53) with incoming values : ('tmp_9_mid2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53) [169]  (0 ns)
	'add' operation ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [175]  (0.625 ns)
	'select' operation ('tmp_9_mid2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:53) [183]  (0.264 ns)
	'add' operation ('tmp_25', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [187]  (0.868 ns)
	'add' operation ('tmp_30', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [210]  (0.878 ns)
	'getelementptr' operation ('padded_image_addr_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [212]  (0 ns)
	'load' operation ('padded_image_load', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'padded_image', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42 [223]  (1.35 ns)

 <State 16>: 3.1ns
The critical path consists of the following:
	'add' operation ('tmp_27', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [198]  (0.868 ns)
	'add' operation ('tmp_31', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [213]  (0.878 ns)
	'getelementptr' operation ('padded_image_addr_5', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [215]  (0 ns)
	'load' operation ('padded_image_load_3', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) on array 'padded_image', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:42 [254]  (1.35 ns)

 <State 17>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [224]  (8.33 ns)

 <State 18>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [224]  (8.33 ns)

 <State 19>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [224]  (8.33 ns)

 <State 20>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [224]  (8.33 ns)

 <State 21>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [224]  (8.33 ns)

 <State 22>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27_0_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [252]  (8.33 ns)

 <State 23>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27_1_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [258]  (8.33 ns)

 <State 24>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [264]  (8.33 ns)

 <State 25>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_27_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [270]  (8.33 ns)

 <State 26>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_24', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [225]  (6.92 ns)

 <State 27>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [239]  (6.92 ns)

 <State 28>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [239]  (6.92 ns)

 <State 29>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [239]  (6.92 ns)

 <State 30>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [239]  (6.92 ns)

 <State 31>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [239]  (6.92 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [253]  (6.92 ns)

 <State 34>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [253]  (6.92 ns)

 <State 35>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [253]  (6.92 ns)

 <State 36>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [253]  (6.92 ns)

 <State 37>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_0_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [253]  (6.92 ns)

 <State 38>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [256]  (6.92 ns)

 <State 39>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [256]  (6.92 ns)

 <State 40>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [256]  (6.92 ns)

 <State 41>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [256]  (6.92 ns)

 <State 42>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [256]  (6.92 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [259]  (6.92 ns)

 <State 45>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [259]  (6.92 ns)

 <State 46>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [259]  (6.92 ns)

 <State 47>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [259]  (6.92 ns)

 <State 48>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [259]  (6.92 ns)

 <State 49>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [262]  (6.92 ns)

 <State 50>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [262]  (6.92 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [262]  (6.92 ns)

 <State 52>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [262]  (6.92 ns)

 <State 53>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_1_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [262]  (6.92 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [265]  (6.92 ns)

 <State 56>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [265]  (6.92 ns)

 <State 57>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [265]  (6.92 ns)

 <State 58>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [265]  (6.92 ns)

 <State 59>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [265]  (6.92 ns)

 <State 60>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [268]  (6.92 ns)

 <State 61>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [268]  (6.92 ns)

 <State 62>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [268]  (6.92 ns)

 <State 63>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [268]  (6.92 ns)

 <State 64>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [268]  (6.92 ns)

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [271]  (6.92 ns)

 <State 67>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [271]  (6.92 ns)

 <State 68>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [271]  (6.92 ns)

 <State 69>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [271]  (6.92 ns)

 <State 70>: 7.71ns
The critical path consists of the following:
	'dadd' operation ('tmp_28_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) [271]  (6.92 ns)
	'store' operation (Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57) of variable 'tmp_28_2_2', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:57 on array 'empty', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:18 [272]  (0.79 ns)

 <State 71>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60) [278]  (0.755 ns)

 <State 72>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:60) [278]  (0 ns)
	'sub' operation ('tmp_14', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64) [289]  (0.868 ns)

 <State 73>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:63) [293]  (0 ns)
	'add' operation ('p_sum', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64) [301]  (0.878 ns)
	'getelementptr' operation ('p_addr_1', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64) [303]  (0 ns)
	'load' operation ('tmp.data', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64) on array 'empty', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:18 [304]  (0.79 ns)

 <State 74>: 0.79ns
The critical path consists of the following:
	'load' operation ('tmp.data', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:64) on array 'empty', Conv_opt_HLS/.apc/.src/Conv_opt.cpp:18 [304]  (0.79 ns)

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
