Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\04_uart_test\src\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\04_uart_test\src\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\04_uart_test\src\uart_test.v" into library work
Parsing module <uart_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_test>.

Elaborating module <uart_rx(CLK_FRE=50,BAUD_RATE=115200)>.

Elaborating module <uart_tx(CLK_FRE=50,BAUD_RATE=115200)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_test>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\04_uart_test\src\uart_test.v".
        CLK_FRE = 50
    Found 8-bit register for signal <tx_data>.
    Found 8-bit register for signal <tx_cnt>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <wait_cnt>.
    Found 1-bit register for signal <tx_data_valid>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <tx_cnt[7]_GND_1_o_add_4_OUT> created at line 76.
    Found 32-bit adder for signal <wait_cnt[31]_GND_1_o_add_9_OUT> created at line 91.
    Found 16x8-bit Read Only RAM for signal <_n0131>
    Found 8-bit comparator greater for signal <tx_cnt[7]_GND_1_o_LessThan_4_o> created at line 74
    Found 32-bit comparator greater for signal <n0018> created at line 102
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_test> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\04_uart_test\src\uart_rx.v".
        CLK_FRE = 50
        BAUD_RATE = 115200
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rx_bits>.
    Found 3-bit register for signal <bit_cnt>.
    Found 16-bit register for signal <cycle_cnt>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_data_valid>.
    Found 1-bit register for signal <rx_d0>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_2_o_add_25_OUT> created at line 145.
    Found 16-bit adder for signal <cycle_cnt[15]_GND_2_o_add_33_OUT> created at line 160.
    Found 3-bit comparator not equal for signal <n0021> created at line 133
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\04_uart_test\src\uart_tx.v".
        CLK_FRE = 50
        BAUD_RATE = 115200
    Found 1-bit register for signal <tx_reg>.
    Found 8-bit register for signal <tx_data_latch>.
    Found 3-bit register for signal <bit_cnt>.
    Found 16-bit register for signal <cycle_cnt>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <tx_data_ready>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_4_o_add_30_OUT> created at line 127.
    Found 16-bit adder for signal <cycle_cnt[15]_GND_4_o_add_38_OUT> created at line 142.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_tx_data_latch[7]_Mux_42_o> created at line 156.
    Found 3-bit comparator not equal for signal <n0034> created at line 139
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 6
 16-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 5
# Comparators                                          : 4
 3-bit comparator not equal                            : 2
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 14
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <cycle_cnt>: 1 register on signal <cycle_cnt>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_test>.
The following registers are absorbed into counter <tx_cnt>: 1 register on signal <tx_cnt>.
The following registers are absorbed into counter <wait_cnt>: 1 register on signal <wait_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0131> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tx_cnt<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uart_test> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <cycle_cnt>: 1 register on signal <cycle_cnt>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 4
 3-bit comparator not equal                            : 2
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_rx_inst/FSM_1> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 000
 010   | 001
 011   | 011
 100   | 010
 101   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_tx_inst/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 011   | 11
 100   | 10
-------------------

Optimizing unit <uart_test> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:1710 - FF/Latch <tx_cnt_4> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cnt_5> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cnt_6> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_cnt_7> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <uart_rx_inst/rx_data_valid> in Unit <uart_test> is equivalent to the following FF/Latch, which will be removed : <uart_rx_inst/state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 321
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 30
#      LUT2                        : 38
#      LUT3                        : 43
#      LUT4                        : 10
#      LUT5                        : 35
#      LUT6                        : 22
#      MUXCY                       : 69
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 118
#      FDC                         : 43
#      FDCE                        : 74
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  18224     0%  
 Number of Slice LUTs:                  181  out of   9112     1%  
    Number used as Logic:               181  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    188
   Number with an unused Flip Flop:      70  out of    188    37%  
   Number with an unused LUT:             7  out of    188     3%  
   Number of fully used LUT-FF pairs:   111  out of    188    59%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.039ns (Maximum Frequency: 165.590MHz)
   Minimum input arrival time before clock: 4.986ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.039ns (frequency: 165.590MHz)
  Total number of paths / destination ports: 3176 / 190
-------------------------------------------------------------------------
Delay:               6.039ns (Levels of Logic = 4)
  Source:            uart_rx_inst/cycle_cnt_8 (FF)
  Destination:       uart_rx_inst/cycle_cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart_rx_inst/cycle_cnt_8 to uart_rx_inst/cycle_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  uart_rx_inst/cycle_cnt_8 (uart_rx_inst/cycle_cnt_8)
     LUT6:I0->O            1   0.254   0.790  uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>1_SW1 (N10)
     LUT6:I4->O           18   0.250   1.235  uart_rx_inst/GND_2_o_GND_2_o_equal_10_o<15>2 (uart_rx_inst/GND_2_o_GND_2_o_equal_10_o)
     LUT6:I5->O           16   0.254   1.182  uart_rx_inst/Mcount_cycle_cnt_eqn_011 (uart_rx_inst/Mcount_cycle_cnt_eqn_01)
     LUT3:I2->O            1   0.254   0.000  uart_rx_inst/Mcount_cycle_cnt_eqn_151 (uart_rx_inst/Mcount_cycle_cnt_eqn_15)
     FDC:D                     0.074          uart_rx_inst/cycle_cnt_15
    ----------------------------------------
    Total                      6.039ns (1.611ns logic, 4.428ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 127 / 127
-------------------------------------------------------------------------
Offset:              4.986ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       tx_data_valid (FF)
  Destination Clock: clk rising

  Data Path: rst_n to tx_data_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            118   0.255   2.263  rst_n_inv1_INV_0 (rst_n_inv)
     FDC:CLR                   0.459          tx_data_valid
    ----------------------------------------
    Total                      4.986ns (2.042ns logic, 2.944ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            uart_tx_inst/tx_reg (FF)
  Destination:       uart_tx (PAD)
  Source Clock:      clk rising

  Data Path: uart_tx_inst/tx_reg to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  uart_tx_inst/tx_reg (uart_tx_inst/tx_reg)
     OBUF:I->O                 2.912          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.039|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.11 secs
 
--> 

Total memory usage is 261228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

