<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>
defines: 
time_elapsed: 1.064s
ram usage: 39016 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_q92t9hm/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v:21</a>: No timescale set for &#34;write_sp_vectors&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v:38</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v:38</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v:21</a>: Compile module &#34;work@write_sp_vectors&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v:38</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_q92t9hm/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_write_sp_vectors
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_q92t9hm/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_q92t9hm/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>, line:38, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:47
       |vpiFullName:work@main
       |vpiStmt:
       \_delay_control: , line:48
         |#10
         |vpiStmt:
         \_sys_func_call: ($finish), line:48
           |vpiName:$finish
   |vpiNet:
   \_logic_net: (clk), line:41
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:42
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:42
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:42
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:39
     |vpiRhs:
     \_constant: , line:39
       |vpiConstType:6
       |vpiDecompile:&#34;PhCount.unnamed&#34;
       |vpiSize:17
       |STRING:&#34;PhCount.unnamed&#34;
     |vpiLhs:
     \_parameter: (fname), line:39
       |vpiName:fname
   |vpiParameter:
   \_parameter: (fname), line:39
 |uhdmallModules:
 \_module: work@write_sp_vectors, file:<a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>, line:21, parent:work@main
   |vpiDefName:work@write_sp_vectors
   |vpiFullName:work@write_sp_vectors
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:29
       |vpiFullName:work@write_sp_vectors
       |vpiStmt:
       \_assignment: , line:31
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (fp), line:31
           |vpiName:fp
           |vpiFullName:work@write_sp_vectors.fp
         |vpiRhs:
         \_sys_func_call: ($fopen), line:31
           |vpiName:$fopen
           |vpiArgument:
           \_operation: , line:31
             |vpiOpType:33
             |vpiOperand:
             \_constant: , line:31
               |vpiConstType:6
               |vpiDecompile:&#34;work/&#34;
               |vpiSize:7
               |STRING:&#34;work/&#34;
             |vpiOperand:
             \_ref_obj: (fname), line:31
               |vpiName:fname
             |vpiOperand:
             \_constant: , line:31
               |vpiConstType:6
               |vpiDecompile:&#34;.inv&#34;
               |vpiSize:6
               |STRING:&#34;.inv&#34;
       |vpiStmt:
       \_sys_func_call: ($fdisplay), line:34
         |vpiName:$fdisplay
         |vpiArgument:
         \_ref_obj: (fp), line:34
           |vpiName:fp
         |vpiArgument:
         \_constant: , line:34
           |vpiConstType:6
           |vpiDecompile:&#34;# captured from: %0s\n&#34;
           |vpiSize:24
           |STRING:&#34;# captured from: %0s\n&#34;
         |vpiArgument:
         \_part_select: , line:34, parent:source_id
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (source_id)
           |vpiLeftRange:
           \_operation: , line:34
             |vpiOpType:25
             |vpiOperand:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:8
               |vpiSize:32
               |INT:8
             |vpiOperand:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:80
               |vpiSize:32
               |INT:80
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
   |vpiPort:
   \_port: (Clk), line:21
     |vpiName:Clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Clk), line:21
         |vpiName:Clk
         |vpiFullName:work@write_sp_vectors.Clk
   |vpiPort:
   \_port: (a), line:21
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:21
         |vpiName:a
         |vpiFullName:work@write_sp_vectors.a
   |vpiPort:
   \_port: (b), line:21
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:21
         |vpiName:b
         |vpiFullName:work@write_sp_vectors.b
   |vpiPort:
   \_port: (c), line:21
     |vpiName:c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:21
         |vpiName:c
         |vpiFullName:work@write_sp_vectors.c
   |vpiNet:
   \_logic_net: (fp), line:27
     |vpiName:fp
     |vpiFullName:work@write_sp_vectors.fp
   |vpiNet:
   \_logic_net: (Clk), line:21
   |vpiNet:
   \_logic_net: (a), line:21
   |vpiNet:
   \_logic_net: (b), line:21
   |vpiNet:
   \_logic_net: (c), line:21
   |vpiParamAssign:
   \_param_assign: , line:24
     |vpiRhs:
     \_constant: , line:24
       |vpiConstType:6
       |vpiDecompile:&#34;PhCount.unnamed&#34;
       |vpiSize:17
       |STRING:&#34;PhCount.unnamed&#34;
     |vpiLhs:
     \_parameter: (fname), line:24
       |vpiName:fname
   |vpiParamAssign:
   \_param_assign: , line:25
     |vpiRhs:
     \_constant: , line:25
       |vpiConstType:6
       |vpiDecompile:&#34;(unknown source module RCSID)$&#34;
       |vpiSize:32
       |STRING:&#34;(unknown source module RCSID)$&#34;
     |vpiLhs:
     \_parameter: (source_id), line:25
       |vpiName:source_id
   |vpiParameter:
   \_parameter: (fname), line:24
   |vpiParameter:
   \_parameter: (source_id), line:25
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>, line:38
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@write_sp_vectors (v0), file:<a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>, line:44, parent:work@main
     |vpiDefName:work@write_sp_vectors
     |vpiName:v0
     |vpiFullName:work@main.v0
     |vpiPort:
     \_port: (Clk), line:21, parent:v0
       |vpiName:Clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (Clk), line:21, parent:v0
           |vpiName:Clk
           |vpiFullName:work@main.v0.Clk
     |vpiPort:
     \_port: (a), line:21, parent:v0
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:21, parent:v0
           |vpiName:a
           |vpiFullName:work@main.v0.a
     |vpiPort:
     \_port: (b), line:21, parent:v0
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:21, parent:v0
           |vpiName:b
           |vpiFullName:work@main.v0.b
     |vpiPort:
     \_port: (c), line:21, parent:v0
       |vpiName:c
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (c), line:21, parent:v0
           |vpiName:c
           |vpiFullName:work@main.v0.c
     |vpiNet:
     \_logic_net: (fp), line:27, parent:v0
       |vpiName:fp
       |vpiFullName:work@main.v0.fp
     |vpiNet:
     \_logic_net: (Clk), line:21, parent:v0
     |vpiNet:
     \_logic_net: (a), line:21, parent:v0
     |vpiNet:
     \_logic_net: (b), line:21, parent:v0
     |vpiNet:
     \_logic_net: (c), line:21, parent:v0
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sp2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sp2.v</a>, line:38
     |vpiParameter:
     \_parameter: (fname), line:24
       |vpiName:fname
       |STRING:&#34;PhCount.unnamed&#34;
     |vpiParameter:
     \_parameter: (source_id), line:25
       |vpiName:source_id
       |STRING:&#34;(unknown source module RCSID)$&#34;
   |vpiNet:
   \_logic_net: (clk), line:41, parent:work@main
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:42, parent:work@main
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:42, parent:work@main
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:42, parent:work@main
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiNetType:48
   |vpiParameter:
   \_parameter: (fname), line:39
     |vpiName:fname
     |STRING:&#34;PhCount.unnamed&#34;
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \v0 of type 32
Object: \Clk of type 44
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \fname of type 41
ERROR: Encountered unhandled parameter format: 8

</pre>
</body>