ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  54:Core/Src/main.c **** static void MX_TIM2_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_LPUART1_UART_Init();
  93:Core/Src/main.c ****   MX_TIM2_Init();
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Infinite loop */
  99:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 100:Core/Src/main.c ****   while (1)
 101:Core/Src/main.c ****   {
 102:Core/Src/main.c ****     /* USER CODE END WHILE */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 105:Core/Src/main.c ****   }
 106:Core/Src/main.c ****   /* USER CODE END 3 */
 107:Core/Src/main.c **** }
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /**
 110:Core/Src/main.c ****   * @brief System Clock Configuration
 111:Core/Src/main.c ****   * @retval None
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c **** void SystemClock_Config(void)
 114:Core/Src/main.c **** {
 115:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 123:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c **** }
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** /**
 155:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 156:Core/Src/main.c ****   * @param None
 157:Core/Src/main.c ****   * @retval None
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 169:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 170:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 171:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 172:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 173:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 174:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 175:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 176:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 177:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 178:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 179:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /**
 202:Core/Src/main.c ****   * @brief TIM2 Initialization Function
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 5


 203:Core/Src/main.c ****   * @param None
 204:Core/Src/main.c ****   * @retval None
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c **** static void MX_TIM2_Init(void)
 207:Core/Src/main.c **** {
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 214:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 219:Core/Src/main.c ****   htim2.Instance = TIM2;
 220:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 221:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 222:Core/Src/main.c ****   htim2.Init.Period = 1.69999999E8;
 223:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 224:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 225:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 226:Core/Src/main.c ****   {
 227:Core/Src/main.c ****     Error_Handler();
 228:Core/Src/main.c ****   }
 229:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 230:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 235:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 236:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     Error_Handler();
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief GPIO Initialization Function
 248:Core/Src/main.c ****   * @param None
 249:Core/Src/main.c ****   * @retval None
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c **** static void MX_GPIO_Init(void)
 252:Core/Src/main.c **** {
  28              		.loc 1 252 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 6


  35              		.cfi_offset 14, -4
  36 0002 8AB0     		sub	sp, sp, #40
  37              		.cfi_def_cfa_offset 48
 253:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 253 3 view .LVU1
  39              		.loc 1 253 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0594     		str	r4, [sp, #20]
  42 0008 0694     		str	r4, [sp, #24]
  43 000a 0794     		str	r4, [sp, #28]
  44 000c 0894     		str	r4, [sp, #32]
  45 000e 0994     		str	r4, [sp, #36]
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 256:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 256 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 256 3 view .LVU4
  49              		.loc 1 256 3 view .LVU5
  50 0010 214B     		ldr	r3, .L3
  51 0012 DA6C     		ldr	r2, [r3, #76]
  52 0014 42F00402 		orr	r2, r2, #4
  53 0018 DA64     		str	r2, [r3, #76]
  54              		.loc 1 256 3 view .LVU6
  55 001a DA6C     		ldr	r2, [r3, #76]
  56 001c 02F00402 		and	r2, r2, #4
  57 0020 0192     		str	r2, [sp, #4]
  58              		.loc 1 256 3 view .LVU7
  59 0022 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 256 3 view .LVU8
 257:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  62              		.loc 1 257 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 257 3 view .LVU10
  65              		.loc 1 257 3 view .LVU11
  66 0024 DA6C     		ldr	r2, [r3, #76]
  67 0026 42F02002 		orr	r2, r2, #32
  68 002a DA64     		str	r2, [r3, #76]
  69              		.loc 1 257 3 view .LVU12
  70 002c DA6C     		ldr	r2, [r3, #76]
  71 002e 02F02002 		and	r2, r2, #32
  72 0032 0292     		str	r2, [sp, #8]
  73              		.loc 1 257 3 view .LVU13
  74 0034 029A     		ldr	r2, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 257 3 view .LVU14
 258:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 258 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 258 3 view .LVU16
  80              		.loc 1 258 3 view .LVU17
  81 0036 DA6C     		ldr	r2, [r3, #76]
  82 0038 42F00102 		orr	r2, r2, #1
  83 003c DA64     		str	r2, [r3, #76]
  84              		.loc 1 258 3 view .LVU18
  85 003e DA6C     		ldr	r2, [r3, #76]
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 7


  86 0040 02F00102 		and	r2, r2, #1
  87 0044 0392     		str	r2, [sp, #12]
  88              		.loc 1 258 3 view .LVU19
  89 0046 039A     		ldr	r2, [sp, #12]
  90              	.LBE6:
  91              		.loc 1 258 3 view .LVU20
 259:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 259 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 259 3 view .LVU22
  95              		.loc 1 259 3 view .LVU23
  96 0048 DA6C     		ldr	r2, [r3, #76]
  97 004a 42F00202 		orr	r2, r2, #2
  98 004e DA64     		str	r2, [r3, #76]
  99              		.loc 1 259 3 view .LVU24
 100 0050 DB6C     		ldr	r3, [r3, #76]
 101 0052 03F00203 		and	r3, r3, #2
 102 0056 0493     		str	r3, [sp, #16]
 103              		.loc 1 259 3 view .LVU25
 104 0058 049B     		ldr	r3, [sp, #16]
 105              	.LBE7:
 106              		.loc 1 259 3 view .LVU26
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 262:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 107              		.loc 1 262 3 view .LVU27
 108 005a 2246     		mov	r2, r4
 109 005c 2021     		movs	r1, #32
 110 005e 4FF09040 		mov	r0, #1207959552
 111 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 265:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 113              		.loc 1 265 3 view .LVU28
 114              		.loc 1 265 23 is_stmt 0 view .LVU29
 115 0066 4FF40053 		mov	r3, #8192
 116 006a 0593     		str	r3, [sp, #20]
 266:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 117              		.loc 1 266 3 is_stmt 1 view .LVU30
 118              		.loc 1 266 24 is_stmt 0 view .LVU31
 119 006c 4FF48813 		mov	r3, #1114112
 120 0070 0693     		str	r3, [sp, #24]
 267:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 267 3 is_stmt 1 view .LVU32
 122              		.loc 1 267 24 is_stmt 0 view .LVU33
 123 0072 0794     		str	r4, [sp, #28]
 268:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 124              		.loc 1 268 3 is_stmt 1 view .LVU34
 125 0074 05A9     		add	r1, sp, #20
 126 0076 0948     		ldr	r0, .L3+4
 127 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL1:
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 271:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 129              		.loc 1 271 3 view .LVU35
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 8


 130              		.loc 1 271 23 is_stmt 0 view .LVU36
 131 007c 2023     		movs	r3, #32
 132 007e 0593     		str	r3, [sp, #20]
 272:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 133              		.loc 1 272 3 is_stmt 1 view .LVU37
 134              		.loc 1 272 24 is_stmt 0 view .LVU38
 135 0080 0123     		movs	r3, #1
 136 0082 0693     		str	r3, [sp, #24]
 273:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 273 3 is_stmt 1 view .LVU39
 138              		.loc 1 273 24 is_stmt 0 view .LVU40
 139 0084 0794     		str	r4, [sp, #28]
 274:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 274 3 is_stmt 1 view .LVU41
 141              		.loc 1 274 25 is_stmt 0 view .LVU42
 142 0086 0894     		str	r4, [sp, #32]
 275:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 143              		.loc 1 275 3 is_stmt 1 view .LVU43
 144 0088 05A9     		add	r1, sp, #20
 145 008a 4FF09040 		mov	r0, #1207959552
 146 008e FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL2:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c **** }
 148              		.loc 1 277 1 is_stmt 0 view .LVU44
 149 0092 0AB0     		add	sp, sp, #40
 150              		.cfi_def_cfa_offset 8
 151              		@ sp needed
 152 0094 10BD     		pop	{r4, pc}
 153              	.L4:
 154 0096 00BF     		.align	2
 155              	.L3:
 156 0098 00100240 		.word	1073876992
 157 009c 00080048 		.word	1207961600
 158              		.cfi_endproc
 159              	.LFE136:
 161              		.section	.text.Error_Handler,"ax",%progbits
 162              		.align	1
 163              		.global	Error_Handler
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 168              	Error_Handler:
 169              	.LFB137:
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /* USER CODE END 4 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** /**
 284:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 285:Core/Src/main.c ****   * @retval None
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c **** void Error_Handler(void)
 288:Core/Src/main.c **** {
 170              		.loc 1 288 1 is_stmt 1 view -0
 171              		.cfi_startproc
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 9


 172              		@ Volatile: function does not return.
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 289:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 290:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 291:Core/Src/main.c ****   __disable_irq();
 176              		.loc 1 291 3 view .LVU46
 177              	.LBB8:
 178              	.LBI8:
 179              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 10


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 11


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 12


 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 180              		.loc 2 207 27 view .LVU47
 181              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 182              		.loc 2 209 3 view .LVU48
 183              		.syntax unified
 184              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 185 0000 72B6     		cpsid i
 186              	@ 0 "" 2
 187              		.thumb
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 13


 188              		.syntax unified
 189              	.L6:
 190              	.LBE9:
 191              	.LBE8:
 292:Core/Src/main.c ****   while (1)
 192              		.loc 1 292 3 discriminator 1 view .LVU49
 293:Core/Src/main.c ****   {
 294:Core/Src/main.c ****   }
 193              		.loc 1 294 3 discriminator 1 view .LVU50
 292:Core/Src/main.c ****   while (1)
 194              		.loc 1 292 9 discriminator 1 view .LVU51
 195 0002 FEE7     		b	.L6
 196              		.cfi_endproc
 197              	.LFE137:
 199              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 200              		.align	1
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	MX_LPUART1_UART_Init:
 206              	.LFB134:
 160:Core/Src/main.c **** 
 207              		.loc 1 160 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 08B5     		push	{r3, lr}
 212              		.cfi_def_cfa_offset 8
 213              		.cfi_offset 3, -8
 214              		.cfi_offset 14, -4
 169:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 215              		.loc 1 169 3 view .LVU53
 169:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 216              		.loc 1 169 21 is_stmt 0 view .LVU54
 217 0002 1548     		ldr	r0, .L17
 218 0004 154B     		ldr	r3, .L17+4
 219 0006 0360     		str	r3, [r0]
 170:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 220              		.loc 1 170 3 is_stmt 1 view .LVU55
 170:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 221              		.loc 1 170 26 is_stmt 0 view .LVU56
 222 0008 4FF4E133 		mov	r3, #115200
 223 000c 4360     		str	r3, [r0, #4]
 171:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 224              		.loc 1 171 3 is_stmt 1 view .LVU57
 171:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 225              		.loc 1 171 28 is_stmt 0 view .LVU58
 226 000e 0023     		movs	r3, #0
 227 0010 8360     		str	r3, [r0, #8]
 172:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 228              		.loc 1 172 3 is_stmt 1 view .LVU59
 172:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 229              		.loc 1 172 26 is_stmt 0 view .LVU60
 230 0012 C360     		str	r3, [r0, #12]
 173:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 231              		.loc 1 173 3 is_stmt 1 view .LVU61
 173:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 14


 232              		.loc 1 173 24 is_stmt 0 view .LVU62
 233 0014 0361     		str	r3, [r0, #16]
 174:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 234              		.loc 1 174 3 is_stmt 1 view .LVU63
 174:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 235              		.loc 1 174 22 is_stmt 0 view .LVU64
 236 0016 0C22     		movs	r2, #12
 237 0018 4261     		str	r2, [r0, #20]
 175:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 238              		.loc 1 175 3 is_stmt 1 view .LVU65
 175:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 239              		.loc 1 175 27 is_stmt 0 view .LVU66
 240 001a 8361     		str	r3, [r0, #24]
 176:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 241              		.loc 1 176 3 is_stmt 1 view .LVU67
 176:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 242              		.loc 1 176 32 is_stmt 0 view .LVU68
 243 001c 0362     		str	r3, [r0, #32]
 177:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 244              		.loc 1 177 3 is_stmt 1 view .LVU69
 177:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 245              		.loc 1 177 32 is_stmt 0 view .LVU70
 246 001e 4362     		str	r3, [r0, #36]
 178:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 247              		.loc 1 178 3 is_stmt 1 view .LVU71
 178:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 248              		.loc 1 178 40 is_stmt 0 view .LVU72
 249 0020 8362     		str	r3, [r0, #40]
 179:Core/Src/main.c ****   {
 250              		.loc 1 179 3 is_stmt 1 view .LVU73
 179:Core/Src/main.c ****   {
 251              		.loc 1 179 7 is_stmt 0 view .LVU74
 252 0022 FFF7FEFF 		bl	HAL_UART_Init
 253              	.LVL3:
 179:Core/Src/main.c ****   {
 254              		.loc 1 179 6 view .LVU75
 255 0026 70B9     		cbnz	r0, .L13
 183:Core/Src/main.c ****   {
 256              		.loc 1 183 3 is_stmt 1 view .LVU76
 183:Core/Src/main.c ****   {
 257              		.loc 1 183 7 is_stmt 0 view .LVU77
 258 0028 0021     		movs	r1, #0
 259 002a 0B48     		ldr	r0, .L17
 260 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 261              	.LVL4:
 183:Core/Src/main.c ****   {
 262              		.loc 1 183 6 view .LVU78
 263 0030 58B9     		cbnz	r0, .L14
 187:Core/Src/main.c ****   {
 264              		.loc 1 187 3 is_stmt 1 view .LVU79
 187:Core/Src/main.c ****   {
 265              		.loc 1 187 7 is_stmt 0 view .LVU80
 266 0032 0021     		movs	r1, #0
 267 0034 0848     		ldr	r0, .L17
 268 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 269              	.LVL5:
 187:Core/Src/main.c ****   {
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 15


 270              		.loc 1 187 6 view .LVU81
 271 003a 40B9     		cbnz	r0, .L15
 191:Core/Src/main.c ****   {
 272              		.loc 1 191 3 is_stmt 1 view .LVU82
 191:Core/Src/main.c ****   {
 273              		.loc 1 191 7 is_stmt 0 view .LVU83
 274 003c 0648     		ldr	r0, .L17
 275 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 276              	.LVL6:
 191:Core/Src/main.c ****   {
 277              		.loc 1 191 6 view .LVU84
 278 0042 30B9     		cbnz	r0, .L16
 199:Core/Src/main.c **** 
 279              		.loc 1 199 1 view .LVU85
 280 0044 08BD     		pop	{r3, pc}
 281              	.L13:
 181:Core/Src/main.c ****   }
 282              		.loc 1 181 5 is_stmt 1 view .LVU86
 283 0046 FFF7FEFF 		bl	Error_Handler
 284              	.LVL7:
 285              	.L14:
 185:Core/Src/main.c ****   }
 286              		.loc 1 185 5 view .LVU87
 287 004a FFF7FEFF 		bl	Error_Handler
 288              	.LVL8:
 289              	.L15:
 189:Core/Src/main.c ****   }
 290              		.loc 1 189 5 view .LVU88
 291 004e FFF7FEFF 		bl	Error_Handler
 292              	.LVL9:
 293              	.L16:
 193:Core/Src/main.c ****   }
 294              		.loc 1 193 5 view .LVU89
 295 0052 FFF7FEFF 		bl	Error_Handler
 296              	.LVL10:
 297              	.L18:
 298 0056 00BF     		.align	2
 299              	.L17:
 300 0058 00000000 		.word	.LANCHOR0
 301 005c 00800040 		.word	1073774592
 302              		.cfi_endproc
 303              	.LFE134:
 305              		.section	.text.MX_TIM2_Init,"ax",%progbits
 306              		.align	1
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 311              	MX_TIM2_Init:
 312              	.LFB135:
 207:Core/Src/main.c **** 
 313              		.loc 1 207 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 32
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317 0000 00B5     		push	{lr}
 318              		.cfi_def_cfa_offset 4
 319              		.cfi_offset 14, -4
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 16


 320 0002 89B0     		sub	sp, sp, #36
 321              		.cfi_def_cfa_offset 40
 213:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 322              		.loc 1 213 3 view .LVU91
 213:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 323              		.loc 1 213 26 is_stmt 0 view .LVU92
 324 0004 0023     		movs	r3, #0
 325 0006 0493     		str	r3, [sp, #16]
 326 0008 0593     		str	r3, [sp, #20]
 327 000a 0693     		str	r3, [sp, #24]
 328 000c 0793     		str	r3, [sp, #28]
 214:Core/Src/main.c **** 
 329              		.loc 1 214 3 is_stmt 1 view .LVU93
 214:Core/Src/main.c **** 
 330              		.loc 1 214 27 is_stmt 0 view .LVU94
 331 000e 0193     		str	r3, [sp, #4]
 332 0010 0293     		str	r3, [sp, #8]
 333 0012 0393     		str	r3, [sp, #12]
 219:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 334              		.loc 1 219 3 is_stmt 1 view .LVU95
 219:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 335              		.loc 1 219 18 is_stmt 0 view .LVU96
 336 0014 1248     		ldr	r0, .L27
 337 0016 4FF08042 		mov	r2, #1073741824
 338 001a 0260     		str	r2, [r0]
 220:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 339              		.loc 1 220 3 is_stmt 1 view .LVU97
 220:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 340              		.loc 1 220 24 is_stmt 0 view .LVU98
 341 001c 4360     		str	r3, [r0, #4]
 221:Core/Src/main.c ****   htim2.Init.Period = 1.69999999E8;
 342              		.loc 1 221 3 is_stmt 1 view .LVU99
 221:Core/Src/main.c ****   htim2.Init.Period = 1.69999999E8;
 343              		.loc 1 221 26 is_stmt 0 view .LVU100
 344 001e 8360     		str	r3, [r0, #8]
 222:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 345              		.loc 1 222 3 is_stmt 1 view .LVU101
 222:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 346              		.loc 1 222 21 is_stmt 0 view .LVU102
 347 0020 104A     		ldr	r2, .L27+4
 348 0022 C260     		str	r2, [r0, #12]
 223:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 349              		.loc 1 223 3 is_stmt 1 view .LVU103
 223:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 350              		.loc 1 223 28 is_stmt 0 view .LVU104
 351 0024 0361     		str	r3, [r0, #16]
 224:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 352              		.loc 1 224 3 is_stmt 1 view .LVU105
 224:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 353              		.loc 1 224 32 is_stmt 0 view .LVU106
 354 0026 8361     		str	r3, [r0, #24]
 225:Core/Src/main.c ****   {
 355              		.loc 1 225 3 is_stmt 1 view .LVU107
 225:Core/Src/main.c ****   {
 356              		.loc 1 225 7 is_stmt 0 view .LVU108
 357 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 358              	.LVL11:
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 17


 225:Core/Src/main.c ****   {
 359              		.loc 1 225 6 view .LVU109
 360 002c 90B9     		cbnz	r0, .L24
 229:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 361              		.loc 1 229 3 is_stmt 1 view .LVU110
 229:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 362              		.loc 1 229 34 is_stmt 0 view .LVU111
 363 002e 4FF48053 		mov	r3, #4096
 364 0032 0493     		str	r3, [sp, #16]
 230:Core/Src/main.c ****   {
 365              		.loc 1 230 3 is_stmt 1 view .LVU112
 230:Core/Src/main.c ****   {
 366              		.loc 1 230 7 is_stmt 0 view .LVU113
 367 0034 04A9     		add	r1, sp, #16
 368 0036 0A48     		ldr	r0, .L27
 369 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 370              	.LVL12:
 230:Core/Src/main.c ****   {
 371              		.loc 1 230 6 view .LVU114
 372 003c 60B9     		cbnz	r0, .L25
 234:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 373              		.loc 1 234 3 is_stmt 1 view .LVU115
 234:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 374              		.loc 1 234 37 is_stmt 0 view .LVU116
 375 003e 0023     		movs	r3, #0
 376 0040 0193     		str	r3, [sp, #4]
 235:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 377              		.loc 1 235 3 is_stmt 1 view .LVU117
 235:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 378              		.loc 1 235 33 is_stmt 0 view .LVU118
 379 0042 0393     		str	r3, [sp, #12]
 236:Core/Src/main.c ****   {
 380              		.loc 1 236 3 is_stmt 1 view .LVU119
 236:Core/Src/main.c ****   {
 381              		.loc 1 236 7 is_stmt 0 view .LVU120
 382 0044 01A9     		add	r1, sp, #4
 383 0046 0648     		ldr	r0, .L27
 384 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 385              	.LVL13:
 236:Core/Src/main.c ****   {
 386              		.loc 1 236 6 view .LVU121
 387 004c 30B9     		cbnz	r0, .L26
 244:Core/Src/main.c **** 
 388              		.loc 1 244 1 view .LVU122
 389 004e 09B0     		add	sp, sp, #36
 390              		.cfi_remember_state
 391              		.cfi_def_cfa_offset 4
 392              		@ sp needed
 393 0050 5DF804FB 		ldr	pc, [sp], #4
 394              	.L24:
 395              		.cfi_restore_state
 227:Core/Src/main.c ****   }
 396              		.loc 1 227 5 is_stmt 1 view .LVU123
 397 0054 FFF7FEFF 		bl	Error_Handler
 398              	.LVL14:
 399              	.L25:
 232:Core/Src/main.c ****   }
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 18


 400              		.loc 1 232 5 view .LVU124
 401 0058 FFF7FEFF 		bl	Error_Handler
 402              	.LVL15:
 403              	.L26:
 238:Core/Src/main.c ****   }
 404              		.loc 1 238 5 view .LVU125
 405 005c FFF7FEFF 		bl	Error_Handler
 406              	.LVL16:
 407              	.L28:
 408              		.align	2
 409              	.L27:
 410 0060 00000000 		.word	.LANCHOR1
 411 0064 7FFE210A 		.word	169999999
 412              		.cfi_endproc
 413              	.LFE135:
 415              		.section	.text.SystemClock_Config,"ax",%progbits
 416              		.align	1
 417              		.global	SystemClock_Config
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	SystemClock_Config:
 423              	.LFB133:
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 424              		.loc 1 114 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 80
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428 0000 00B5     		push	{lr}
 429              		.cfi_def_cfa_offset 4
 430              		.cfi_offset 14, -4
 431 0002 95B0     		sub	sp, sp, #84
 432              		.cfi_def_cfa_offset 88
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 433              		.loc 1 115 3 view .LVU127
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 434              		.loc 1 115 22 is_stmt 0 view .LVU128
 435 0004 3822     		movs	r2, #56
 436 0006 0021     		movs	r1, #0
 437 0008 06A8     		add	r0, sp, #24
 438 000a FFF7FEFF 		bl	memset
 439              	.LVL17:
 116:Core/Src/main.c **** 
 440              		.loc 1 116 3 is_stmt 1 view .LVU129
 116:Core/Src/main.c **** 
 441              		.loc 1 116 22 is_stmt 0 view .LVU130
 442 000e 0020     		movs	r0, #0
 443 0010 0190     		str	r0, [sp, #4]
 444 0012 0290     		str	r0, [sp, #8]
 445 0014 0390     		str	r0, [sp, #12]
 446 0016 0490     		str	r0, [sp, #16]
 447 0018 0590     		str	r0, [sp, #20]
 120:Core/Src/main.c **** 
 448              		.loc 1 120 3 is_stmt 1 view .LVU131
 449 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 450              	.LVL18:
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 19


 451              		.loc 1 125 3 view .LVU132
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 452              		.loc 1 125 36 is_stmt 0 view .LVU133
 453 001e 0123     		movs	r3, #1
 454 0020 0693     		str	r3, [sp, #24]
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 455              		.loc 1 126 3 is_stmt 1 view .LVU134
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 456              		.loc 1 126 30 is_stmt 0 view .LVU135
 457 0022 4FF48033 		mov	r3, #65536
 458 0026 0793     		str	r3, [sp, #28]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 459              		.loc 1 127 3 is_stmt 1 view .LVU136
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 460              		.loc 1 127 34 is_stmt 0 view .LVU137
 461 0028 0223     		movs	r3, #2
 462 002a 0D93     		str	r3, [sp, #52]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 463              		.loc 1 128 3 is_stmt 1 view .LVU138
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 464              		.loc 1 128 35 is_stmt 0 view .LVU139
 465 002c 0322     		movs	r2, #3
 466 002e 0E92     		str	r2, [sp, #56]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 467              		.loc 1 129 3 is_stmt 1 view .LVU140
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 468              		.loc 1 129 30 is_stmt 0 view .LVU141
 469 0030 0622     		movs	r2, #6
 470 0032 0F92     		str	r2, [sp, #60]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 471              		.loc 1 130 3 is_stmt 1 view .LVU142
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 472              		.loc 1 130 30 is_stmt 0 view .LVU143
 473 0034 5522     		movs	r2, #85
 474 0036 1092     		str	r2, [sp, #64]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 475              		.loc 1 131 3 is_stmt 1 view .LVU144
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 476              		.loc 1 131 30 is_stmt 0 view .LVU145
 477 0038 1193     		str	r3, [sp, #68]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 478              		.loc 1 132 3 is_stmt 1 view .LVU146
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 479              		.loc 1 132 30 is_stmt 0 view .LVU147
 480 003a 1293     		str	r3, [sp, #72]
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 481              		.loc 1 133 3 is_stmt 1 view .LVU148
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 482              		.loc 1 133 30 is_stmt 0 view .LVU149
 483 003c 1393     		str	r3, [sp, #76]
 134:Core/Src/main.c ****   {
 484              		.loc 1 134 3 is_stmt 1 view .LVU150
 134:Core/Src/main.c ****   {
 485              		.loc 1 134 7 is_stmt 0 view .LVU151
 486 003e 06A8     		add	r0, sp, #24
 487 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 488              	.LVL19:
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 20


 134:Core/Src/main.c ****   {
 489              		.loc 1 134 6 view .LVU152
 490 0044 80B9     		cbnz	r0, .L33
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 491              		.loc 1 141 3 is_stmt 1 view .LVU153
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 492              		.loc 1 141 31 is_stmt 0 view .LVU154
 493 0046 0F23     		movs	r3, #15
 494 0048 0193     		str	r3, [sp, #4]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 495              		.loc 1 143 3 is_stmt 1 view .LVU155
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 496              		.loc 1 143 34 is_stmt 0 view .LVU156
 497 004a 0323     		movs	r3, #3
 498 004c 0293     		str	r3, [sp, #8]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 499              		.loc 1 144 3 is_stmt 1 view .LVU157
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 500              		.loc 1 144 35 is_stmt 0 view .LVU158
 501 004e 0023     		movs	r3, #0
 502 0050 0393     		str	r3, [sp, #12]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 503              		.loc 1 145 3 is_stmt 1 view .LVU159
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 504              		.loc 1 145 36 is_stmt 0 view .LVU160
 505 0052 0493     		str	r3, [sp, #16]
 146:Core/Src/main.c **** 
 506              		.loc 1 146 3 is_stmt 1 view .LVU161
 146:Core/Src/main.c **** 
 507              		.loc 1 146 36 is_stmt 0 view .LVU162
 508 0054 0593     		str	r3, [sp, #20]
 148:Core/Src/main.c ****   {
 509              		.loc 1 148 3 is_stmt 1 view .LVU163
 148:Core/Src/main.c ****   {
 510              		.loc 1 148 7 is_stmt 0 view .LVU164
 511 0056 0421     		movs	r1, #4
 512 0058 0DEB0100 		add	r0, sp, r1
 513 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 514              	.LVL20:
 148:Core/Src/main.c ****   {
 515              		.loc 1 148 6 view .LVU165
 516 0060 20B9     		cbnz	r0, .L34
 152:Core/Src/main.c **** 
 517              		.loc 1 152 1 view .LVU166
 518 0062 15B0     		add	sp, sp, #84
 519              		.cfi_remember_state
 520              		.cfi_def_cfa_offset 4
 521              		@ sp needed
 522 0064 5DF804FB 		ldr	pc, [sp], #4
 523              	.L33:
 524              		.cfi_restore_state
 136:Core/Src/main.c ****   }
 525              		.loc 1 136 5 is_stmt 1 view .LVU167
 526 0068 FFF7FEFF 		bl	Error_Handler
 527              	.LVL21:
 528              	.L34:
 150:Core/Src/main.c ****   }
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 21


 529              		.loc 1 150 5 view .LVU168
 530 006c FFF7FEFF 		bl	Error_Handler
 531              	.LVL22:
 532              		.cfi_endproc
 533              	.LFE133:
 535              		.section	.text.main,"ax",%progbits
 536              		.align	1
 537              		.global	main
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	main:
 543              	.LFB132:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 544              		.loc 1 69 1 view -0
 545              		.cfi_startproc
 546              		@ Volatile: function does not return.
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549 0000 08B5     		push	{r3, lr}
 550              		.cfi_def_cfa_offset 8
 551              		.cfi_offset 3, -8
 552              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 553              		.loc 1 77 3 view .LVU170
 554 0002 FFF7FEFF 		bl	HAL_Init
 555              	.LVL23:
  84:Core/Src/main.c **** 
 556              		.loc 1 84 3 view .LVU171
 557 0006 FFF7FEFF 		bl	SystemClock_Config
 558              	.LVL24:
  91:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 559              		.loc 1 91 3 view .LVU172
 560 000a FFF7FEFF 		bl	MX_GPIO_Init
 561              	.LVL25:
  92:Core/Src/main.c ****   MX_TIM2_Init();
 562              		.loc 1 92 3 view .LVU173
 563 000e FFF7FEFF 		bl	MX_LPUART1_UART_Init
 564              	.LVL26:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 565              		.loc 1 93 3 view .LVU174
 566 0012 FFF7FEFF 		bl	MX_TIM2_Init
 567              	.LVL27:
 568              	.L36:
 100:Core/Src/main.c ****   {
 569              		.loc 1 100 3 discriminator 1 view .LVU175
 105:Core/Src/main.c ****   /* USER CODE END 3 */
 570              		.loc 1 105 3 discriminator 1 view .LVU176
 100:Core/Src/main.c ****   {
 571              		.loc 1 100 9 discriminator 1 view .LVU177
 572 0016 FEE7     		b	.L36
 573              		.cfi_endproc
 574              	.LFE132:
 576              		.global	htim2
 577              		.global	hlpuart1
 578              		.section	.bss.hlpuart1,"aw",%nobits
 579              		.align	2
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 22


 580              		.set	.LANCHOR0,. + 0
 583              	hlpuart1:
 584 0000 00000000 		.space	144
 584      00000000 
 584      00000000 
 584      00000000 
 584      00000000 
 585              		.section	.bss.htim2,"aw",%nobits
 586              		.align	2
 587              		.set	.LANCHOR1,. + 0
 590              	htim2:
 591 0000 00000000 		.space	76
 591      00000000 
 591      00000000 
 591      00000000 
 591      00000000 
 592              		.text
 593              	.Letext0:
 594              		.file 3 "c:\\users\\james\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 595              		.file 4 "c:\\users\\james\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 596              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 597              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 598              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 599              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 600              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 601              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 602              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 603              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 604              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 605              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 606              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 607              		.file 16 "<built-in>"
ARM GAS  C:\Users\James\AppData\Local\Temp\ccrUUzmg.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:156    .text.MX_GPIO_Init:0000000000000098 $d
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:162    .text.Error_Handler:0000000000000000 $t
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:168    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:200    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:205    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:300    .text.MX_LPUART1_UART_Init:0000000000000058 $d
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:306    .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:311    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:410    .text.MX_TIM2_Init:0000000000000060 $d
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:416    .text.SystemClock_Config:0000000000000000 $t
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:422    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:536    .text.main:0000000000000000 $t
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:542    .text.main:0000000000000000 main
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:590    .bss.htim2:0000000000000000 htim2
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:583    .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:579    .bss.hlpuart1:0000000000000000 $d
C:\Users\James\AppData\Local\Temp\ccrUUzmg.s:586    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
