*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/icvm/my_prj/FPU
INFO: Auto-config - VLOG: /home/icvm/my_prj/FPU
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/icvm/my_prj/FPU/.dvt/default.build
    -f /home/icvm/my_prj/FPU/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/icvm/my_prj/FPU/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [92 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/icvm/my_prj/FPU/src/FPU_pkg.sv ...
Loading (2) /home/icvm/my_prj/FPU/src/FPU.svh ...
Done /home/icvm/my_prj/FPU/src/FPU.svh [0 ms, 9 lines, SystemVerilog_2012] ...
Done /home/icvm/my_prj/FPU/src/FPU_pkg.sv [14 ms, 10 lines, SystemVerilog_2012] ...
Loading (3) /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv [43 ms, 102 lines, SystemVerilog_2012] ...
Loading (4) /home/icvm/my_prj/FPU/src/FADD/Node.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/Node.sv [18 ms, 71 lines, SystemVerilog_2012] ...
Loading (5) /home/icvm/my_prj/FPU/src/FADD/LZA.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/LZA.sv [27 ms, 106 lines, SystemVerilog_2012] ...
Loading (6) /home/icvm/my_prj/FPU/FADD_36/FADD_N36.v ...
Done /home/icvm/my_prj/FPU/FADD_36/FADD_N36.v [8 ms, 87 lines, Verilog_2001] ...
Loading (7) /home/icvm/my_prj/FPU/FADD_36/fadd_close_N36.v ...
Done /home/icvm/my_prj/FPU/FADD_36/fadd_close_N36.v [37 ms, 106 lines, Verilog_2001] ...
Loading (8) /home/icvm/my_prj/FPU/FADD_36/fadd_far_N36.v ...
Done /home/icvm/my_prj/FPU/FADD_36/fadd_far_N36.v [11 ms, 88 lines, Verilog_2001] ...
Loading (9) /home/icvm/my_prj/FPU/FADD_36/lza37.v ...
Done /home/icvm/my_prj/FPU/FADD_36/lza37.v [5 ms, 120 lines, Verilog_2001] ...
Loading (10) /home/icvm/my_prj/FPU/FADD_36/lzd37.v ...
Done /home/icvm/my_prj/FPU/FADD_36/lzd37.v [2 ms, 37 lines, Verilog_2001] ...
Loading (11) /home/icvm/my_prj/FPU/FADD_36/node.v ...
Done /home/icvm/my_prj/FPU/FADD_36/node.v [8 ms, 71 lines, Verilog_2001] ...
Loading (12) /home/icvm/my_prj/FPU/FADD_36/tree.v ...
Done /home/icvm/my_prj/FPU/FADD_36/tree.v [29 ms, 720 lines, Verilog_2001] ...
Loading (13) /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v ...
Done /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v [21 ms, 724 lines, Verilog_2001] ...
Loading (14) /home/icvm/my_prj/FPU/src/FADD/CLOSE_PATH.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/CLOSE_PATH.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (15) /home/icvm/my_prj/FPU/src/FADD/Correct_Tree.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/Correct_Tree.sv [7 ms, 156 lines, SystemVerilog_2012] ...
Loading (16) /home/icvm/my_prj/FPU/src/FADD/FAR_PATH.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/FAR_PATH.sv [9 ms, 301 lines, SystemVerilog_2012] ...
Loading (17) /home/icvm/my_prj/FPU/src/FADD/LZD.sv ...
Done /home/icvm/my_prj/FPU/src/FADD/LZD.sv [3 ms, 40 lines, SystemVerilog_2012] ...
*** Done invocation #1 [246 ms] ***
*** Done parsing [LT 99 ms, PT 246 ms] ***
*** Total number of lines [2 750] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [2 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [17 total, 17 unique, 0 optimized] ***
*** Done SystemVerilog build [491 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.FADDSUB, work.LZA, work.FADD_N36, work.correction_tree_N41, work.correction_tree_N34
Performing mixed post full build step (MIXED - ELAB) [530 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.AGS_M_FADDSUB_DOUBLE_EN' is not elaborated
    at line 3 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:3 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp1_src_frac_hshifted' from sensitivity list
    at line 169 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:169 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp2_src_frac_hshifted' from sensitivity list
    at line 174 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:174 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp3_src_frac_hshifted' from sensitivity list
    at line 179 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:179 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp4_src_frac_hshifted' from sensitivity list
    at line 184 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:184 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp5_src_frac_hshifted' from sensitivity list
    at line 193 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:193 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp6_src_frac_hshifted' from sensitivity list
    at line 228 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:228 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp_result_frac_lshifted1' from sensitivity list
    at line 488 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:488 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp_result_frac_lshifted2' from sensitivity list
    at line 494 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:494 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp_result_frac_lshifted3' from sensitivity list
    at line 500 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:500 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp_result_frac_lshifted4' from sensitivity list
    at line 506 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:506 [compile index 13]
*** Warning: SENSITIVITY_MISSING: Missing 'g_tmp_result_frac_lshifted5' from sensitivity list
    at line 512 in /home/icvm/my_prj/FPU/src/FADD/AGS_M_FADDSUB_DOUBLE_EN.v:512 [compile index 13]
Performing mixed post full build step (VLOG - RD) [6 ms] ...
Performing mixed post full build step (VLOG - US) [101 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'i_CLK' is never used
    at line 5 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:5 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'i_NRST' is never used
    at line 5 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:5 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'o_OP_C' is never used
    at line 7 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:7 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'Over_flow' is never used
    at line 8 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:8 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'Under_flow' is never used
    at line 8 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:8 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'Q_NaN' is never used
    at line 9 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:9 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'S_NaN' is never used
    at line 9 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:9 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'NORMAL_Flag' is never used
    at line 10 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:10 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'Min_A' is never used
    at line 14 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:14 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'Min_B' is never used
    at line 14 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:14 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'o_NaN' is never used
    at line 15 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:15 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'Result_Q_NaN' is never read
    at line 18 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:18 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'Result_S_NaN' is never read
    at line 19 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:19 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'EXP_Far_Path' is never read (connected to sub-instance output port)
    at line 22 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:22 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'FRAC_Far_Path' is never read (connected to sub-instance output port)
    at line 25 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:25 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'FRAC_Close_Path' is never used
    at line 25 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:25 [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'PATH_FAR_OR_CLOSE' is never read
    at line 30 in /home/icvm/my_prj/FPU/src/FADD/FADDSUB.sv:30 [compile index 3]
*** Done mixed mode extension build [704 ms] ***
*** Total build time [1s.332ms] ***
