sys = {
    cores = {
        simpleCore = {
            type = "Simple";
            dcache = "l1";
            icache = "l1";
            cores = 2;
        };
    };

    lineSize = 64;

    caches = {
        l1 = {
            caches = 4;
            size = 65536;
        };
        l2 = {
            caches = 1;
            size = 2097152;
            children = "l1";  // interleave
        };
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
};

process0 = {
    command = "tests/bin/test_read_flash";
};
