
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: product[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015213    0.250000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.251461    0.000730    0.000730 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.038871    0.061381    0.208218    0.208949 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061493    0.001553    0.210502 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.033308    0.053827    0.142712    0.353214 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_2__leaf_clk (net)
                      0.053847    0.001086    0.354300 ^ _661_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.003994    0.044919    0.363535    0.717835 v _661_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net21 (net)
                      0.044919    0.000145    0.717981 v output21/A (sky130_fd_sc_hd__buf_1)
     1    0.001302    0.019085    0.079153    0.797133 v output21/X (sky130_fd_sc_hd__buf_1)
                                                         product[12] (net)
                      0.019085    0.000024    0.797157 v product[12] (out)
                                              0.797157   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                -18.750000    6.000000   output external delay
                                              6.000000   data required time
---------------------------------------------------------------------------------------------
                                              6.000000   data required time
                                             -0.797157   data arrival time
---------------------------------------------------------------------------------------------
                                              5.202844   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 1
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 1
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
