Block_Memory.v,verilog,xil_defaultlib,../../../../LC3.srcs/sources_1/ip/Block_Memory/sim/Block_Memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
