FIRRTL version 1.1.0
circuit gcd :
  module gcd :
    input clock : Clock
    input reset : UInt<1>
    input io_a : UInt<8>
    input io_b : UInt<8>
    input io_start : UInt<1>
    output io_o : UInt<8>
    output io_done : UInt<1>

    reg lsb : UInt<3>, clock with :
      reset => (UInt<1>("h0"), lsb) @[main.scala 16:20]
    reg x : UInt<8>, clock with :
      reset => (UInt<1>("h0"), x) @[main.scala 17:18]
    reg y : UInt<8>, clock with :
      reset => (UInt<1>("h0"), y) @[main.scala 18:18]
    reg busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), busy) @[main.scala 19:21]
    node _io_o_T = gt(io_a, io_b) @[main.scala 32:18]
    node _io_o_T_1 = mux(_io_o_T, io_b, io_a) @[main.scala 32:13]
    node _x_lsb_T = dshr(x, lsb) @[main.scala 34:13]
    node _x_lsb_T_1 = bits(_x_lsb_T, 0, 0) @[main.scala 34:13]
    node _y_lsb_T = dshr(y, lsb) @[main.scala 35:13]
    node _y_lsb_T_1 = bits(_y_lsb_T, 0, 0) @[main.scala 35:13]
    node _diff_T = lt(x, y) @[main.scala 36:16]
    node _diff_T_1 = sub(y, x) @[main.scala 36:20]
    node _diff_T_2 = tail(_diff_T_1, 1) @[main.scala 36:20]
    node _diff_T_3 = sub(x, y) @[main.scala 36:24]
    node _diff_T_4 = tail(_diff_T_3, 1) @[main.scala 36:24]
    node _diff_T_5 = mux(_diff_T, _diff_T_2, _diff_T_4) @[main.scala 36:14]
    node _done_T = eq(x, y) @[main.scala 38:14]
    node _done_T_1 = eq(x, UInt<1>("h0")) @[main.scala 38:23]
    node _done_T_2 = or(_done_T, _done_T_1) @[main.scala 38:19]
    node _done_T_3 = eq(y, UInt<1>("h0")) @[main.scala 38:34]
    node _done_T_4 = or(_done_T_2, _done_T_3) @[main.scala 38:30]
    node _done_T_5 = and(_done_T_4, busy) @[main.scala 38:42]
    node done = _done_T_5 @[main.scala 21:18 38:8]
    node _T = not(done) @[main.scala 44:21]
    node _T_1 = and(busy, _T) @[main.scala 44:19]
    node x_lsb = _x_lsb_T_1 @[main.scala 24:19 34:9]
    node y_lsb = _y_lsb_T_1 @[main.scala 25:19 35:9]
    node _T_2 = cat(x_lsb, y_lsb) @[main.scala 45:18]
    node _T_3 = eq(UInt<1>("h0"), _T_2) @[main.scala 45:27]
    node _lsb_T = add(lsb, UInt<1>("h1")) @[main.scala 46:29]
    node _lsb_T_1 = tail(_lsb_T, 1) @[main.scala 46:29]
    node _T_4 = eq(UInt<1>("h1"), _T_2) @[main.scala 45:27]
    node _x_T = dshr(x, UInt<1>("h1")) @[main.scala 47:23]
    node _T_5 = eq(UInt<2>("h2"), _T_2) @[main.scala 45:27]
    node _y_T = dshr(y, UInt<1>("h1")) @[main.scala 48:23]
    node _T_6 = eq(UInt<2>("h3"), _T_2) @[main.scala 45:27]
    node _T_7 = lt(x, y) @[main.scala 50:15]
    node diff = _diff_T_5 @[main.scala 26:18 36:8]
    node _y_T_1 = dshr(diff, UInt<1>("h1")) @[main.scala 51:18]
    node _x_T_1 = dshr(diff, UInt<1>("h1")) @[main.scala 53:18]
    node _GEN_0 = mux(_T_7, _y_T_1, y) @[main.scala 50:18 51:12 18:18]
    node _GEN_1 = mux(_T_7, x, _x_T_1) @[main.scala 17:18 50:18 53:12]
    node _GEN_2 = mux(_T_6, _GEN_0, y) @[main.scala 18:18 45:27]
    node _GEN_3 = mux(_T_6, _GEN_1, x) @[main.scala 17:18 45:27]
    node _GEN_4 = mux(_T_5, _y_T, _GEN_2) @[main.scala 45:27 48:20]
    node _GEN_5 = mux(_T_5, x, _GEN_3) @[main.scala 17:18 45:27]
    node _GEN_6 = mux(_T_4, _x_T, _GEN_5) @[main.scala 45:27 47:20]
    node _GEN_7 = mux(_T_4, y, _GEN_4) @[main.scala 18:18 45:27]
    node _GEN_8 = mux(_T_3, _lsb_T_1, lsb) @[main.scala 16:20 45:27 46:23]
    node _GEN_9 = mux(_T_3, x, _GEN_6) @[main.scala 17:18 45:27]
    node _GEN_10 = mux(_T_3, y, _GEN_7) @[main.scala 18:18 45:27]
    node _io_o_T_2 = lt(x, y) @[main.scala 57:18]
    node _io_o_T_3 = mux(_io_o_T_2, x, y) @[main.scala 57:16]
    node _GEN_11 = mux(done, _io_o_T_3, _io_o_T_1) @[main.scala 56:20 57:10 32:7]
    node _GEN_12 = mux(_T_1, _GEN_8, lsb) @[main.scala 16:20 44:27]
    node _GEN_13 = mux(_T_1, _GEN_9, x) @[main.scala 17:18 44:27]
    node _GEN_14 = mux(_T_1, _GEN_10, y) @[main.scala 18:18 44:27]
    node _GEN_15 = mux(_T_1, _io_o_T_1, _GEN_11) @[main.scala 44:27 32:7]
    node _load_T = eq(busy, UInt<1>("h0")) @[main.scala 60:24]
    node _load_T_1 = and(io_start, _load_T) @[main.scala 60:20]
    node load = _load_T_1 @[main.scala 22:18 60:8]
    node _GEN_16 = mux(load, io_a, _GEN_13) @[main.scala 40:13 41:7]
    node _GEN_17 = mux(load, io_b, _GEN_14) @[main.scala 40:13 42:7]
    node _GEN_18 = mux(load, UInt<1>("h0"), _GEN_12) @[main.scala 40:13 43:9]
    node _GEN_19 = mux(load, _io_o_T_1, _GEN_15) @[main.scala 40:13 32:7]
    node _T_8 = eq(busy, UInt<1>("h0")) @[main.scala 62:8]
    node _GEN_20 = mux(io_start, UInt<1>("h1"), busy) @[main.scala 63:19 19:21 63:24]
    node _GEN_21 = mux(done, UInt<1>("h0"), busy) @[main.scala 65:{15,20} 19:21]
    node _GEN_22 = mux(_T_8, _GEN_20, _GEN_21) @[main.scala 62:14]
    io_o <= _GEN_19
    io_done <= done @[main.scala 68:11]
    lsb <= mux(reset, UInt<3>("h0"), _GEN_18) @[main.scala 16:{20,20}]
    x <= mux(reset, UInt<8>("h0"), _GEN_16) @[main.scala 17:{18,18}]
    y <= mux(reset, UInt<8>("h0"), _GEN_17) @[main.scala 18:{18,18}]
    busy <= mux(reset, UInt<1>("h0"), _GEN_22) @[main.scala 19:{21,21}]
