#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 08 15:54:36 2018
# Process ID: 6584
# Current directory: D:/FPGA/V_project/IP/reset/tmp_edit_project.runs/synth_1
# Command line: vivado.exe -log reset.vds -mode batch -messageDb vivado.pb -notrace -source reset.tcl
# Log file: D:/FPGA/V_project/IP/reset/tmp_edit_project.runs/synth_1/reset.vds
# Journal file: D:/FPGA/V_project/IP/reset/tmp_edit_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reset.tcl -notrace
