<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v</a>
defines: 
time_elapsed: 0.203s
ram usage: 10716 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v</a>
module check (
	a,
	b,
	c
);
	input signed [22:0] a;
	input signed [22:0] b;
	input signed [22:0] c;
	wire signed [22:0] int_AB;
	assign int_AB = a / b;
	always @(a or b or int_AB or c) begin
		#(1)
			;
		if (int_AB !== c) begin
			$display(&#34;ERROR: mismatch in div for %d and %d&#34;, a, b);
			$display(&#34;VHDL = %d, Verilog = %d&#34;, c, int_AB);
			$finish;
		end
	end
endmodule
module stimulus (
	A,
	B
);
	output reg signed [22:0] A;
	output reg signed [22:0] B;
	parameter MAX = 8388608;
	parameter S = 10000;
	reg [31:0] i;
	function [22:0] xz_inject;
		input reg signed [22:0] value;
		integer i;
		integer temp;
		begin
			temp = $random;
			for (i = 0; i &lt; 23; i = i + 1)
				if (temp[i] == 1&#39;b1) begin
					temp = $random;
					if (temp &lt;= 0)
						value[i] = 1&#39;bx;
					else
						value[i] = 1&#39;bz;
				end
			xz_inject = value;
		end
	endfunction
	initial begin
		A = 0;
		B = 1;
		for (i = 0; i &lt; S; i = i + 1)
			begin
				#(1) A = $random % MAX;
				B = $random % MAX;
				if (B === 23&#39;b00000000000000000000000)
					B = 1;
			end
		#(1) A = 1;
		B = 1;
		#(1) A = 23&#39;h7fffff;
		#(1) B = 23&#39;h7fffff;
		#(1) B = 1;
		for (i = 0; i &lt; (S / 2); i = i + 1)
			begin
				#(1) A = $random % MAX;
				A = xz_inject(A);
			end
		#(1) A = 1;
		for (i = 0; i &lt; (S / 2); i = i + 1)
			begin
				#(1) B = $random % MAX;
				if (B === 23&#39;b00000000000000000000000)
					B = 1;
				B = xz_inject(B);
			end
		for (i = 0; i &lt; S; i = i + 1)
			begin
				#(1) A = $random % MAX;
				B = $random % MAX;
				A = xz_inject(A);
				B = xz_inject(B);
			end
	end
endmodule
module test;
	wire signed [22:0] a;
	wire signed [22:0] b;
	wire signed [22:0] r;
	stimulus stim(
		.A(a),
		.B(b)
	);
	sdiv23 duv(
		.a_i(a),
		.b_i(b),
		.c_o(r)
	);
	check check(
		.a(a),
		.b(b),
		.c(r)
	);
	initial begin
		#(40000)
			;
		$display(&#34;PASSED&#34;);
		$finish;
	end
endmodule

</pre>
</body>