--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Dec 19 16:06:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lab1_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            3818 items scored, 3624 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 10.717ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt1_647_648__i17  (from clk_c +)
   Destination:    FD1S3AX    D              btn_num_i3  (to clk_c +)

   Delay:                  15.557ns  (29.7% logic, 70.3% route), 10 logic levels.

 Constraint Details:

     15.557ns data_path \U1/cnt1_647_648__i17 to btn_num_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.717ns

 Path Details: \U1/cnt1_647_648__i17 to btn_num_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt1_647_648__i17 (from clk_c)
Route         2   e 1.198                                  \U1/cnt1[16]
LUT4        ---     0.493              C to Z              \U1/i7_4_lut
Route         1   e 0.941                                  \U1/n17
LUT4        ---     0.493              A to Z              \U1/i1712_4_lut
Route         3   e 1.258                                  \U1/n2009
LUT4        ---     0.493              A to Z              \U1/i1713_3_lut_rep_16
Route        22   e 1.833                                  n2137
LUT4        ---     0.493              C to Z              i1_2_lut_rep_12_2_lut_3_lut_4_lut
Route         2   e 1.141                                  n2133
LUT4        ---     0.493              C to Z              i1708_4_lut
Route         5   e 1.405                                  n1616
LUT4        ---     0.493              B to Z              i1344_2_lut
Route         1   e 0.941                                  n332
LUT4        ---     0.493              D to Z              i1332_4_lut_4_lut
Route         1   e 0.020                                  n446
MUXL5       ---     0.233           BLUT to Z              mux_216_i4
Route         1   e 0.941                                  n481
LUT4        ---     0.493              D to Z              i1329_2_lut_4_lut
Route         3   e 1.258                                  n249
                  --------
                   15.557  (29.7% logic, 70.3% route), 10 logic levels.


Error:  The following path violates requirements by 10.717ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt1_647_648__i16  (from clk_c +)
   Destination:    FD1S3AX    D              btn_num_i3  (to clk_c +)

   Delay:                  15.557ns  (29.7% logic, 70.3% route), 10 logic levels.

 Constraint Details:

     15.557ns data_path \U1/cnt1_647_648__i16 to btn_num_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.717ns

 Path Details: \U1/cnt1_647_648__i16 to btn_num_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt1_647_648__i16 (from clk_c)
Route         2   e 1.198                                  \U1/cnt1[15]
LUT4        ---     0.493              B to Z              \U1/i6_4_lut_adj_1
Route         1   e 0.941                                  \U1/n16
LUT4        ---     0.493              C to Z              \U1/i1712_4_lut
Route         3   e 1.258                                  \U1/n2009
LUT4        ---     0.493              A to Z              \U1/i1713_3_lut_rep_16
Route        22   e 1.833                                  n2137
LUT4        ---     0.493              C to Z              i1_2_lut_rep_12_2_lut_3_lut_4_lut
Route         2   e 1.141                                  n2133
LUT4        ---     0.493              C to Z              i1708_4_lut
Route         5   e 1.405                                  n1616
LUT4        ---     0.493              B to Z              i1344_2_lut
Route         1   e 0.941                                  n332
LUT4        ---     0.493              D to Z              i1332_4_lut_4_lut
Route         1   e 0.020                                  n446
MUXL5       ---     0.233           BLUT to Z              mux_216_i4
Route         1   e 0.941                                  n481
LUT4        ---     0.493              D to Z              i1329_2_lut_4_lut
Route         3   e 1.258                                  n249
                  --------
                   15.557  (29.7% logic, 70.3% route), 10 logic levels.


Error:  The following path violates requirements by 10.717ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt1_647_648__i14  (from clk_c +)
   Destination:    FD1S3AX    D              btn_num_i3  (to clk_c +)

   Delay:                  15.557ns  (29.7% logic, 70.3% route), 10 logic levels.

 Constraint Details:

     15.557ns data_path \U1/cnt1_647_648__i14 to btn_num_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.717ns

 Path Details: \U1/cnt1_647_648__i14 to btn_num_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt1_647_648__i14 (from clk_c)
Route         2   e 1.198                                  \U1/cnt1[13]
LUT4        ---     0.493              B to Z              \U1/i7_4_lut
Route         1   e 0.941                                  \U1/n17
LUT4        ---     0.493              A to Z              \U1/i1712_4_lut
Route         3   e 1.258                                  \U1/n2009
LUT4        ---     0.493              A to Z              \U1/i1713_3_lut_rep_16
Route        22   e 1.833                                  n2137
LUT4        ---     0.493              C to Z              i1_2_lut_rep_12_2_lut_3_lut_4_lut
Route         2   e 1.141                                  n2133
LUT4        ---     0.493              C to Z              i1708_4_lut
Route         5   e 1.405                                  n1616
LUT4        ---     0.493              B to Z              i1344_2_lut
Route         1   e 0.941                                  n332
LUT4        ---     0.493              D to Z              i1332_4_lut_4_lut
Route         1   e 0.020                                  n446
MUXL5       ---     0.233           BLUT to Z              mux_216_i4
Route         1   e 0.941                                  n481
LUT4        ---     0.493              D to Z              i1329_2_lut_4_lut
Route         3   e 1.258                                  n249
                  --------
                   15.557  (29.7% logic, 70.3% route), 10 logic levels.

Warning: 15.717 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    15.717 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\U1/n2009                               |       3|    1358|     37.47%
                                        |        |        |
n2137                                   |      22|    1296|     35.76%
                                        |        |        |
clk_c_enable_6                          |      18|    1191|     32.86%
                                        |        |        |
n1616                                   |       5|     960|     26.49%
                                        |        |        |
n250                                    |       3|     669|     18.46%
                                        |        |        |
n251                                    |       3|     669|     18.46%
                                        |        |        |
n252                                    |       3|     669|     18.46%
                                        |        |        |
n248                                    |       3|     603|     16.64%
                                        |        |        |
n249                                    |       3|     549|     15.15%
                                        |        |        |
\U1/n16                                 |       1|     544|     15.01%
                                        |        |        |
\U1/n17                                 |       1|     544|     15.01%
                                        |        |        |
\U1/n13                                 |       3|     540|     14.90%
                                        |        |        |
\U1/n14                                 |       3|     540|     14.90%
                                        |        |        |
n2095                                   |       1|     486|     13.41%
                                        |        |        |
n2111                                   |       1|     486|     13.41%
                                        |        |        |
n481                                    |       1|     480|     13.25%
                                        |        |        |
n1785                                   |       1|     465|     12.83%
                                        |        |        |
n2133                                   |       2|     456|     12.58%
                                        |        |        |
n29                                     |       1|     435|     12.00%
                                        |        |        |
n2076                                   |       1|     402|     11.09%
                                        |        |        |
n891                                    |       5|     375|     10.35%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 3624  Score: 19194080

Constraints cover  3818 paths, 139 nets, and 348 connections (79.6% coverage)


Peak memory: 84418560 bytes, TRCE: 4956160 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
