// Seed: 4168171527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1'b0) begin
    #1;
    wait (1);
  end
  integer id_7, id_8, id_9, id_10, id_11;
  reg id_12;
  assign id_8 = 1;
  integer id_13 = 1;
  initial id_13 = #1 id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1[1] = 1;
  module_0(
      id_6, id_2, id_2, id_2, id_6, id_6
  );
endmodule
