// Seed: 1767716049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    inout supply0 id_1,
    output logic id_2,
    output wand id_3,
    inout logic id_4,
    input supply1 id_5,
    input tri1 id_6
);
  wor id_8;
  assign id_2 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
  assign id_2 = id_4;
  always begin
    begin
      if (1) if (id_4) id_4 <= id_1 / id_8;
    end
    id_2 <= 1'b0;
  end
endmodule
