

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_6.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e7a8026e2cad0e1eadf41911b2f660f8  /root/gpgpu-sim_distribution/test/FinalProj_Task1/ISPASS_SM2_GTX480_enabled/BFS/ispass-2009-BFS
Extracting PTX file and ptxas options    1: ispass-2009-BFS.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-BFS.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-BFS.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-BFS.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-BFS.5.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/ISPASS_SM2_GTX480_enabled/BFS/ispass-2009-BFS
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/ISPASS_SM2_GTX480_enabled/BFS/ispass-2009-BFS
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/ISPASS_SM2_GTX480_enabled/BFS/ispass-2009-BFS
Running md5sum using "md5sum /root/gpgpu-sim_distribution/test/FinalProj_Task1/ISPASS_SM2_GTX480_enabled/BFS/ispass-2009-BFS "
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/ISPASS_SM2_GTX480_enabled/BFS/ispass-2009-BFS
Extracting specific PTX file named ispass-2009-BFS.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-BFS.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-BFS.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-BFS.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-BFS.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
Reading File
Input file: graph65536.txt
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (ispass-2009-BFS.5.sm_62.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (ispass-2009-BFS.5.sm_62.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d8 (ispass-2009-BFS.5.sm_62.ptx:64) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x950 (ispass-2009-BFS.5.sm_62.ptx:82) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (ispass-2009-BFS.5.sm_62.ptx:96) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (ispass-2009-BFS.5.sm_62.ptx:100) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5724
gpu_sim_insn = 1245363
gpu_ipc =     217.5687
gpu_tot_sim_cycle = 5724
gpu_tot_sim_insn = 1245363
gpu_tot_ipc =     217.5687
gpu_tot_issued_cta = 256
gpu_occupancy = 84.1088% 
gpu_tot_occupancy = 84.1088% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1067
partiton_level_parallism_total  =       0.1067
partiton_level_parallism_util =       1.2269
partiton_level_parallism_util_total  =       1.2269
L2_BW  =       9.1416 GB/Sec
L2_BW_total  =       9.1416 GB/Sec
gpu_total_sim_rate=177909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22626
	L1I_total_cache_misses = 1442
	L1I_total_cache_miss_rate = 0.0637
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 196, Miss = 67, Miss_rate = 0.342, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[1]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 547
	L1D_total_cache_miss_rate = 0.2585
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1442
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22626

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
210, 20, 20, 20, 20, 20, 20, 20, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1316800
gpgpu_n_tot_w_icount = 41150
gpgpu_n_stall_shd_mem = 3254
# of global memory access: 2116
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14074	W0_Idle:19646	W0_Scoreboard:12922	W1:190	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20670	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 7520 {40:188,}
maxmflatency = 264 
max_icnt2mem_latency = 44 
maxmrqlatency = 12 
max_icnt2sh_latency = 21 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:12 	5 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2133 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28 	28 	6 	549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1965 	166 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0       769         0         0         0      2407         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      1409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  8.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 30/4 = 7.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257         0         0         0       172       147       135       133       172         0         0         0       172         0         0         0
dram[1]:        172         0         0         0       172       152       136       172         0         0         0         0         0         0       172         0
dram[2]:        172         0         0         0       172       258       135       138         0       132         0       132       172         0         0         0
dram[3]:          0         0         0         0       143       144       135       264         0       132         0         0         0         0         0         0
dram[4]:          0         0         0         0       142       145       172       135         0         0       132         0         0         0       172         0
dram[5]:          0         0         0         0       141       136       172       135       132       132         0       132         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7548 n_act=1 n_pre=0 n_ref_event=10413520 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001588
n_activity=61 dram_eff=0.1967
bk0: 6a 7535i bk1: 0a 7555i bk2: 0a 7555i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001588 
total_CMD = 7555 
util_bw = 12 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 7527 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7548 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 10413520 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0021178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7550 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=40 dram_eff=0.2
bk0: 0a 7555i bk1: 4a 7537i bk2: 0a 7554i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001059 
total_CMD = 7555 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7532 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7550 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000662 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00529451
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7541 n_act=2 n_pre=0 n_ref_event=15200 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003177
n_activity=101 dram_eff=0.2376
bk0: 0a 7555i bk1: 8a 7532i bk2: 0a 7555i bk3: 0a 7556i bk4: 0a 7556i bk5: 4a 7537i bk6: 0a 7554i bk7: 0a 7554i bk8: 0a 7554i bk9: 0a 7554i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003177 
total_CMD = 7555 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 7498 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7541 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.001588 
Either_Row_CoL_Bus_Util = 0.001853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7546 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=61 dram_eff=0.2623
bk0: 0a 7555i bk1: 8a 7531i bk2: 0a 7554i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002118 
total_CMD = 7555 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7521 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7546 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00595632
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7555 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7555i bk1: 0a 7555i bk2: 0a 7555i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7555 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7555 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7555 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7555 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7555i bk1: 0a 7555i bk2: 0a 7555i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7555 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7555 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7555 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 205, Miss = 6, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 231, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 261, Miss = 12, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 244, Miss = 8, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 175, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 177, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 188, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2336
L2_total_cache_misses = 30
L2_total_cache_miss_rate = 0.0128
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 188
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2336
icnt_total_pkts_simt_to_mem=611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.31558
	minimum = 5
	maximum = 19
Network latency average = 5.31558
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.31558
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0190685
	minimum = 0.00663871 (at node 1)
	maximum = 0.0455975 (at node 20)
Accepted packet rate average = 0.0190685
	minimum = 0.00733753 (at node 16)
	maximum = 0.0384347 (at node 0)
Injected flit rate average = 0.0190685
	minimum = 0.00663871 (at node 1)
	maximum = 0.0455975 (at node 20)
Accepted flit rate average= 0.0190685
	minimum = 0.00733753 (at node 16)
	maximum = 0.0384347 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.31558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.31558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.31558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0190685 (1 samples)
	minimum = 0.00663871 (1 samples)
	maximum = 0.0455975 (1 samples)
Accepted packet rate average = 0.0190685 (1 samples)
	minimum = 0.00733753 (1 samples)
	maximum = 0.0384347 (1 samples)
Injected flit rate average = 0.0190685 (1 samples)
	minimum = 0.00663871 (1 samples)
	maximum = 0.0455975 (1 samples)
Accepted flit rate average = 0.0190685 (1 samples)
	minimum = 0.00733753 (1 samples)
	maximum = 0.0384347 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 177909 (inst/sec)
gpgpu_simulation_rate = 817 (cycle/sec)
gpgpu_silicon_slowdown = 856793x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6050
gpu_sim_insn = 1246384
gpu_ipc =     206.0139
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 2491747
gpu_tot_ipc =     211.6313
gpu_tot_issued_cta = 512
gpu_occupancy = 48.0230% 
gpu_tot_occupancy = 65.5788% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1264
partiton_level_parallism_total  =       0.1169
partiton_level_parallism_util =       1.4941
partiton_level_parallism_util_total  =       1.3624
L2_BW  =       9.5524 GB/Sec
L2_BW_total  =       9.3527 GB/Sec
gpu_total_sim_rate=191672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45816
	L1I_total_cache_misses = 1454
	L1I_total_cache_miss_rate = 0.0317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 340, Miss = 103, Miss_rate = 0.303, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[2]: Access = 340, Miss = 108, Miss_rate = 0.318, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[3]: Access = 342, Miss = 104, Miss_rate = 0.304, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 310, Miss = 89, Miss_rate = 0.287, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 350, Miss = 111, Miss_rate = 0.317, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 364, Miss = 120, Miss_rate = 0.330, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1289
	L1D_total_cache_miss_rate = 0.2805
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44362
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1454
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4410
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
270, 80, 80, 80, 80, 80, 80, 80, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 2668224
gpgpu_n_tot_w_icount = 83382
gpgpu_n_stall_shd_mem = 3254
# of global memory access: 4596
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1116
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19693	W0_Idle:41669	W0_Scoreboard:35710	W1:1462	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:41828	WS1:41554	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8928 {8:1116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 472 {8:59,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 178560 {40:4464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 9440 {40:236,}
maxmflatency = 264 
max_icnt2mem_latency = 44 
maxmrqlatency = 12 
max_icnt2sh_latency = 21 
averagemflatency = 135 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	5 	0 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4635 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	40 	28 	6 	1302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4497 	166 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       232         0         0         0         0         0      1701      2069         0         0         0         0         0         0         0 
dram[2]:         0       769         0         0         0      2407         0      2496         0         0         0         0         0         0         0         0 
dram[3]:         0      1409      1488         0         0      2176         0         0         0      1696         0         0      1535         0      1454         0 
dram[4]:         0         0      2149         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:      -nan  8.000000      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  8.000000  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/13 = 6.923077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257         0       172         0       172       147       258       259       172         0         0       132       172         0       172       172
dram[1]:        172       172       172         0       174       172       172       258       258       132       172       259       172       172       172         0
dram[2]:        172       172         0       258       172       258       172       259       132       173       132       172       172         0         0         0
dram[3]:          0       172       258       172       173       258       172       264       132       259       172       258       258       172       258       172
dram[4]:          0       172       259       172       172       172       172       172       132       132       132       172       172       172       172         0
dram[5]:          0       132         0       172       258       172       172       172       172       172         0       172         0         0       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15523 n_act=3 n_pre=0 n_ref_event=10413520 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001802
n_activity=141 dram_eff=0.1986
bk0: 6a 15520i bk1: 0a 15540i bk2: 0a 15541i bk3: 0a 15541i bk4: 0a 15541i bk5: 0a 15541i bk6: 4a 15522i bk7: 4a 15521i bk8: 0a 15538i bk9: 0a 15539i bk10: 0a 15539i bk11: 0a 15539i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15540i bk15: 0a 15540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001802 
total_CMD = 15540 
util_bw = 28 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 15466 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15523 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 10413520 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 14 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.001094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00624196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15520 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002059
n_activity=160 dram_eff=0.2
bk0: 0a 15540i bk1: 4a 15522i bk2: 0a 15540i bk3: 0a 15541i bk4: 0a 15541i bk5: 0a 15541i bk6: 0a 15543i bk7: 4a 15524i bk8: 4a 15522i bk9: 0a 15539i bk10: 0a 15539i bk11: 4a 15520i bk12: 0a 15538i bk13: 0a 15538i bk14: 0a 15538i bk15: 0a 15538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002059 
total_CMD = 15540 
util_bw = 32 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 15448 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15520 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.001030 
Either_Row_CoL_Bus_Util = 0.001287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.010296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15516 n_act=4 n_pre=0 n_ref_event=15200 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002574
n_activity=181 dram_eff=0.221
bk0: 0a 15541i bk1: 8a 15518i bk2: 0a 15541i bk3: 4a 15523i bk4: 0a 15540i bk5: 4a 15521i bk6: 0a 15538i bk7: 4a 15520i bk8: 0a 15538i bk9: 0a 15538i bk10: 0a 15540i bk11: 0a 15540i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15541i bk15: 0a 15541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002574 
total_CMD = 15540 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 15437 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15516 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 15200 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.001287 
Either_Row_CoL_Bus_Util = 0.001544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0104891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15501 n_act=7 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004118
n_activity=301 dram_eff=0.2126
bk0: 0a 15538i bk1: 8a 15515i bk2: 4a 15520i bk3: 0a 15540i bk4: 0a 15542i bk5: 4a 15523i bk6: 0a 15540i bk7: 0a 15542i bk8: 0a 15542i bk9: 4a 15523i bk10: 0a 15541i bk11: 4a 15522i bk12: 4a 15520i bk13: 0a 15537i bk14: 4a 15520i bk15: 0a 15537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004118 
total_CMD = 15540 
util_bw = 64 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 15368 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15501 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 32 
Row_Bus_Util =  0.000450 
CoL_Bus_Util = 0.002059 
Either_Row_CoL_Bus_Util = 0.002510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0182754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15535 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005148
n_activity=40 dram_eff=0.2
bk0: 0a 15540i bk1: 0a 15541i bk2: 4a 15522i bk3: 0a 15539i bk4: 0a 15539i bk5: 0a 15540i bk6: 0a 15540i bk7: 0a 15540i bk8: 0a 15540i bk9: 0a 15540i bk10: 0a 15540i bk11: 0a 15540i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15540i bk15: 0a 15540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 15540 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 15517 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15535 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0027027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15535 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005148
n_activity=40 dram_eff=0.2
bk0: 0a 15540i bk1: 0a 15541i bk2: 0a 15541i bk3: 0a 15541i bk4: 4a 15522i bk5: 0a 15539i bk6: 0a 15539i bk7: 0a 15539i bk8: 0a 15539i bk9: 0a 15540i bk10: 0a 15540i bk11: 0a 15540i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15540i bk15: 0a 15540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 15540 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 15517 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15535 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 433, Miss = 10, Miss_rate = 0.023, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 351, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 388, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 438, Miss = 12, Miss_rate = 0.027, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 388, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 549, Miss = 20, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 378, Miss = 12, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 476, Miss = 20, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 378, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 365, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 398, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4916
L2_total_cache_misses = 90
L2_total_cache_miss_rate = 0.0183
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 236
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4916
icnt_total_pkts_simt_to_mem=1376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.00777
	minimum = 5
	maximum = 6
Network latency average = 5.00777
	minimum = 5
	maximum = 6
Slowest packet = 2954
Flit latency average = 5.00777
	minimum = 5
	maximum = 6
Slowest flit = 2954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0204775
	minimum = 0.00561983 (at node 4)
	maximum = 0.0476033 (at node 20)
Accepted packet rate average = 0.0204775
	minimum = 0.00793388 (at node 16)
	maximum = 0.0409917 (at node 14)
Injected flit rate average = 0.0204775
	minimum = 0.00561983 (at node 4)
	maximum = 0.0476033 (at node 20)
Accepted flit rate average= 0.0204775
	minimum = 0.00793388 (at node 16)
	maximum = 0.0409917 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.16167 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Network latency average = 5.16167 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Flit latency average = 5.16167 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.019773 (2 samples)
	minimum = 0.00612927 (2 samples)
	maximum = 0.0466004 (2 samples)
Accepted packet rate average = 0.019773 (2 samples)
	minimum = 0.00763571 (2 samples)
	maximum = 0.0397132 (2 samples)
Injected flit rate average = 0.019773 (2 samples)
	minimum = 0.00612927 (2 samples)
	maximum = 0.0466004 (2 samples)
Accepted flit rate average = 0.019773 (2 samples)
	minimum = 0.00763571 (2 samples)
	maximum = 0.0397132 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 191672 (inst/sec)
gpgpu_simulation_rate = 905 (cycle/sec)
gpgpu_silicon_slowdown = 773480x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7549
gpu_sim_insn = 1252584
gpu_ipc =     165.9271
gpu_tot_sim_cycle = 19323
gpu_tot_sim_insn = 3744331
gpu_tot_ipc =     193.7759
gpu_tot_issued_cta = 768
gpu_occupancy = 27.2977% 
gpu_tot_occupancy = 46.9386% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2633
partiton_level_parallism_total  =       0.1741
partiton_level_parallism_util =       1.2234
partiton_level_parallism_util_total  =       1.2767
L2_BW  =      14.8631 GB/Sec
L2_BW_total  =      11.5055 GB/Sec
gpu_total_sim_rate=178301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72334
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0204
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 702, Miss = 254, Miss_rate = 0.362, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[1]: Access = 680, Miss = 242, Miss_rate = 0.356, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[2]: Access = 730, Miss = 281, Miss_rate = 0.385, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 658, Miss = 228, Miss_rate = 0.347, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[4]: Access = 584, Miss = 198, Miss_rate = 0.339, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[5]: Access = 582, Miss = 199, Miss_rate = 0.342, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[6]: Access = 446, Miss = 120, Miss_rate = 0.269, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 694, Miss = 256, Miss_rate = 0.369, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[8]: Access = 496, Miss = 143, Miss_rate = 0.288, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 604, Miss = 198, Miss_rate = 0.328, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[10]: Access = 538, Miss = 167, Miss_rate = 0.310, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[11]: Access = 756, Miss = 287, Miss_rate = 0.380, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[12]: Access = 702, Miss = 259, Miss_rate = 0.369, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[13]: Access = 562, Miss = 182, Miss_rate = 0.324, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 183, Miss_rate = 0.326, Pending_hits = 306, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3197
	L1D_total_cache_miss_rate = 0.3439
	L1D_total_cache_pending_hits = 4609
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0112
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70860
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8129
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 72334

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
350, 160, 160, 160, 160, 160, 160, 160, 200, 200, 200, 200, 200, 200, 200, 200, 180, 180, 180, 180, 180, 180, 180, 180, 180, 180, 180, 381, 180, 180, 180, 180, 140, 140, 362, 140, 140, 140, 140, 140, 160, 160, 160, 160, 160, 160, 160, 382, 
gpgpu_n_tot_thrd_icount = 4224064
gpgpu_n_tot_w_icount = 132002
gpgpu_n_stall_shd_mem = 3288
# of global memory access: 9296
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2107
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25232	W0_Idle:79105	W0_Scoreboard:115347	W1:8940	W2:182	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
single_issue_nums: WS0:65518	WS1:66484	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16856 {8:2107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 337120 {40:8428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 273 
max_icnt2mem_latency = 45 
maxmrqlatency = 26 
max_icnt2sh_latency = 21 
averagemflatency = 141 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:128 	26 	1 	169 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9360 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	3274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9210 	398 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         4         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         8         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1791         0      1279         0      1363         0         0      1363         0         0         0      1421      1569         0         0         0 
dram[1]:         0       594      1826      1978      2018         0      1394      1701      2069         0         0         0         0      3250         0         0 
dram[2]:         0       769      1616      1906      1734      2407         0      2496      1353         0         0         0         0         0      1807      1891 
dram[3]:         0      1409      1488         0      2313      2176         0         0      1351      1696         0         0      1535      1929      1454      1429 
dram[4]:      1853         0      2149         0         0      2081         0         0         0         0         0         0      3082      3617         0         0 
dram[5]:         0      1701      1853      1837      1397      1344         0         0         0         0         0         0      1794         0         0         0 
average row accesses per activate:
dram[0]: 10.000000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:      -nan  4.000000  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:      -nan  6.000000  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan  8.000000  4.000000 
dram[3]:      -nan  8.000000  4.000000      -nan  4.000000  4.000000      -nan      -nan  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  6.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 426/60 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       268       176       269       172       258       273       172       132       172       259       262       172       174       261
dram[1]:        172       268       258       267       268       258       258       258       258       175       174       259       259       270       172       172
dram[2]:        172       268       258       269       259       258       172       268       268       173       172       176       172       172       268       258
dram[3]:        172       172       258       172       258       258       174       264       267       259       174       258       268       268       268       269
dram[4]:        260       266       259       172       172       268       176       176       175       258       172       172       258       272       258       173
dram[5]:        173       267       268       268       268       258       260       172       172       264       261       173       258       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25414 n_act=14 n_pre=6 n_ref_event=10413520 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005489
n_activity=613 dram_eff=0.2284
bk0: 10a 25456i bk1: 0a 25507i bk2: 12a 25428i bk3: 0a 25506i bk4: 16a 25407i bk5: 0a 25500i bk6: 4a 25483i bk7: 8a 25445i bk8: 0a 25498i bk9: 0a 25500i bk10: 0a 25503i bk11: 4a 25486i bk12: 8a 25480i bk13: 0a 25503i bk14: 0a 25503i bk15: 8a 25480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150396
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005489 
total_CMD = 25504 
util_bw = 140 
Wasted_Col = 194 
Wasted_Row = 60 
Idle = 25110 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25414 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 6 
n_ref = 10413520 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 70 
Row_Bus_Util =  0.000784 
CoL_Bus_Util = 0.002745 
Either_Row_CoL_Bus_Util = 0.003529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.031446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25407 n_act=16 n_pre=5 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00596
n_activity=683 dram_eff=0.2225
bk0: 0a 25505i bk1: 8a 25459i bk2: 4a 25489i bk3: 8a 25457i bk4: 8a 25453i bk5: 12a 25470i bk6: 4a 25483i bk7: 4a 25483i bk8: 8a 25477i bk9: 0a 25502i bk10: 0a 25504i bk11: 4a 25487i bk12: 4a 25485i bk13: 12a 25422i bk14: 0a 25499i bk15: 0a 25502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087379
Bank_Level_Parallism_Col = 1.081633
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081633 

BW Util details:
bwutil = 0.005960 
total_CMD = 25504 
util_bw = 152 
Wasted_Col = 222 
Wasted_Row = 55 
Idle = 25075 

BW Util Bottlenecks: 
RCDc_limit = 180 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25407 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 5 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 21 
issued_total_col = 76 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.002980 
Either_Row_CoL_Bus_Util = 0.003803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0328576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25395 n_act=17 n_pre=8 n_ref_event=15200 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006587
n_activity=807 dram_eff=0.2082
bk0: 0a 25503i bk1: 12a 25449i bk2: 4a 25482i bk3: 12a 25445i bk4: 4a 25484i bk5: 8a 25478i bk6: 0a 25503i bk7: 16a 25395i bk8: 8a 25451i bk9: 0a 25499i bk10: 0a 25502i bk11: 0a 25503i bk12: 0a 25507i bk13: 0a 25510i bk14: 16a 25424i bk15: 4a 25487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003929
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006587 
total_CMD = 25504 
util_bw = 168 
Wasted_Col = 268 
Wasted_Row = 93 
Idle = 24975 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25395 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 15200 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 84 
Row_Bus_Util =  0.000980 
CoL_Bus_Util = 0.003294 
Either_Row_CoL_Bus_Util = 0.004274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0425031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25401 n_act=17 n_pre=6 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006274
n_activity=744 dram_eff=0.2151
bk0: 0a 25496i bk1: 8a 25476i bk2: 4a 25481i bk3: 0a 25503i bk4: 4a 25489i bk5: 4a 25488i bk6: 0a 25507i bk7: 0a 25510i bk8: 8a 25460i bk9: 4a 25486i bk10: 0a 25505i bk11: 8a 25482i bk12: 12a 25425i bk13: 12a 25446i bk14: 8a 25450i bk15: 8a 25446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825000
Row_Buffer_Locality_read = 0.825000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079007
Bank_Level_Parallism_Col = 1.037333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037333 

BW Util details:
bwutil = 0.006274 
total_CMD = 25504 
util_bw = 160 
Wasted_Col = 251 
Wasted_Row = 51 
Idle = 25042 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25401 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 80 
Row_Bus_Util =  0.000902 
CoL_Bus_Util = 0.003137 
Either_Row_CoL_Bus_Util = 0.004039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0358767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25442 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003764
n_activity=472 dram_eff=0.2034
bk0: 4a 25484i bk1: 8a 25476i bk2: 4a 25485i bk3: 0a 25503i bk4: 0a 25503i bk5: 8a 25455i bk6: 0a 25501i bk7: 0a 25503i bk8: 0a 25503i bk9: 4a 25485i bk10: 0a 25506i bk11: 0a 25507i bk12: 4a 25489i bk13: 12a 25427i bk14: 4a 25484i bk15: 0a 25502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 25504 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 25203 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25442 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000549 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0245452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25419 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005332
n_activity=553 dram_eff=0.2459
bk0: 0a 25508i bk1: 8a 25461i bk2: 16a 25440i bk3: 8a 25456i bk4: 8a 25452i bk5: 8a 25477i bk6: 8a 25477i bk7: 0a 25501i bk8: 0a 25502i bk9: 4a 25485i bk10: 4a 25481i bk11: 0a 25502i bk12: 4a 25484i bk13: 0a 25501i bk14: 0a 25503i bk15: 0a 25505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158683
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.028986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005332 
total_CMD = 25504 
util_bw = 136 
Wasted_Col = 177 
Wasted_Row = 36 
Idle = 25155 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25419 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000667 
CoL_Bus_Util = 0.002666 
Either_Row_CoL_Bus_Util = 0.003333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0274859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 856, Miss = 50, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 678, Miss = 20, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 720, Miss = 28, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 804, Miss = 48, Miss_rate = 0.060, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 789, Miss = 32, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1304, Miss = 52, Miss_rate = 0.040, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 746, Miss = 36, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 928, Miss = 44, Miss_rate = 0.047, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 749, Miss = 16, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 776, Miss = 32, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 774, Miss = 40, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 801, Miss = 28, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9925
L2_total_cache_misses = 426
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 303
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9925
icnt_total_pkts_simt_to_mem=3364
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06631
	minimum = 5
	maximum = 11
Network latency average = 5.06603
	minimum = 5
	maximum = 11
Slowest packet = 9080
Flit latency average = 5.06603
	minimum = 5
	maximum = 11
Slowest flit = 9080
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0343288
	minimum = 0.0074182 (at node 6)
	maximum = 0.100013 (at node 20)
Accepted packet rate average = 0.0343288
	minimum = 0.0158961 (at node 16)
	maximum = 0.0683534 (at node 11)
Injected flit rate average = 0.0343288
	minimum = 0.0074182 (at node 6)
	maximum = 0.100013 (at node 20)
Accepted flit rate average= 0.0343288
	minimum = 0.0158961 (at node 16)
	maximum = 0.0683534 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.12989 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12 (3 samples)
Network latency average = 5.12979 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12 (3 samples)
Flit latency average = 5.12979 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0246249 (3 samples)
	minimum = 0.00655892 (3 samples)
	maximum = 0.0644047 (3 samples)
Accepted packet rate average = 0.0246249 (3 samples)
	minimum = 0.0103892 (3 samples)
	maximum = 0.0492599 (3 samples)
Injected flit rate average = 0.0246249 (3 samples)
	minimum = 0.00655892 (3 samples)
	maximum = 0.0644047 (3 samples)
Accepted flit rate average = 0.0246249 (3 samples)
	minimum = 0.0103892 (3 samples)
	maximum = 0.0492599 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 178301 (inst/sec)
gpgpu_simulation_rate = 920 (cycle/sec)
gpgpu_silicon_slowdown = 760869x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 18018
gpu_sim_insn = 1373397
gpu_ipc =      76.2236
gpu_tot_sim_cycle = 37341
gpu_tot_sim_insn = 5117728
gpu_tot_ipc =     137.0538
gpu_tot_issued_cta = 1024
gpu_occupancy = 32.4563% 
gpu_tot_occupancy = 38.6033% 
max_total_param_size = 0
gpu_stall_dramfull = 1245
gpu_stall_icnt2sh    = 1268
partiton_level_parallism =       1.4377
partiton_level_parallism_total  =       0.7838
partiton_level_parallism_util =       2.0919
partiton_level_parallism_util_total  =       1.9489
L2_BW  =      70.7021 GB/Sec
L2_BW_total  =      40.0694 GB/Sec
gpu_total_sim_rate=121850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149949
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 3518, Miss = 1843, Miss_rate = 0.524, Pending_hits = 437, Reservation_fails = 54
	L1D_cache_core[1]: Access = 3627, Miss = 1916, Miss_rate = 0.528, Pending_hits = 495, Reservation_fails = 58
	L1D_cache_core[2]: Access = 3462, Miss = 1808, Miss_rate = 0.522, Pending_hits = 422, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3414, Miss = 1754, Miss_rate = 0.514, Pending_hits = 463, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3954, Miss = 2270, Miss_rate = 0.574, Pending_hits = 484, Reservation_fails = 123
	L1D_cache_core[5]: Access = 3290, Miss = 1781, Miss_rate = 0.541, Pending_hits = 465, Reservation_fails = 185
	L1D_cache_core[6]: Access = 2776, Miss = 1414, Miss_rate = 0.509, Pending_hits = 463, Reservation_fails = 29
	L1D_cache_core[7]: Access = 3234, Miss = 1655, Miss_rate = 0.512, Pending_hits = 441, Reservation_fails = 16
	L1D_cache_core[8]: Access = 3299, Miss = 1793, Miss_rate = 0.543, Pending_hits = 498, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2738, Miss = 1406, Miss_rate = 0.514, Pending_hits = 457, Reservation_fails = 20
	L1D_cache_core[10]: Access = 3925, Miss = 2211, Miss_rate = 0.563, Pending_hits = 484, Reservation_fails = 227
	L1D_cache_core[11]: Access = 4260, Miss = 2408, Miss_rate = 0.565, Pending_hits = 502, Reservation_fails = 446
	L1D_cache_core[12]: Access = 4405, Miss = 2447, Miss_rate = 0.556, Pending_hits = 494, Reservation_fails = 88
	L1D_cache_core[13]: Access = 4201, Miss = 2258, Miss_rate = 0.537, Pending_hits = 494, Reservation_fails = 27
	L1D_cache_core[14]: Access = 3357, Miss = 1750, Miss_rate = 0.521, Pending_hits = 430, Reservation_fails = 23
	L1D_total_cache_accesses = 53460
	L1D_total_cache_misses = 28714
	L1D_total_cache_miss_rate = 0.5371
	L1D_total_cache_pending_hits = 7029
	L1D_total_cache_reservation_fails = 1296
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148475
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36710
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16750
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149949

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1296
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
549, 200, 200, 200, 422, 591, 422, 286, 492, 662, 515, 398, 524, 450, 419, 557, 220, 622, 379, 400, 220, 220, 431, 220, 483, 240, 240, 441, 441, 378, 621, 240, 180, 318, 561, 180, 255, 381, 381, 318, 336, 451, 240, 240, 451, 336, 240, 696, 
gpgpu_n_tot_thrd_icount = 8922784
gpgpu_n_tot_w_icount = 278837
gpgpu_n_stall_shd_mem = 9079
# of global memory access: 53635
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12428
gpgpu_n_mem_write_global = 16750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293207
gpgpu_n_store_insn = 18227
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 175
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5650
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34819	W0_Idle:103111	W0_Scoreboard:411717	W1:91278	W2:18389	W3:4399	W4:824	W5:21	W6:86	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163840
single_issue_nums: WS0:137793	WS1:141044	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99424 {8:12428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 670128 {40:16748,72:1,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1988480 {40:49712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134032 {8:16754,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 732 
max_icnt2mem_latency = 351 
maxmrqlatency = 78 
max_icnt2sh_latency = 141 
averagemflatency = 177 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 19 
mrq_lat_table:1959 	1051 	398 	531 	1495 	59 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58645 	6708 	1143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	26951 	1013 	1012 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29396 	18884 	8796 	3512 	5817 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        20         8        52        40         8        12         8        16         8         4         8        12        24        24        16 
dram[1]:        16        32        32        48        40        28         4         4         8         8        20        12        12        28        28        24 
dram[2]:         4        32        16        24        12        36         8        16        12        20        12        12        24        16        36         8 
dram[3]:        24        16        12        20        48        40         0        12        12         8        12        16        24        28        24         4 
dram[4]:        44        28        52        20        12        28        20        12        16        12         4        12        16        36        28        40 
dram[5]:        12        32        40        12        24         8        20         4         8         8         8        12        16        28        32        32 
maximum service time to same row:
dram[0]:      3727      3551      3907      4463      5918      5869      3161      3969      5011      3937      4340      2929      2892      3278      3529      4703 
dram[1]:      3710      4615      4234      5085      4045      5809      4177      2483      2722      2802      4247      4171      2391      3250      3400      7952 
dram[2]:      4107      3571      4895      4796      4073      4808      1616      2496      2234      3699      2295      2670      2603      4419      3195      3656 
dram[3]:      5206      3573      4175      3807      3986      4543      6254      4226      2793      5227      2764      5310      1982      2323      3562      3633 
dram[4]:      3573      3790      4889      4314      3999      3765      1278      2948      2681      5314      3228      2372      3222      3617      3562      4053 
dram[5]:      3559      4181      3768      3909      4394      3529      6052      4868      4998      2766      2578      1481      4159      2906      3103      3826 
average row accesses per activate:
dram[0]: 15.000000 11.000000 12.000000 15.333333 10.000000 20.000000  9.000000  7.333333 13.000000 10.000000  8.000000  7.200000  9.714286 14.000000  8.000000  8.666667 
dram[1]: 25.333334 14.400000 13.000000 13.142858 12.666667 10.428572  5.000000  4.000000  7.200000 13.333333 18.000000 18.000000 12.000000 10.666667 11.333333  8.800000 
dram[2]: 17.333334 13.714286 20.000000 23.000000 24.000000 14.000000  8.000000  6.666667 12.000000 20.000000 10.000000 10.000000  9.142858  9.333333  9.714286  8.000000 
dram[3]: 16.000000 19.200001 24.000000 33.333332 14.285714 10.500000 12.000000  7.000000 10.400000  6.000000  7.000000 10.400000  6.666667  9.625000  6.181818  4.000000 
dram[4]: 13.333333 10.857142 16.000000 22.666666 13.000000  9.500000 18.000000 10.000000 10.666667 16.000000  8.000000  5.600000  8.571428 12.500000  9.333333 17.333334 
dram[5]: 15.000000  9.857142 13.714286 12.000000 12.800000 12.000000 44.000000  5.333333  9.333333 10.000000  8.000000  6.666667  8.000000  8.000000 16.799999  9.333333 
average row locality = 5498/486 = 11.312757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      120694    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        295       308       309       353       348       344       344       430       295       270       390       307       449       363       330       343
dram[1]:        308       324       287       282       421       323       371       433       267       295       405       293       284       316       428       297
dram[2]:        402       635       366       633       334       732       378       679       270       549       351       628       302       593       308       590
dram[3]:        440       297       375       504       391       365       371       395       276       312       305       363       308       281       290       299
dram[4]:        289       303       361       312       317       362       316       439       274       291       304       288       308       327       318       357
dram[5]:        278       282       291       342       317       308       404       307       270       279       292       303       418       347       280       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49287 n_nop=48239 n_act=91 n_pre=75 n_ref_event=10413520 n_req=882 n_rd=882 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03579
n_activity=5515 dram_eff=0.3199
bk0: 90a 48979i bk1: 44a 49086i bk2: 72a 48992i bk3: 92a 48995i bk4: 80a 48898i bk5: 40a 49142i bk6: 36a 49100i bk7: 44a 49035i bk8: 52a 49052i bk9: 40a 49106i bk10: 16a 49189i bk11: 36a 49125i bk12: 68a 48986i bk13: 56a 49120i bk14: 64a 48989i bk15: 52a 49038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907029
Row_Buffer_Locality_read = 0.907029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.236062
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.066742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035790 
total_CMD = 49287 
util_bw = 1764 
Wasted_Col = 1449 
Wasted_Row = 635 
Idle = 45439 

BW Util Bottlenecks: 
RCDc_limit = 937 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 637 
rwq = 0 
CCDLc_limit_alone = 637 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49287 
n_nop = 48239 
Read = 882 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 10413520 
n_req = 882 
total_req = 882 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 882 
Row_Bus_Util =  0.003368 
CoL_Bus_Util = 0.017895 
Either_Row_CoL_Bus_Util = 0.021263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.183842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49287 n_nop=48223 n_act=86 n_pre=70 n_ref_event=0 n_req=909 n_rd=908 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.03689
n_activity=5649 dram_eff=0.3218
bk0: 76a 49067i bk1: 72a 49051i bk2: 104a 48934i bk3: 92a 48964i bk4: 76a 49002i bk5: 72a 48981i bk6: 20a 49153i bk7: 24a 49104i bk8: 36a 49113i bk9: 40a 49119i bk10: 36a 49172i bk11: 36a 49174i bk12: 48a 49104i bk13: 64a 49050i bk14: 68a 49031i bk15: 44a 49094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913091
Row_Buffer_Locality_read = 0.914097
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.123854
Bank_Level_Parallism_Col = 1.098786
Bank_Level_Parallism_Ready = 1.009868
write_to_read_ratio_blp_rw_average = 0.002297
GrpLevelPara = 1.093863 

BW Util details:
bwutil = 0.036886 
total_CMD = 49287 
util_bw = 1818 
Wasted_Col = 1492 
Wasted_Row = 682 
Idle = 45295 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 634 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49287 
n_nop = 48223 
Read = 908 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 909 
total_req = 909 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 909 
Row_Bus_Util =  0.003165 
CoL_Bus_Util = 0.018443 
Either_Row_CoL_Bus_Util = 0.021588 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000940 
queue_avg = 0.165216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.165216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49287 n_nop=48196 n_act=84 n_pre=68 n_ref_event=15200 n_req=940 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03814
n_activity=5789 dram_eff=0.3248
bk0: 52a 49078i bk1: 96a 48956i bk2: 80a 49051i bk3: 92a 49021i bk4: 72a 49105i bk5: 84a 49016i bk6: 24a 49164i bk7: 60a 48977i bk8: 36a 49125i bk9: 40a 49153i bk10: 40a 49128i bk11: 40a 49124i bk12: 64a 49029i bk13: 28a 49170i bk14: 68a 49000i bk15: 64a 48982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918085
Row_Buffer_Locality_read = 0.918085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141512
Bank_Level_Parallism_Col = 1.109571
Bank_Level_Parallism_Ready = 1.019088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099581 

BW Util details:
bwutil = 0.038144 
total_CMD = 49287 
util_bw = 1880 
Wasted_Col = 1494 
Wasted_Row = 636 
Idle = 45277 

BW Util Bottlenecks: 
RCDc_limit = 895 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 662 
rwq = 0 
CCDLc_limit_alone = 662 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49287 
n_nop = 48196 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 15200 
n_req = 940 
total_req = 940 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 940 
Row_Bus_Util =  0.003084 
CoL_Bus_Util = 0.019072 
Either_Row_CoL_Bus_Util = 0.022136 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000917 
queue_avg = 0.171729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.171729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49287 n_nop=48136 n_act=97 n_pre=81 n_ref_event=0 n_req=974 n_rd=972 n_rd_L2_A=0 n_write=0 n_wr_bk=2 bw_util=0.03952
n_activity=5899 dram_eff=0.3302
bk0: 48a 49092i bk1: 96a 48993i bk2: 72a 49096i bk3: 100a 49014i bk4: 100a 48971i bk5: 104a 48875i bk6: 12a 49248i bk7: 28a 49162i bk8: 52a 49041i bk9: 24a 49154i bk10: 56a 49019i bk11: 52a 49075i bk12: 60a 48978i bk13: 76a 48932i bk14: 68a 48870i bk15: 24a 49083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905544
Row_Buffer_Locality_read = 0.907407
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.199309
Bank_Level_Parallism_Col = 1.143337
Bank_Level_Parallism_Ready = 1.028484
write_to_read_ratio_blp_rw_average = 0.005960
GrpLevelPara = 1.121638 

BW Util details:
bwutil = 0.039524 
total_CMD = 49287 
util_bw = 1948 
Wasted_Col = 1583 
Wasted_Row = 691 
Idle = 45065 

BW Util Bottlenecks: 
RCDc_limit = 981 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 11 
CCDLc_limit = 702 
rwq = 0 
CCDLc_limit_alone = 700 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 49287 
n_nop = 48136 
Read = 972 
Write = 0 
L2_Alloc = 0 
L2_WB = 2 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 974 
total_req = 974 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 974 
Row_Bus_Util =  0.003611 
CoL_Bus_Util = 0.019762 
Either_Row_CoL_Bus_Util = 0.023353 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000869 
queue_avg = 0.217096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.217096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49287 n_nop=48212 n_act=87 n_pre=71 n_ref_event=0 n_req=920 n_rd=920 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03733
n_activity=4984 dram_eff=0.3692
bk0: 80a 49002i bk1: 76a 48956i bk2: 80a 49034i bk3: 68a 49066i bk4: 52a 49091i bk5: 76a 48905i bk6: 36a 49118i bk7: 60a 48941i bk8: 32a 49147i bk9: 48a 49088i bk10: 16a 49222i bk11: 28a 49100i bk12: 60a 49015i bk13: 100a 48842i bk14: 56a 49010i bk15: 52a 49117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915217
Row_Buffer_Locality_read = 0.915217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373988
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.122030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037332 
total_CMD = 49287 
util_bw = 1840 
Wasted_Col = 1248 
Wasted_Row = 512 
Idle = 45687 

BW Util Bottlenecks: 
RCDc_limit = 787 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 572 
rwq = 0 
CCDLc_limit_alone = 572 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49287 
n_nop = 48212 
Read = 920 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 920 
total_req = 920 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 920 
Row_Bus_Util =  0.003206 
CoL_Bus_Util = 0.018666 
Either_Row_CoL_Bus_Util = 0.021811 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.002791 
queue_avg = 0.222899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.222899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49287 n_nop=48257 n_act=87 n_pre=71 n_ref_event=0 n_req=873 n_rd=872 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.03543
n_activity=5194 dram_eff=0.3362
bk0: 60a 49073i bk1: 68a 48968i bk2: 96a 48948i bk3: 96a 48913i bk4: 64a 49035i bk5: 72a 49020i bk6: 44a 49157i bk7: 16a 49149i bk8: 28a 49171i bk9: 40a 49088i bk10: 32a 49101i bk11: 20a 49194i bk12: 40a 49112i bk13: 56a 49028i bk14: 84a 49037i bk15: 56a 49067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910653
Row_Buffer_Locality_read = 0.911697
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.235446
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.033105
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035425 
total_CMD = 49287 
util_bw = 1746 
Wasted_Col = 1345 
Wasted_Row = 555 
Idle = 45641 

BW Util Bottlenecks: 
RCDc_limit = 873 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 601 
rwq = 0 
CCDLc_limit_alone = 601 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49287 
n_nop = 48257 
Read = 872 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 873 
total_req = 873 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 873 
Row_Bus_Util =  0.003206 
CoL_Bus_Util = 0.017713 
Either_Row_CoL_Bus_Util = 0.020898 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000971 
queue_avg = 0.162436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.162436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5386, Miss = 478, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 4835, Miss = 407, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4923, Miss = 464, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5087, Miss = 448, Miss_rate = 0.088, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 5439, Miss = 436, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10003, Miss = 507, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 5186, Miss = 475, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5684, Miss = 511, Miss_rate = 0.090, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 4986, Miss = 417, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5325, Miss = 511, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4957, Miss = 448, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4985, Miss = 430, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 66796
L2_total_cache_misses = 5532
L2_total_cache_miss_rate = 0.0828
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4104
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49712
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16754
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=66796
icnt_total_pkts_simt_to_mem=29272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4973
	minimum = 5
	maximum = 282
Network latency average = 16.9263
	minimum = 5
	maximum = 282
Slowest packet = 72518
Flit latency average = 16.9258
	minimum = 5
	maximum = 282
Slowest flit = 72521
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.170149
	minimum = 0.0683206 (at node 9)
	maximum = 0.482795 (at node 20)
Accepted packet rate average = 0.170149
	minimum = 0.0960151 (at node 26)
	maximum = 0.33411 (at node 20)
Injected flit rate average = 0.170157
	minimum = 0.0683206 (at node 9)
	maximum = 0.482795 (at node 20)
Accepted flit rate average= 0.170157
	minimum = 0.0960151 (at node 26)
	maximum = 0.33411 (at node 20)
Injected packet length average = 1.00005
Accepted packet length average = 1.00005
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.22174 (4 samples)
	minimum = 5 (4 samples)
	maximum = 79.5 (4 samples)
Network latency average = 8.07893 (4 samples)
	minimum = 5 (4 samples)
	maximum = 79.5 (4 samples)
Flit latency average = 8.07879 (4 samples)
	minimum = 5 (4 samples)
	maximum = 79.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0610059 (4 samples)
	minimum = 0.0219993 (4 samples)
	maximum = 0.169002 (4 samples)
Accepted packet rate average = 0.0610059 (4 samples)
	minimum = 0.0317957 (4 samples)
	maximum = 0.120473 (4 samples)
Injected flit rate average = 0.061008 (4 samples)
	minimum = 0.0219993 (4 samples)
	maximum = 0.169002 (4 samples)
Accepted flit rate average = 0.061008 (4 samples)
	minimum = 0.0317957 (4 samples)
	maximum = 0.120473 (4 samples)
Injected packet size average = 1.00003 (4 samples)
Accepted packet size average = 1.00003 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 121850 (inst/sec)
gpgpu_simulation_rate = 889 (cycle/sec)
gpgpu_silicon_slowdown = 787401x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 168349
gpu_sim_insn = 3586183
gpu_ipc =      21.3021
gpu_tot_sim_cycle = 205690
gpu_tot_sim_insn = 8703911
gpu_tot_ipc =      42.3157
gpu_tot_issued_cta = 1280
gpu_occupancy = 73.9247% 
gpu_tot_occupancy = 68.8109% 
max_total_param_size = 0
gpu_stall_dramfull = 289090
gpu_stall_icnt2sh    = 586742
partiton_level_parallism =       2.4177
partiton_level_parallism_total  =       2.1211
partiton_level_parallism_util =       3.2234
partiton_level_parallism_util_total  =       3.0879
L2_BW  =     140.8465 GB/Sec
L2_BW_total  =     122.5514 GB/Sec
gpu_total_sim_rate=31196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409421
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 34455, Miss = 28951, Miss_rate = 0.840, Pending_hits = 2782, Reservation_fails = 109279
	L1D_cache_core[1]: Access = 33266, Miss = 27940, Miss_rate = 0.840, Pending_hits = 2857, Reservation_fails = 108759
	L1D_cache_core[2]: Access = 33648, Miss = 28348, Miss_rate = 0.842, Pending_hits = 2695, Reservation_fails = 107833
	L1D_cache_core[3]: Access = 34313, Miss = 28751, Miss_rate = 0.838, Pending_hits = 2809, Reservation_fails = 110290
	L1D_cache_core[4]: Access = 35579, Miss = 30107, Miss_rate = 0.846, Pending_hits = 2902, Reservation_fails = 114541
	L1D_cache_core[5]: Access = 31591, Miss = 26698, Miss_rate = 0.845, Pending_hits = 2636, Reservation_fails = 104752
	L1D_cache_core[6]: Access = 30690, Miss = 25806, Miss_rate = 0.841, Pending_hits = 2689, Reservation_fails = 101755
	L1D_cache_core[7]: Access = 34552, Miss = 29048, Miss_rate = 0.841, Pending_hits = 2845, Reservation_fails = 111518
	L1D_cache_core[8]: Access = 36988, Miss = 31509, Miss_rate = 0.852, Pending_hits = 3080, Reservation_fails = 115654
	L1D_cache_core[9]: Access = 33325, Miss = 28203, Miss_rate = 0.846, Pending_hits = 2737, Reservation_fails = 111590
	L1D_cache_core[10]: Access = 33961, Miss = 28542, Miss_rate = 0.840, Pending_hits = 2857, Reservation_fails = 110251
	L1D_cache_core[11]: Access = 36510, Miss = 30764, Miss_rate = 0.843, Pending_hits = 2854, Reservation_fails = 113126
	L1D_cache_core[12]: Access = 35364, Miss = 29668, Miss_rate = 0.839, Pending_hits = 2835, Reservation_fails = 114523
	L1D_cache_core[13]: Access = 36589, Miss = 30760, Miss_rate = 0.841, Pending_hits = 2900, Reservation_fails = 114264
	L1D_cache_core[14]: Access = 35362, Miss = 29722, Miss_rate = 0.841, Pending_hits = 2849, Reservation_fails = 115060
	L1D_total_cache_accesses = 516193
	L1D_total_cache_misses = 434817
	L1D_total_cache_miss_rate = 0.8424
	L1D_total_cache_pending_hits = 42327
	L1D_total_cache_reservation_fails = 1663195
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1633250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 407947
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 309531
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 206662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 409421

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1400660
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35228
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 197362
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29945
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1232, 841, 841, 946, 1431, 1348, 1253, 1190, 1271, 1398, 1315, 1039, 1186, 1248, 1019, 1293, 841, 1075, 957, 748, 766, 492, 735, 524, 1271, 1018, 817, 1199, 1239, 1166, 1262, 1019, 927, 1275, 1443, 874, 1033, 1158, 1034, 1127, 1092, 1177, 1050, 840, 1250, 1199, 871, 1527, 
gpgpu_n_tot_thrd_icount = 24808224
gpgpu_n_tot_w_icount = 775257
gpgpu_n_stall_shd_mem = 1765632
# of global memory access: 1974560
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229538
gpgpu_n_mem_write_global = 206662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 873432
gpgpu_n_store_insn = 303266
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1458367
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 304011
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3086239	W0_Idle:130429	W0_Scoreboard:1729813	W1:196952	W2:86137	W3:55002	W4:38472	W5:28553	W6:26198	W7:21342	W8:17979	W9:15510	W10:12244	W11:11251	W12:9838	W13:8559	W14:7449	W15:7590	W16:5490	W17:5894	W18:4539	W19:3270	W20:2814	W21:2614	W22:1341	W23:528	W24:495	W25:242	W26:154	W27:0	W28:0	W29:0	W30:0	W31:0	W32:204800
single_issue_nums: WS0:384680	WS1:390577	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1836304 {8:229538,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8272720 {40:206579,72:27,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36726080 {40:918152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1654856 {8:206857,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1827 
max_icnt2mem_latency = 1418 
maxmrqlatency = 939 
max_icnt2sh_latency = 316 
averagemflatency = 434 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 107 
mrq_lat_table:34336 	12148 	8314 	6916 	43193 	9266 	4888 	2052 	547 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	226132 	564936 	317153 	16818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	102599 	45410 	96144 	146618 	44990 	439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43194 	41643 	41185 	63926 	546880 	388008 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	280 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        84        92        84        84       105        92        96        96       124       216       124       112        76        48        60        56 
dram[1]:        80        84        64        88        76        80       104        88       168       152        64       120        76        56        40        44 
dram[2]:        84        84        72        88        68        64       108        64       116        88       113        80        68        76        36        64 
dram[3]:        96        84        92        84        72        88       116        76       120       164        96        72        64        48        60        32 
dram[4]:       100        60        92        72        64        80       120        84       124       145       112        69        80        64        51        42 
dram[5]:        88        92        96        60        80        76       116        92       128       120        64        68        88        80        53        52 
maximum service time to same row:
dram[0]:      9428      5808      5684     11262      8083      8677     11322      9682     26161     48359     13367      8108      9343     11758      9199     10003 
dram[1]:     12387     14785      8891      5085      9031      7606     16416     13124     48901     52188      9551      8748     12274     12740     22781     13706 
dram[2]:     10282      4256      4895      6768     10508      6235     27172     11786     11674      6585     10503      4833     16944      5972      8372      9336 
dram[3]:      8078     10529      5260      4417     15957      8406     13086      9133     26955     43281      7860     10768     11512     17053      8778      6316 
dram[4]:     11193      6350      9375      9443      7386      8638     28866     13905     14086     39365     13675      9191     16126      7366     12016     22905 
dram[5]:      6584      6462      7868     12864      7035      7172      9834     14628     15399     39700     17133     11890      4289     12382      6990     11303 
average row accesses per activate:
dram[0]:  7.411458  6.692307  7.030973  7.785714  6.797753  6.921466  9.693069 11.771428 11.130435 12.759036  7.207317  6.785714  6.050251  6.274510  6.742574  6.500000 
dram[1]:  7.745562  6.755458  8.028735  7.439024  7.315152  7.433155 14.660000 13.285714 11.620254 12.119565  8.535088  7.669065  6.033816  5.986667  6.475410  5.928910 
dram[2]:  7.453039  6.554745  6.645833  6.187050  8.116129  7.107981 13.169492  9.533334 16.240740 11.474576  8.260162  6.430622  6.129807  6.337165  6.139738  5.667763 
dram[3]:  7.213270  7.514151  7.151786  6.369403  7.567901  7.223404  9.604939 11.505618 11.322580 10.345795  6.783133  6.480875  5.771784  6.326446  6.040909  5.542253 
dram[4]:  8.028708  7.203980  7.480769  7.126697  7.186440  7.418605 11.738461 13.092308 11.600000 11.031250  7.920635  6.939759  6.351464  6.296460  6.407583  6.107296 
dram[5]:  7.502538  6.614035  8.347826  7.094340  7.333333  7.632911 13.466666 13.920635 11.771428 14.441176  8.230088  7.797468  6.182609  6.963542  6.852941  6.929730 
average row locality = 121700/16328 = 7.453454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       101        97       119       101       103       120        55        30        14         9        88        88       125       122       121       104 
dram[1]:        94       121        94       100        94        99        26        29         7        13        75        88       113       144       106       116 
dram[2]:       114       133       116       132        97       120        23        58         8        13        78       101       144       149       124       139 
dram[3]:       115       111       110       132       102       100        37        43        13        12        86       110       114       135       123       128 
dram[4]:       115       109       106       107       103       100        36        34        13        21        81        93       128       141       123       131 
dram[5]:       111       141       105       124       111        80        34        31        22         9        81       100       128       143        90        98 
total dram writes = 8585
bank skew: 149/7 = 21.29
chip skew: 1549/1319 = 1.17
average mf latency per bank:
dram[0]:      34912     32827     28926     32463     37154     31090     90654    147229    844739   1199609     69702     58699     23835     22610     26391     28688
dram[1]:      31590     26083     32585     33063     37020     37865    166487    150631   1472436    810162     70623     56754     23283     18595     26212     25377
dram[2]:      31257     41186     31423     41428     42160    216653    208869    126292   1502877   1381007     79050     84470     20591     30206     27164     36455
dram[3]:      31254     29572     32632     24434     37163     38396    129055    109084    929584    883845     71337     47967     26061     21028     26440     23982
dram[4]:      28808     28453     29582     29335     32813     36021    122757    127611    814631    504383     60033     53908     23087     19771     24552     22585
dram[5]:      29915     23457     30203     26016     31666     45901    131307    146418    483223   1211280     60357     52318     21474     19811     31893     30214
maximum mf latency per bank:
dram[0]:       1427      1415      1329      1263      1363      1283      1571      1314       982      1143      1256      1182      1181      1298      1344      1427
dram[1]:       1227      1210      1243      1552      1269      1480      1259      1438      1018       969      1198      1460      1217      1222      1191      1288
dram[2]:       1420      1610      1383      1684      1504      1801      1599      1827       896      1656      1332      1652      1292      1692      1293      1692
dram[3]:       1289      1223      1229      1392      1469      1396      1474      1413      1118      1160      1282      1248      1373      1276      1297      1222
dram[4]:       1249      1207      1178      1200      1252      1226      1336      1335      1052      1090      1155      1284      1448      1133      1358      1338
dram[5]:       1460      1335      1228      1262      1301      1679      1344      1454      1003       932      1351      1341      1163      1394      1231      1341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=271507 n_nop=246058 n_act=2655 n_pre=2639 n_ref_event=10413520 n_req=19612 n_rd=18427 n_rd_L2_A=0 n_write=0 n_wr_bk=1877 bw_util=0.1496
n_activity=105872 dram_eff=0.3836
bk0: 1335a 258660i bk1: 1298a 258837i bk2: 1481a 258366i bk3: 1322a 259009i bk4: 1128a 260524i bk5: 1229a 260722i bk6: 949a 264149i bk7: 808a 266272i bk8: 1016a 265545i bk9: 1052a 266029i bk10: 1108a 262274i bk11: 972a 263040i bk12: 1096a 260707i bk13: 1164a 260499i bk14: 1264a 260058i bk15: 1205a 258484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865083
Row_Buffer_Locality_read = 0.897922
Row_Buffer_Locality_write = 0.354430
Bank_Level_Parallism = 2.068132
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.327744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149565 
total_CMD = 271507 
util_bw = 40608 
Wasted_Col = 33081 
Wasted_Row = 13997 
Idle = 183821 

BW Util Bottlenecks: 
RCDc_limit = 16965 
RCDWRc_limit = 3339 
WTRc_limit = 3535 
RTWc_limit = 12391 
CCDLc_limit = 14373 
rwq = 0 
CCDLc_limit_alone = 11771 
WTRc_limit_alone = 3361 
RTWc_limit_alone = 9963 

Commands details: 
total_CMD = 271507 
n_nop = 246058 
Read = 18427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1877 
n_act = 2655 
n_pre = 2639 
n_ref = 10413520 
n_req = 19612 
total_req = 20304 

Dual Bus Interface Util: 
issued_total_row = 5294 
issued_total_col = 20304 
Row_Bus_Util =  0.019499 
CoL_Bus_Util = 0.074783 
Either_Row_CoL_Bus_Util = 0.093732 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005855 
queue_avg = 1.957231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=271507 n_nop=246968 n_act=2499 n_pre=2483 n_ref_event=0 n_req=19049 n_rd=17962 n_rd_L2_A=0 n_write=0 n_wr_bk=1763 bw_util=0.1453
n_activity=101971 dram_eff=0.3869
bk0: 1224a 261229i bk1: 1448a 259122i bk2: 1321a 260483i bk3: 1438a 259154i bk4: 1133a 261527i bk5: 1300a 259870i bk6: 720a 267178i bk7: 820a 266771i bk8: 912a 267209i bk9: 1108a 265782i bk10: 912a 265032i bk11: 996a 264057i bk12: 1152a 260489i bk13: 1228a 258995i bk14: 1096a 261690i bk15: 1154a 259991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869179
Row_Buffer_Locality_read = 0.901793
Row_Buffer_Locality_write = 0.330267
Bank_Level_Parallism = 1.969882
Bank_Level_Parallism_Col = 1.855139
Bank_Level_Parallism_Ready = 1.268671
write_to_read_ratio_blp_rw_average = 0.243183
GrpLevelPara = 1.459354 

BW Util details:
bwutil = 0.145300 
total_CMD = 271507 
util_bw = 39450 
Wasted_Col = 31046 
Wasted_Row = 13392 
Idle = 187619 

BW Util Bottlenecks: 
RCDc_limit = 15548 
RCDWRc_limit = 3170 
WTRc_limit = 3404 
RTWc_limit = 11258 
CCDLc_limit = 13530 
rwq = 0 
CCDLc_limit_alone = 11319 
WTRc_limit_alone = 3229 
RTWc_limit_alone = 9222 

Commands details: 
total_CMD = 271507 
n_nop = 246968 
Read = 17962 
Write = 0 
L2_Alloc = 0 
L2_WB = 1763 
n_act = 2499 
n_pre = 2483 
n_ref = 0 
n_req = 19049 
total_req = 19725 

Dual Bus Interface Util: 
issued_total_row = 4982 
issued_total_col = 19725 
Row_Bus_Util =  0.018349 
CoL_Bus_Util = 0.072650 
Either_Row_CoL_Bus_Util = 0.090381 
Issued_on_Two_Bus_Simul_Util = 0.000619 
issued_two_Eff = 0.006846 
queue_avg = 1.736246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73625
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=271507 n_nop=243202 n_act=3018 n_pre=3002 n_ref_event=15200 n_req=21659 n_rd=20370 n_rd_L2_A=0 n_write=0 n_wr_bk=2066 bw_util=0.1653
n_activity=120241 dram_eff=0.3732
bk0: 1256a 259127i bk1: 1678a 256971i bk2: 1495a 259178i bk3: 1608a 256401i bk4: 1184a 261305i bk5: 1414a 259744i bk6: 764a 265874i bk7: 968a 264891i bk8: 872a 267074i bk9: 1344a 264606i bk10: 960a 263958i bk11: 1252a 260745i bk12: 1160a 261101i bk13: 1505a 257444i bk14: 1312a 259276i bk15: 1598a 255984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860982
Row_Buffer_Locality_read = 0.894060
Row_Buffer_Locality_write = 0.338247
Bank_Level_Parallism = 1.943373
Bank_Level_Parallism_Col = 1.828551
Bank_Level_Parallism_Ready = 1.276286
write_to_read_ratio_blp_rw_average = 0.241885
GrpLevelPara = 1.419549 

BW Util details:
bwutil = 0.165270 
total_CMD = 271507 
util_bw = 44872 
Wasted_Col = 37832 
Wasted_Row = 16477 
Idle = 172326 

BW Util Bottlenecks: 
RCDc_limit = 19629 
RCDWRc_limit = 3876 
WTRc_limit = 4180 
RTWc_limit = 13335 
CCDLc_limit = 16409 
rwq = 0 
CCDLc_limit_alone = 13537 
WTRc_limit_alone = 3941 
RTWc_limit_alone = 10702 

Commands details: 
total_CMD = 271507 
n_nop = 243202 
Read = 20370 
Write = 0 
L2_Alloc = 0 
L2_WB = 2066 
n_act = 3018 
n_pre = 3002 
n_ref = 15200 
n_req = 21659 
total_req = 22436 

Dual Bus Interface Util: 
issued_total_row = 6020 
issued_total_col = 22436 
Row_Bus_Util =  0.022173 
CoL_Bus_Util = 0.082635 
Either_Row_CoL_Bus_Util = 0.104251 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.005335 
queue_avg = 2.034128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03413
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=271507 n_nop=243958 n_act=2976 n_pre=2960 n_ref_event=0 n_req=21107 n_rd=19804 n_rd_L2_A=0 n_write=0 n_wr_bk=2021 bw_util=0.1608
n_activity=112681 dram_eff=0.3874
bk0: 1420a 258207i bk1: 1492a 258768i bk2: 1504a 258068i bk3: 1577a 256747i bk4: 1136a 260558i bk5: 1276a 260418i bk6: 757a 265914i bk7: 1000a 264921i bk8: 1044a 265972i bk9: 1100a 265258i bk10: 1056a 262707i bk11: 1096a 261935i bk12: 1265a 258215i bk13: 1400a 255965i bk14: 1228a 258241i bk15: 1453a 256250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859241
Row_Buffer_Locality_read = 0.892951
Row_Buffer_Locality_write = 0.346892
Bank_Level_Parallism = 2.106529
Bank_Level_Parallism_Col = 1.980704
Bank_Level_Parallism_Ready = 1.306736
write_to_read_ratio_blp_rw_average = 0.249383
GrpLevelPara = 1.501577 

BW Util details:
bwutil = 0.160769 
total_CMD = 271507 
util_bw = 43650 
Wasted_Col = 35157 
Wasted_Row = 14964 
Idle = 177736 

BW Util Bottlenecks: 
RCDc_limit = 18297 
RCDWRc_limit = 3874 
WTRc_limit = 4496 
RTWc_limit = 13268 
CCDLc_limit = 15147 
rwq = 0 
CCDLc_limit_alone = 12542 
WTRc_limit_alone = 4256 
RTWc_limit_alone = 10903 

Commands details: 
total_CMD = 271507 
n_nop = 243958 
Read = 19804 
Write = 0 
L2_Alloc = 0 
L2_WB = 2021 
n_act = 2976 
n_pre = 2960 
n_ref = 0 
n_req = 21107 
total_req = 21825 

Dual Bus Interface Util: 
issued_total_row = 5936 
issued_total_col = 21825 
Row_Bus_Util =  0.021863 
CoL_Bus_Util = 0.080385 
Either_Row_CoL_Bus_Util = 0.101467 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.007695 
queue_avg = 2.166931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=271507 n_nop=244896 n_act=2734 n_pre=2718 n_ref_event=0 n_req=20620 n_rd=19404 n_rd_L2_A=0 n_write=0 n_wr_bk=1943 bw_util=0.1572
n_activity=105142 dram_eff=0.4061
bk0: 1572a 258461i bk1: 1341a 257676i bk2: 1474a 258186i bk3: 1482a 259007i bk4: 1172a 260725i bk5: 1194a 260363i bk6: 744a 266444i bk7: 832a 265554i bk8: 1268a 264430i bk9: 1048a 265777i bk10: 940a 263466i bk11: 1072a 261748i bk12: 1400a 257978i bk13: 1296a 258720i bk14: 1252a 260133i bk15: 1317a 258904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867847
Row_Buffer_Locality_read = 0.900794
Row_Buffer_Locality_write = 0.342105
Bank_Level_Parallism = 2.133918
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.343250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.157248 
total_CMD = 271507 
util_bw = 42694 
Wasted_Col = 32330 
Wasted_Row = 12906 
Idle = 183577 

BW Util Bottlenecks: 
RCDc_limit = 16139 
RCDWRc_limit = 3413 
WTRc_limit = 3801 
RTWc_limit = 13144 
CCDLc_limit = 15053 
rwq = 0 
CCDLc_limit_alone = 12325 
WTRc_limit_alone = 3597 
RTWc_limit_alone = 10620 

Commands details: 
total_CMD = 271507 
n_nop = 244896 
Read = 19404 
Write = 0 
L2_Alloc = 0 
L2_WB = 1943 
n_act = 2734 
n_pre = 2718 
n_ref = 0 
n_req = 20620 
total_req = 21347 

Dual Bus Interface Util: 
issued_total_row = 5452 
issued_total_col = 21347 
Row_Bus_Util =  0.020081 
CoL_Bus_Util = 0.078624 
Either_Row_CoL_Bus_Util = 0.098012 
Issued_on_Two_Bus_Simul_Util = 0.000692 
issued_two_Eff = 0.007065 
queue_avg = 2.029200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=271507 n_nop=246332 n_act=2492 n_pre=2476 n_ref_event=0 n_req=19653 n_rd=18483 n_rd_L2_A=0 n_write=0 n_wr_bk=1873 bw_util=0.1499
n_activity=104443 dram_eff=0.3898
bk0: 1378a 257921i bk1: 1391a 258389i bk2: 1260a 261309i bk3: 1393a 259178i bk4: 1246a 260504i bk5: 1137a 261705i bk6: 788a 266215i bk7: 860a 266379i bk8: 1224a 264880i bk9: 976a 266906i bk10: 872a 264155i bk11: 1149a 262338i bk12: 1297a 257447i bk13: 1220a 259260i bk14: 1092a 261647i bk15: 1200a 260393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873658
Row_Buffer_Locality_read = 0.904020
Row_Buffer_Locality_write = 0.394017
Bank_Level_Parallism = 2.036798
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.309362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.149948 
total_CMD = 271507 
util_bw = 40712 
Wasted_Col = 32220 
Wasted_Row = 13497 
Idle = 185078 

BW Util Bottlenecks: 
RCDc_limit = 15881 
RCDWRc_limit = 3078 
WTRc_limit = 3408 
RTWc_limit = 12061 
CCDLc_limit = 14368 
rwq = 0 
CCDLc_limit_alone = 11881 
WTRc_limit_alone = 3212 
RTWc_limit_alone = 9770 

Commands details: 
total_CMD = 271507 
n_nop = 246332 
Read = 18483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1873 
n_act = 2492 
n_pre = 2476 
n_ref = 0 
n_req = 19653 
total_req = 20356 

Dual Bus Interface Util: 
issued_total_row = 4968 
issued_total_col = 20356 
Row_Bus_Util =  0.018298 
CoL_Bus_Util = 0.074974 
Either_Row_CoL_Bus_Util = 0.092723 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.005919 
queue_avg = 1.958193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92764, Miss = 16466, Miss_rate = 0.178, Pending_hits = 13, Reservation_fails = 108
L2_cache_bank[1]: Access = 91208, Miss = 14836, Miss_rate = 0.163, Pending_hits = 8, Reservation_fails = 1
L2_cache_bank[2]: Access = 90721, Miss = 13259, Miss_rate = 0.146, Pending_hits = 6, Reservation_fails = 3
L2_cache_bank[3]: Access = 91064, Miss = 15057, Miss_rate = 0.165, Pending_hits = 24, Reservation_fails = 111
L2_cache_bank[4]: Access = 93213, Miss = 14490, Miss_rate = 0.155, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 115541, Miss = 18754, Miss_rate = 0.162, Pending_hits = 33, Reservation_fails = 109
L2_cache_bank[6]: Access = 92606, Miss = 14996, Miss_rate = 0.162, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 93211, Miss = 16848, Miss_rate = 0.181, Pending_hits = 28, Reservation_fails = 106
L2_cache_bank[8]: Access = 90885, Miss = 15735, Miss_rate = 0.173, Pending_hits = 22, Reservation_fails = 4
L2_cache_bank[9]: Access = 91416, Miss = 15570, Miss_rate = 0.170, Pending_hits = 35, Reservation_fails = 2
L2_cache_bank[10]: Access = 91031, Miss = 14882, Miss_rate = 0.163, Pending_hits = 21, Reservation_fails = 1
L2_cache_bank[11]: Access = 91679, Miss = 14581, Miss_rate = 0.159, Pending_hits = 11, Reservation_fails = 1
L2_total_cache_accesses = 1125339
L2_total_cache_misses = 185474
L2_total_cache_miss_rate = 0.1648
L2_total_cache_pending_hits = 233
L2_total_cache_reservation_fails = 446
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 803604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 86896
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 64669
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 918152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 206857
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.382
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=1125339
icnt_total_pkts_simt_to_mem=436485
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 106.831
	minimum = 5
	maximum = 782
Network latency average = 97.9919
	minimum = 5
	maximum = 782
Slowest packet = 760660
Flit latency average = 97.9893
	minimum = 5
	maximum = 782
Slowest flit = 760706
Fragmentation average = 0.000150113
	minimum = 0
	maximum = 220
Injected packet rate average = 0.322427
	minimum = 0.145228 (at node 6)
	maximum = 0.6269 (at node 20)
Accepted packet rate average = 0.322427
	minimum = 0.190093 (at node 17)
	maximum = 0.46005 (at node 8)
Injected flit rate average = 0.322469
	minimum = 0.145299 (at node 6)
	maximum = 0.6269 (at node 20)
Accepted flit rate average= 0.322469
	minimum = 0.190147 (at node 17)
	maximum = 0.46005 (at node 8)
Injected packet length average = 1.00013
Accepted packet length average = 1.00013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9435 (5 samples)
	minimum = 5 (5 samples)
	maximum = 220 (5 samples)
Network latency average = 26.0615 (5 samples)
	minimum = 5 (5 samples)
	maximum = 220 (5 samples)
Flit latency average = 26.0609 (5 samples)
	minimum = 5 (5 samples)
	maximum = 220 (5 samples)
Fragmentation average = 3.00226e-05 (5 samples)
	minimum = 0 (5 samples)
	maximum = 44 (5 samples)
Injected packet rate average = 0.11329 (5 samples)
	minimum = 0.0466451 (5 samples)
	maximum = 0.260582 (5 samples)
Accepted packet rate average = 0.11329 (5 samples)
	minimum = 0.0634552 (5 samples)
	maximum = 0.188388 (5 samples)
Injected flit rate average = 0.1133 (5 samples)
	minimum = 0.0466593 (5 samples)
	maximum = 0.260582 (5 samples)
Accepted flit rate average = 0.1133 (5 samples)
	minimum = 0.0634659 (5 samples)
	maximum = 0.188388 (5 samples)
Injected packet size average = 1.00009 (5 samples)
Accepted packet size average = 1.00009 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 39 sec (279 sec)
gpgpu_simulation_rate = 31196 (inst/sec)
gpgpu_simulation_rate = 737 (cycle/sec)
gpgpu_silicon_slowdown = 949796x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 246786
gpu_sim_insn = 5565832
gpu_ipc =      22.5533
gpu_tot_sim_cycle = 452476
gpu_tot_sim_insn = 14269743
gpu_tot_ipc =      31.5370
gpu_tot_issued_cta = 1536
gpu_occupancy = 86.1154% 
gpu_tot_occupancy = 78.5291% 
max_total_param_size = 0
gpu_stall_dramfull = 817426
gpu_stall_icnt2sh    = 1515115
partiton_level_parallism =       2.2243
partiton_level_parallism_total  =       2.1774
partiton_level_parallism_util =       2.7516
partiton_level_parallism_util_total  =       2.8910
L2_BW  =     149.6821 GB/Sec
L2_BW_total  =     137.3488 GB/Sec
gpu_total_sim_rate=21752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 674045
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 75880, Miss = 65490, Miss_rate = 0.863, Pending_hits = 5655, Reservation_fails = 303168
	L1D_cache_core[1]: Access = 74296, Miss = 64232, Miss_rate = 0.865, Pending_hits = 5640, Reservation_fails = 307356
	L1D_cache_core[2]: Access = 75033, Miss = 64825, Miss_rate = 0.864, Pending_hits = 5527, Reservation_fails = 304106
	L1D_cache_core[3]: Access = 77568, Miss = 66924, Miss_rate = 0.863, Pending_hits = 5801, Reservation_fails = 308837
	L1D_cache_core[4]: Access = 75879, Miss = 65695, Miss_rate = 0.866, Pending_hits = 5639, Reservation_fails = 308771
	L1D_cache_core[5]: Access = 72896, Miss = 63161, Miss_rate = 0.866, Pending_hits = 5459, Reservation_fails = 299449
	L1D_cache_core[6]: Access = 71309, Miss = 61675, Miss_rate = 0.865, Pending_hits = 5417, Reservation_fails = 294846
	L1D_cache_core[7]: Access = 75797, Miss = 65455, Miss_rate = 0.864, Pending_hits = 5663, Reservation_fails = 304144
	L1D_cache_core[8]: Access = 78357, Miss = 68129, Miss_rate = 0.869, Pending_hits = 5831, Reservation_fails = 313904
	L1D_cache_core[9]: Access = 73353, Miss = 63563, Miss_rate = 0.867, Pending_hits = 5506, Reservation_fails = 301027
	L1D_cache_core[10]: Access = 74837, Miss = 64734, Miss_rate = 0.865, Pending_hits = 5602, Reservation_fails = 309395
	L1D_cache_core[11]: Access = 78201, Miss = 67633, Miss_rate = 0.865, Pending_hits = 5747, Reservation_fails = 307434
	L1D_cache_core[12]: Access = 77467, Miss = 66875, Miss_rate = 0.863, Pending_hits = 5679, Reservation_fails = 315075
	L1D_cache_core[13]: Access = 78067, Miss = 67327, Miss_rate = 0.862, Pending_hits = 5855, Reservation_fails = 310119
	L1D_cache_core[14]: Access = 77943, Miss = 67315, Miss_rate = 0.864, Pending_hits = 5806, Reservation_fails = 312245
	L1D_total_cache_accesses = 1136883
	L1D_total_cache_misses = 983033
	L1D_total_cache_miss_rate = 0.8647
	L1D_total_cache_pending_hits = 84827
	L1D_total_cache_reservation_fails = 4599876
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4560265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 85536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 386880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 747907
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 86016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 388976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 674045

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3894084
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47786
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 618395
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 39611
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1906, 1632, 1578, 1673, 2191, 2171, 1980, 1929, 1914, 2087, 2107, 1894, 1913, 1965, 1804, 1988, 1546, 1814, 1664, 1541, 1494, 1156, 1441, 1252, 1968, 1769, 1515, 1802, 1906, 1875, 2085, 1738, 1613, 2024, 2163, 1582, 1658, 1856, 1764, 1870, 1578, 1660, 1664, 1296, 1841, 1716, 1336, 2032, 
gpgpu_n_tot_thrd_icount = 40666592
gpgpu_n_tot_w_icount = 1270831
gpgpu_n_stall_shd_mem = 5115867
# of global memory access: 5478383
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596153
gpgpu_n_mem_write_global = 388976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1773055
gpgpu_n_store_insn = 631721
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4341500
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 771113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9529271	W0_Idle:142978	W0_Scoreboard:2108114	W1:269527	W2:127837	W3:85207	W4:61991	W5:49204	W6:44595	W7:38800	W8:35032	W9:31858	W10:27022	W11:25642	W12:22131	W13:20614	W14:17869	W15:17235	W16:13807	W17:14109	W18:13039	W19:13014	W20:13306	W21:14516	W22:15179	W23:13398	W24:13244	W25:10813	W26:7788	W27:4686	W28:2453	W29:1023	W30:99	W31:33	W32:245760
single_issue_nums: WS0:632375	WS1:638456	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4769224 {8:596153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15575136 {40:388763,72:68,136:145,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95384480 {40:2384612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3115832 {8:389479,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1827 
max_icnt2mem_latency = 1448 
maxmrqlatency = 992 
max_icnt2sh_latency = 316 
averagemflatency = 436 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 111 
mrq_lat_table:77230 	27248 	18702 	13885 	95099 	18551 	9083 	4685 	1602 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	490976 	1479868 	765661 	37616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	168918 	106320 	242877 	364318 	101586 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	61826 	69214 	82588 	147918 	1424105 	988220 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	744 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       105        96        96        96       128       216       124       112        76        52        60        56 
dram[1]:       128       128        88       128        96        87       104        88       168       152        68       120        76        56        84        44 
dram[2]:       112       120       128       128        68       100       108        64       216       128       113        80        68        76        60        64 
dram[3]:       128       128       120       128        96        88       116       108       120       164        96        72        64        72        60        44 
dram[4]:       100        80       109       128        96        80       120        84       128       145       112        69        80        64        51        80 
dram[5]:        88       112       128       128       112        76       116        92       164       128        64        84        88        80        68        52 
maximum service time to same row:
dram[0]:      9428      9742     11746     12379     11595      8848     14159     25049     40487     48359     15595     14589     12606     12216     11248     16410 
dram[1]:     12387     14785     25870     19039      9769      8187     18017     13124     48901     52188     21205     11063     21614     12740     22781     15525 
dram[2]:     15932      7168     19655     18426     10508      9077     27172     11786     33847     43003     12983     11913     17057     12527     11385      9663 
dram[3]:      9523     11230     12032     12593     15957      8406     13086     17626     32875     43281      8301     15090     16029     17053     17423     15558 
dram[4]:     13886      9424     14581     11132     11378      9643     28866     13905     35656     44861     13675     24500     16126     10579     14844     22905 
dram[5]:     13440     10777     19003     12864      7623     10046      9834     14628     48846     44273     17133     11890     16706     12647      9853     15170 
average row accesses per activate:
dram[0]:  7.467470  7.261682  7.097192  7.408551  6.332609  6.531780  8.863636 11.406417 14.032468 14.246667  7.960656  7.280255  6.403628  6.513699  7.183727  6.775457 
dram[1]:  8.135501  7.296875  7.724566  7.303653  6.527840  6.407407 10.649215 10.921183 13.929487 14.088050  8.330827  7.306061  6.215686  6.386117  7.087432  6.784974 
dram[2]:  7.903646  7.244701  7.537246  6.592871  6.946262  6.395833 10.285024  8.802120 17.754545 14.257895  7.786667  6.687500  6.550691  6.301954  6.482518  6.224852 
dram[3]:  7.816705  7.762014  7.500000  7.040404  6.804989  6.372632  8.947154 10.193133 13.698795 13.534483  7.605590  6.980556  6.205339  6.419355  6.566265  6.327660 
dram[4]:  8.492386  7.534772  7.810427  7.254859  6.732426  6.461373  9.500000 10.057017 14.295858 14.059880  7.570946  7.088758  6.179074  6.537313  6.816377  6.532710 
dram[5]:  8.201073  7.167043  7.714286  7.468037  7.040189  6.384279 10.649038 10.756098 14.163522 16.772728  8.185454  7.648148  6.413793  6.933174  7.024658  7.168449 
average row locality = 266308/34895 = 7.631695
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       263       274       316       297       314       313       144       113        16        13       170       189       279       305       275       242 
dram[1]:       273       307       281       285       289       299       116       112        13        23       161       196       279       312       254       273 
dram[2]:       307       328       293       325       308       349       126       160         8        19       171       203       292       333       274       297 
dram[3]:       302       293       297       323       314       296       131       116        15        20       187       213       301       301       303       265 
dram[4]:       294       298       308       305       292       306       134       121        13        23       183       204       293       320       277       294 
dram[5]:       274       321       293       306       295       279       127       125        22         9       198       199       303       318       236       256 
total dram writes = 21692
bank skew: 349/8 = 43.62
chip skew: 3793/3473 = 1.09
average mf latency per bank:
dram[0]:      29490     24441     23558     22276     25781     23095     82824     88456   2295645   2354777    106926     72606     23505     18648     24601     24569
dram[1]:      26381     22188     24819     23703     26366     23894     91996     91783   2636569   1368199    104690     71790     21505     18183     24935     22157
dram[2]:      24926     35713     25651     35121     25470    139402     86862    105809   4396283   2819538    102331    115304     21487     28998     24664     34529
dram[3]:      26533     23517     25743     20107     25276     24723     85531     92900   2439510   1551801     96307     65549     22018     19009     22853     22717
dram[4]:      24364     22802     21587     21828     24316     24191     77142     85021   2477990   1385423     76942     68444     20901     18331     22410     20955
dram[5]:      25816     22487     22956     22897     23562     26921     78964     83974   1430874   3683941     68831     73753     18948     19129     25434     24672
maximum mf latency per bank:
dram[0]:       1427      1415      1420      1263      1481      1606      1571      1314      1297      1180      1297      1184      1548      1313      1428      1427
dram[1]:       1285      1690      1413      1552      1592      1573      1370      1438      1328      1306      1241      1460      1612      1368      1344      1447
dram[2]:       1426      1668      1383      1713      1603      1806      1599      1827      1196      1656      1332      1652      1420      1825      1438      1694
dram[3]:       1317      1490      1567      1392      1469      1431      1507      1413      1118      1160      1373      1431      1373      1306      1503      1398
dram[4]:       1468      1359      1314      1286      1514      1422      1336      1374      1169      1259      1411      1511      1448      1263      1358      1399
dram[5]:       1460      1464      1228      1325      1474      1679      1412      1454      1242      1137      1351      1525      1430      1394      1256      1341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=597264 n_nop=541367 n_act=5685 n_pre=5669 n_ref_event=10413520 n_req=43102 n_rd=40131 n_rd_L2_A=0 n_write=0 n_wr_bk=4721 bw_util=0.1502
n_activity=245985 dram_eff=0.3647
bk0: 2903a 572242i bk1: 2894a 571077i bk2: 3041a 570773i bk3: 2886a 570632i bk4: 2672a 570349i bk5: 2837a 571105i bk6: 2250a 580432i bk7: 2057a 583824i bk8: 2152a 586116i bk9: 2128a 586142i bk10: 2264a 579821i bk11: 2101a 579672i bk12: 2511a 572505i bk13: 2538a 572759i bk14: 2500a 574529i bk15: 2397a 572829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868312
Row_Buffer_Locality_read = 0.902619
Row_Buffer_Locality_write = 0.404914
Bank_Level_Parallism = 1.941270
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.305765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150192 
total_CMD = 597264 
util_bw = 89704 
Wasted_Col = 75510 
Wasted_Row = 33995 
Idle = 398055 

BW Util Bottlenecks: 
RCDc_limit = 36392 
RCDWRc_limit = 8319 
WTRc_limit = 7439 
RTWc_limit = 27204 
CCDLc_limit = 32788 
rwq = 0 
CCDLc_limit_alone = 26808 
WTRc_limit_alone = 7051 
RTWc_limit_alone = 21612 

Commands details: 
total_CMD = 597264 
n_nop = 541367 
Read = 40131 
Write = 0 
L2_Alloc = 0 
L2_WB = 4721 
n_act = 5685 
n_pre = 5669 
n_ref = 10413520 
n_req = 43102 
total_req = 44852 

Dual Bus Interface Util: 
issued_total_row = 11354 
issued_total_col = 44852 
Row_Bus_Util =  0.019010 
CoL_Bus_Util = 0.075096 
Either_Row_CoL_Bus_Util = 0.093588 
Issued_on_Two_Bus_Simul_Util = 0.000517 
issued_two_Eff = 0.005528 
queue_avg = 1.952507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=597264 n_nop=541757 n_act=5577 n_pre=5561 n_ref_event=0 n_req=42929 n_rd=40016 n_rd_L2_A=0 n_write=0 n_wr_bk=4672 bw_util=0.1496
n_activity=244435 dram_eff=0.3656
bk0: 2792a 573780i bk1: 3044a 571587i bk2: 2897a 572498i bk3: 2978a 570691i bk4: 2701a 570859i bk5: 2864a 569412i bk6: 1960a 584177i bk7: 2148a 583684i bk8: 2164a 587139i bk9: 2228a 585792i bk10: 2068a 582197i bk11: 2214a 579401i bk12: 2544a 571542i bk13: 2632a 571342i bk14: 2380a 576959i bk15: 2402a 574718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870251
Row_Buffer_Locality_read = 0.904488
Row_Buffer_Locality_write = 0.399931
Bank_Level_Parallism = 1.900065
Bank_Level_Parallism_Col = 1.826102
Bank_Level_Parallism_Ready = 1.277827
write_to_read_ratio_blp_rw_average = 0.260031
GrpLevelPara = 1.397116 

BW Util details:
bwutil = 0.149642 
total_CMD = 597264 
util_bw = 89376 
Wasted_Col = 74780 
Wasted_Row = 33426 
Idle = 399682 

BW Util Bottlenecks: 
RCDc_limit = 35360 
RCDWRc_limit = 8122 
WTRc_limit = 7430 
RTWc_limit = 26571 
CCDLc_limit = 32459 
rwq = 0 
CCDLc_limit_alone = 26629 
WTRc_limit_alone = 6986 
RTWc_limit_alone = 21185 

Commands details: 
total_CMD = 597264 
n_nop = 541757 
Read = 40016 
Write = 0 
L2_Alloc = 0 
L2_WB = 4672 
n_act = 5577 
n_pre = 5561 
n_ref = 0 
n_req = 42929 
total_req = 44688 

Dual Bus Interface Util: 
issued_total_row = 11138 
issued_total_col = 44688 
Row_Bus_Util =  0.018648 
CoL_Bus_Util = 0.074821 
Either_Row_CoL_Bus_Util = 0.092935 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.005747 
queue_avg = 1.885312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=597264 n_nop=536560 n_act=6265 n_pre=6249 n_ref_event=15200 n_req=46619 n_rd=43452 n_rd_L2_A=0 n_write=0 n_wr_bk=5042 bw_util=0.1624
n_activity=270935 dram_eff=0.358
bk0: 2816a 571586i bk1: 3506a 567446i bk2: 3123a 571649i bk3: 3252a 567054i bk4: 2740a 571636i bk5: 3094a 568804i bk6: 2040a 582678i bk7: 2392a 580946i bk8: 1948a 587942i bk9: 2696a 584528i bk10: 2176a 580041i bk11: 2477a 576201i bk12: 2544a 574215i bk13: 3186a 567069i bk14: 2564a 574228i bk15: 2898a 569717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865763
Row_Buffer_Locality_read = 0.900580
Row_Buffer_Locality_write = 0.388064
Bank_Level_Parallism = 1.866250
Bank_Level_Parallism_Col = 1.790670
Bank_Level_Parallism_Ready = 1.269373
write_to_read_ratio_blp_rw_average = 0.257666
GrpLevelPara = 1.369335 

BW Util details:
bwutil = 0.162387 
total_CMD = 597264 
util_bw = 96988 
Wasted_Col = 84026 
Wasted_Row = 38202 
Idle = 378048 

BW Util Bottlenecks: 
RCDc_limit = 40646 
RCDWRc_limit = 9244 
WTRc_limit = 8388 
RTWc_limit = 29137 
CCDLc_limit = 36682 
rwq = 0 
CCDLc_limit_alone = 29898 
WTRc_limit_alone = 7891 
RTWc_limit_alone = 22850 

Commands details: 
total_CMD = 597264 
n_nop = 536560 
Read = 43452 
Write = 0 
L2_Alloc = 0 
L2_WB = 5042 
n_act = 6265 
n_pre = 6249 
n_ref = 15200 
n_req = 46619 
total_req = 48494 

Dual Bus Interface Util: 
issued_total_row = 12514 
issued_total_col = 48494 
Row_Bus_Util =  0.020952 
CoL_Bus_Util = 0.081194 
Either_Row_CoL_Bus_Util = 0.101637 
Issued_on_Two_Bus_Simul_Util = 0.000509 
issued_two_Eff = 0.005008 
queue_avg = 2.005381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00538
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=597264 n_nop=537752 n_act=6117 n_pre=6101 n_ref_event=0 n_req=45826 n_rd=42682 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.1595
n_activity=256037 dram_eff=0.3721
bk0: 3144a 570271i bk1: 3172a 571727i bk2: 3252a 569674i bk3: 3213a 567942i bk4: 2752a 570307i bk5: 2784a 570103i bk6: 2105a 581354i bk7: 2303a 581744i bk8: 2264a 585850i bk9: 2344a 585939i bk10: 2272a 579217i bk11: 2308a 577322i bk12: 2694a 569895i bk13: 2852a 566916i bk14: 2488a 572343i bk15: 2735a 570606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866626
Row_Buffer_Locality_read = 0.900942
Row_Buffer_Locality_write = 0.400763
Bank_Level_Parallism = 1.977385
Bank_Level_Parallism_Col = 1.893259
Bank_Level_Parallism_Ready = 1.280459
write_to_read_ratio_blp_rw_average = 0.261230
GrpLevelPara = 1.430158 

BW Util details:
bwutil = 0.159507 
total_CMD = 597264 
util_bw = 95268 
Wasted_Col = 78703 
Wasted_Row = 34737 
Idle = 388556 

BW Util Bottlenecks: 
RCDc_limit = 38415 
RCDWRc_limit = 8699 
WTRc_limit = 8494 
RTWc_limit = 29649 
CCDLc_limit = 34903 
rwq = 0 
CCDLc_limit_alone = 28426 
WTRc_limit_alone = 7987 
RTWc_limit_alone = 23679 

Commands details: 
total_CMD = 597264 
n_nop = 537752 
Read = 42682 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 6117 
n_pre = 6101 
n_ref = 0 
n_req = 45826 
total_req = 47634 

Dual Bus Interface Util: 
issued_total_row = 12218 
issued_total_col = 47634 
Row_Bus_Util =  0.020457 
CoL_Bus_Util = 0.079754 
Either_Row_CoL_Bus_Util = 0.099641 
Issued_on_Two_Bus_Simul_Util = 0.000569 
issued_two_Eff = 0.005713 
queue_avg = 2.092358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=597264 n_nop=539535 n_act=5829 n_pre=5813 n_ref_event=0 n_req=44606 n_rd=41563 n_rd_L2_A=0 n_write=0 n_wr_bk=4869 bw_util=0.1555
n_activity=245817 dram_eff=0.3778
bk0: 3112a 572161i bk1: 2905a 568989i bk2: 3078a 570367i bk3: 3130a 570753i bk4: 2724a 570123i bk5: 2770a 569763i bk6: 2023a 582421i bk7: 2210a 581421i bk8: 2408a 585147i bk9: 2336a 586202i bk10: 2077a 579849i bk11: 2200a 577377i bk12: 2760a 569225i bk13: 2752a 571529i bk14: 2509a 574465i bk15: 2569a 574157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869524
Row_Buffer_Locality_read = 0.903761
Row_Buffer_Locality_write = 0.401906
Bank_Level_Parallism = 1.983785
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.305200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155482 
total_CMD = 597264 
util_bw = 92864 
Wasted_Col = 75635 
Wasted_Row = 32481 
Idle = 396284 

BW Util Bottlenecks: 
RCDc_limit = 35983 
RCDWRc_limit = 8366 
WTRc_limit = 7849 
RTWc_limit = 29442 
CCDLc_limit = 33878 
rwq = 0 
CCDLc_limit_alone = 27522 
WTRc_limit_alone = 7416 
RTWc_limit_alone = 23519 

Commands details: 
total_CMD = 597264 
n_nop = 539535 
Read = 41563 
Write = 0 
L2_Alloc = 0 
L2_WB = 4869 
n_act = 5829 
n_pre = 5813 
n_ref = 0 
n_req = 44606 
total_req = 46432 

Dual Bus Interface Util: 
issued_total_row = 11642 
issued_total_col = 46432 
Row_Bus_Util =  0.019492 
CoL_Bus_Util = 0.077741 
Either_Row_CoL_Bus_Util = 0.096656 
Issued_on_Two_Bus_Simul_Util = 0.000578 
issued_two_Eff = 0.005976 
queue_avg = 2.021321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=597264 n_nop=541657 n_act=5468 n_pre=5452 n_ref_event=0 n_req=43226 n_rd=40281 n_rd_L2_A=0 n_write=0 n_wr_bk=4698 bw_util=0.1506
n_activity=243249 dram_eff=0.3698
bk0: 2846a 571906i bk1: 2935a 571942i bk2: 2864a 573789i bk3: 3033a 571649i bk4: 2734a 572980i bk5: 2701a 570976i bk6: 2133a 582514i bk7: 2121a 582176i bk8: 2240a 585522i bk9: 2208a 587510i bk10: 2080a 580449i bk11: 2293a 578493i bk12: 2650a 568182i bk13: 2602a 571747i bk14: 2368a 576869i bk15: 2473a 575008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873710
Row_Buffer_Locality_read = 0.906879
Row_Buffer_Locality_write = 0.420034
Bank_Level_Parallism = 1.930067
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.291463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.150617 
total_CMD = 597264 
util_bw = 89958 
Wasted_Col = 74227 
Wasted_Row = 32757 
Idle = 400322 

BW Util Bottlenecks: 
RCDc_limit = 34943 
RCDWRc_limit = 7991 
WTRc_limit = 7229 
RTWc_limit = 27446 
CCDLc_limit = 32927 
rwq = 0 
CCDLc_limit_alone = 26936 
WTRc_limit_alone = 6811 
RTWc_limit_alone = 21873 

Commands details: 
total_CMD = 597264 
n_nop = 541657 
Read = 40281 
Write = 0 
L2_Alloc = 0 
L2_WB = 4698 
n_act = 5468 
n_pre = 5452 
n_ref = 0 
n_req = 43226 
total_req = 44979 

Dual Bus Interface Util: 
issued_total_row = 10920 
issued_total_col = 44979 
Row_Bus_Util =  0.018283 
CoL_Bus_Util = 0.075308 
Either_Row_CoL_Bus_Util = 0.093103 
Issued_on_Two_Bus_Simul_Util = 0.000489 
issued_two_Eff = 0.005251 
queue_avg = 1.960552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 230954, Miss = 36611, Miss_rate = 0.159, Pending_hits = 27, Reservation_fails = 109
L2_cache_bank[1]: Access = 225161, Miss = 34490, Miss_rate = 0.153, Pending_hits = 51, Reservation_fails = 472
L2_cache_bank[2]: Access = 228616, Miss = 33115, Miss_rate = 0.145, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[3]: Access = 226901, Miss = 34360, Miss_rate = 0.151, Pending_hits = 46, Reservation_fails = 114
L2_cache_bank[4]: Access = 231402, Miss = 34217, Miss_rate = 0.148, Pending_hits = 24, Reservation_fails = 2
L2_cache_bank[5]: Access = 265172, Miss = 58088, Miss_rate = 0.219, Pending_hits = 53, Reservation_fails = 116
L2_cache_bank[6]: Access = 231268, Miss = 35622, Miss_rate = 0.154, Pending_hits = 30, Reservation_fails = 3
L2_cache_bank[7]: Access = 227976, Miss = 37284, Miss_rate = 0.164, Pending_hits = 39, Reservation_fails = 112
L2_cache_bank[8]: Access = 226472, Miss = 36088, Miss_rate = 0.159, Pending_hits = 35, Reservation_fails = 9
L2_cache_bank[9]: Access = 227359, Miss = 36179, Miss_rate = 0.159, Pending_hits = 47, Reservation_fails = 4
L2_cache_bank[10]: Access = 225375, Miss = 34397, Miss_rate = 0.153, Pending_hits = 24, Reservation_fails = 4
L2_cache_bank[11]: Access = 227765, Miss = 34896, Miss_rate = 0.153, Pending_hits = 14, Reservation_fails = 6
L2_total_cache_accesses = 2774421
L2_total_cache_misses = 445347
L2_total_cache_miss_rate = 0.1605
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 957
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2136263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 189012
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 181509
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2384612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 389479
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 463
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.430
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=2774421
icnt_total_pkts_simt_to_mem=985722
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 99.1723
	minimum = 5
	maximum = 900
Network latency average = 90.3468
	minimum = 5
	maximum = 882
Slowest packet = 2129525
Flit latency average = 90.3429
	minimum = 5
	maximum = 882
Slowest flit = 2129878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.329872
	minimum = 0.143448 (at node 9)
	maximum = 0.606319 (at node 20)
Accepted packet rate average = 0.329872
	minimum = 0.177267 (at node 25)
	maximum = 0.465788 (at node 3)
Injected flit rate average = 0.329918
	minimum = 0.143485 (at node 9)
	maximum = 0.606319 (at node 20)
Accepted flit rate average= 0.329918
	minimum = 0.17734 (at node 25)
	maximum = 0.465788 (at node 3)
Injected packet length average = 1.00014
Accepted packet length average = 1.00014
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.815 (6 samples)
	minimum = 5 (6 samples)
	maximum = 333.333 (6 samples)
Network latency average = 36.7757 (6 samples)
	minimum = 5 (6 samples)
	maximum = 330.333 (6 samples)
Flit latency average = 36.7746 (6 samples)
	minimum = 5 (6 samples)
	maximum = 330.333 (6 samples)
Fragmentation average = 2.50188e-05 (6 samples)
	minimum = 0 (6 samples)
	maximum = 36.6667 (6 samples)
Injected packet rate average = 0.149387 (6 samples)
	minimum = 0.0627789 (6 samples)
	maximum = 0.318205 (6 samples)
Accepted packet rate average = 0.149387 (6 samples)
	minimum = 0.0824238 (6 samples)
	maximum = 0.234621 (6 samples)
Injected flit rate average = 0.149403 (6 samples)
	minimum = 0.0627969 (6 samples)
	maximum = 0.318205 (6 samples)
Accepted flit rate average = 0.149403 (6 samples)
	minimum = 0.0824449 (6 samples)
	maximum = 0.234621 (6 samples)
Injected packet size average = 1.00011 (6 samples)
Accepted packet size average = 1.00011 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 56 sec (656 sec)
gpgpu_simulation_rate = 21752 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
gpgpu_silicon_slowdown = 1015965x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 38625
gpu_sim_insn = 1798668
gpu_ipc =      46.5675
gpu_tot_sim_cycle = 491101
gpu_tot_sim_insn = 16068411
gpu_tot_ipc =      32.7192
gpu_tot_issued_cta = 1792
gpu_occupancy = 75.8699% 
gpu_tot_occupancy = 78.3165% 
max_total_param_size = 0
gpu_stall_dramfull = 875616
gpu_stall_icnt2sh    = 1609824
partiton_level_parallism =       1.6104
partiton_level_parallism_total  =       2.1328
partiton_level_parallism_util =       2.0742
partiton_level_parallism_util_total  =       2.8250
L2_BW  =     135.8174 GB/Sec
L2_BW_total  =     137.2283 GB/Sec
gpu_total_sim_rate=22379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 803304
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 81397, Miss = 69740, Miss_rate = 0.857, Pending_hits = 5932, Reservation_fails = 324434
	L1D_cache_core[1]: Access = 79553, Miss = 68306, Miss_rate = 0.859, Pending_hits = 5888, Reservation_fails = 327411
	L1D_cache_core[2]: Access = 80129, Miss = 68803, Miss_rate = 0.859, Pending_hits = 5780, Reservation_fails = 326992
	L1D_cache_core[3]: Access = 82641, Miss = 70758, Miss_rate = 0.856, Pending_hits = 6051, Reservation_fails = 327329
	L1D_cache_core[4]: Access = 81402, Miss = 69909, Miss_rate = 0.859, Pending_hits = 5901, Reservation_fails = 328964
	L1D_cache_core[5]: Access = 78321, Miss = 67246, Miss_rate = 0.859, Pending_hits = 5727, Reservation_fails = 318295
	L1D_cache_core[6]: Access = 76446, Miss = 65610, Miss_rate = 0.858, Pending_hits = 5673, Reservation_fails = 316019
	L1D_cache_core[7]: Access = 81090, Miss = 69577, Miss_rate = 0.858, Pending_hits = 5919, Reservation_fails = 325713
	L1D_cache_core[8]: Access = 83508, Miss = 72092, Miss_rate = 0.863, Pending_hits = 6082, Reservation_fails = 332855
	L1D_cache_core[9]: Access = 78557, Miss = 67583, Miss_rate = 0.860, Pending_hits = 5764, Reservation_fails = 322477
	L1D_cache_core[10]: Access = 80442, Miss = 69079, Miss_rate = 0.859, Pending_hits = 5870, Reservation_fails = 331090
	L1D_cache_core[11]: Access = 83670, Miss = 71849, Miss_rate = 0.859, Pending_hits = 6017, Reservation_fails = 328620
	L1D_cache_core[12]: Access = 82859, Miss = 71072, Miss_rate = 0.858, Pending_hits = 5962, Reservation_fails = 337836
	L1D_cache_core[13]: Access = 83438, Miss = 71454, Miss_rate = 0.856, Pending_hits = 6125, Reservation_fails = 330883
	L1D_cache_core[14]: Access = 83308, Miss = 71602, Miss_rate = 0.859, Pending_hits = 6081, Reservation_fails = 334281
	L1D_total_cache_accesses = 1216761
	L1D_total_cache_misses = 1044680
	L1D_total_cache_miss_rate = 0.8586
	L1D_total_cache_pending_hits = 88772
	L1D_total_cache_reservation_fails = 4913199
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 100352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 653484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4873588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 391196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 801830
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 822915
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 100352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393846
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 803304

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4153824
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47786
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 671978
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 39611
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2174, 1988, 1946, 1953, 2480, 2592, 2315, 2219, 2238, 2345, 2442, 2163, 2259, 2256, 2050, 2345, 1848, 2137, 2032, 1787, 1937, 1578, 1840, 1488, 2346, 2049, 1949, 2093, 2097, 2220, 2244, 1940, 2035, 2314, 2520, 1904, 1915, 2266, 1923, 2182, 1837, 1897, 1979, 1545, 2177, 2009, 1585, 2281, 
gpgpu_n_tot_thrd_icount = 47836672
gpgpu_n_tot_w_icount = 1494896
gpgpu_n_stall_shd_mem = 5398161
# of global memory access: 5797815
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 653484
gpgpu_n_mem_write_global = 393846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1929022
gpgpu_n_store_insn = 647948
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4581054
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 813853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9974934	W0_Idle:152861	W0_Scoreboard:2562471	W1:336559	W2:163962	W3:106316	W4:78491	W5:61458	W6:53681	W7:46038	W8:40279	W9:34949	W10:28958	W11:26577	W12:22637	W13:21021	W14:18045	W15:17367	W16:14016	W17:14318	W18:13116	W19:13135	W20:13460	W21:14802	W22:15322	W23:13486	W24:13244	W25:10857	W26:7788	W27:4686	W28:2453	W29:1023	W30:99	W31:33	W32:286720
single_issue_nums: WS0:744403	WS1:750493	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5227872 {8:653484,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15769936 {40:393633,72:68,136:145,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104557440 {40:2613936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3154792 {8:394349,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1827 
max_icnt2mem_latency = 1448 
maxmrqlatency = 1019 
max_icnt2sh_latency = 316 
averagemflatency = 430 
avg_icnt2mem_latency = 91 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 109 
mrq_lat_table:87272 	31759 	21978 	16479 	102003 	22060 	13685 	7081 	2721 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	566917 	1597494 	804217 	39687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	191004 	112078 	257048 	381475 	104614 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75830 	86966 	99498 	170029 	1524380 	1051362 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	800 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       105        96        96        96       152       216       124       112        76        64        60        56 
dram[1]:       128       128       116       128        96        87       104       108       168       152        68       120        76        72        84        56 
dram[2]:       128       128       128       128       124       116       108        88       216       128       113        84        68        76        60        64 
dram[3]:       128       128       120       128       128        88       116       108       168       164        96        72        64        72        60        48 
dram[4]:       116       128       109       128       128       100       120        84       156       145       112        69        80        64        52        80 
dram[5]:       124       120       128       128       128        78       116        92       164       128        64        84        88        80        68        52 
maximum service time to same row:
dram[0]:     16920      9742     11746     15523     11595      8848     14159     25049     40487     48359     15595     14589     12606     14794     17706     16410 
dram[1]:     12387     14785     25870     19039      9769      8187     18017     13124     48901     52188     21205     11063     21614     12740     22781     15525 
dram[2]:     15932     13378     19655     18426     10508      9077     27172     11786     33847     43003     12983     11913     17057     15104     11385      9663 
dram[3]:     11906     11473     12032     12593     15957      8553     13086     17626     32875     43281      8301     15090     16029     17053     17423     16431 
dram[4]:     14680      9424     14581     11132     11378      9643     28866     13905     35656     44861     13675     24500     16126     13671     14844     22905 
dram[5]:     19357     15400     19003     12864      7623     10046      9834     14628     48846     44273     17133     11890     16706     12647     14119     15170 
average row accesses per activate:
dram[0]:  8.105990  7.804494  7.732777  7.790541  6.790000  6.966797  9.686869 12.137614 15.434783 15.731250  8.353982  7.884058  6.764331  6.995671  7.535280  7.119221 
dram[1]:  8.690537  7.682105  8.301887  7.735808  6.884058  6.863198 10.970213 11.634454 15.375757 15.833333  8.719595  7.582888  6.668699  6.750000  7.366162  7.162621 
dram[2]:  8.569307  7.773832  7.840086  7.005425  7.254777  6.755793 11.221757  9.526814 20.147825 15.467337  8.264264  7.176056  6.974138  6.616807  6.757050  6.514870 
dram[3]:  8.380000  8.421286  7.938398  7.450191  7.225000  6.773879  9.547038 10.718518 15.325714 15.176796  7.836565  7.102941  6.503817  6.698113  6.961276  6.610548 
dram[4]:  8.945498  8.026906  8.362613  7.670061  7.205451  6.920635 10.034091 10.655303 15.954803 15.089385  8.238390  7.444737  6.528409  6.853466  7.090487  6.887417 
dram[5]:  8.917098  7.773913  8.355769  8.010917  7.476923  6.817444 11.401673 11.384297 15.590362 18.226950  8.657895  7.986226  6.660000  7.231277  7.392765  7.425373 
average row locality = 305371/37516 = 8.139753
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       266       278       346       324       355       350       166       137        16        13       191       203       301       327       284       251 
dram[1]:       278       315       318       313       330       343       141       139        13        23       179       218       304       335       267       283 
dram[2]:       307       329       330       346       355       388       145       184         8        21       186       226       318       361       282       303 
dram[3]:       307       297       335       352       359       337       153       140        15        20       201       235       328       324       308       268 
dram[4]:       299       302       337       341       337       347       162       143        13        25       199       228       311       342       286       301 
dram[5]:       278       323       329       337       334       318       150       152        22         9       219       223       324       348       245       263 
total dram writes = 23522
bank skew: 388/8 = 48.50
chip skew: 4089/3799 = 1.08
average mf latency per bank:
dram[0]:      30491     24991     22623     21346     24274     21932     75810     76880   2479249   2537893    100990     71609     22967     18340     25176     24561
dram[1]:      27249     22781     23130     22825     24516     22507     80406     80438   2897360   1540237    100708     70337     21187     18403     25012     22818
dram[2]:      26056     36848     23643     34037     23251    127296     79916     96021   4728849   2709855     99377    108364     20823     27839     25063     35103
dram[3]:      27397     24027     24028     19329     23658     22856     78037     80571   2691316   1647932     96906     61945     21639     18382     23687     23222
dram[4]:      25607     23737     21222     20625     23123     22732     69057     76491   2830417   1391398     78541     65970     21450     18172     23469     21585
dram[5]:      26662     23571     21681     22289     22345     25315     71308     74201   1571893   4101281     67034     71769     18956     18583     25874     25406
maximum mf latency per bank:
dram[0]:       1427      1415      1420      1263      1481      1606      1571      1314      1297      1180      1297      1184      1548      1313      1428      1427
dram[1]:       1285      1690      1413      1552      1592      1573      1370      1438      1328      1306      1241      1460      1612      1368      1344      1447
dram[2]:       1426      1668      1383      1713      1603      1806      1599      1827      1196      1656      1332      1652      1420      1825      1438      1694
dram[3]:       1317      1490      1567      1392      1469      1431      1507      1413      1132      1160      1373      1431      1373      1306      1503      1398
dram[4]:       1468      1359      1314      1446      1514      1422      1383      1374      1193      1259      1411      1511      1448      1269      1358      1399
dram[5]:       1460      1464      1228      1325      1474      1679      1412      1454      1242      1276      1351      1525      1430      1394      1256      1341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648248 n_nop=584880 n_act=6098 n_pre=6082 n_ref_event=10413520 n_req=49634 n_rd=46367 n_rd_L2_A=0 n_write=0 n_wr_bk=5159 bw_util=0.159
n_activity=271308 dram_eff=0.3798
bk0: 3311a 618484i bk1: 3246a 618770i bk2: 3441a 617633i bk3: 3202a 617061i bk4: 3128a 618019i bk5: 3297a 617659i bk6: 2766a 626990i bk7: 2553a 630380i bk8: 2476a 635702i bk9: 2508a 635512i bk10: 2648a 627074i bk11: 2517a 627226i bk12: 2843a 618350i bk13: 2890a 618598i bk14: 2832a 620759i bk15: 2709a 620101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877322
Row_Buffer_Locality_read = 0.909763
Row_Buffer_Locality_write = 0.416896
Bank_Level_Parallism = 2.072627
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.359497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158970 
total_CMD = 648248 
util_bw = 103052 
Wasted_Col = 81194 
Wasted_Row = 36044 
Idle = 427958 

BW Util Bottlenecks: 
RCDc_limit = 38475 
RCDWRc_limit = 8772 
WTRc_limit = 8157 
RTWc_limit = 29963 
CCDLc_limit = 35909 
rwq = 0 
CCDLc_limit_alone = 29418 
WTRc_limit_alone = 7737 
RTWc_limit_alone = 23892 

Commands details: 
total_CMD = 648248 
n_nop = 584880 
Read = 46367 
Write = 0 
L2_Alloc = 0 
L2_WB = 5159 
n_act = 6098 
n_pre = 6082 
n_ref = 10413520 
n_req = 49634 
total_req = 51526 

Dual Bus Interface Util: 
issued_total_row = 12180 
issued_total_col = 51526 
Row_Bus_Util =  0.018789 
CoL_Bus_Util = 0.079485 
Either_Row_CoL_Bus_Util = 0.097753 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.005334 
queue_avg = 2.337425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648248 n_nop=585201 n_act=6029 n_pre=6013 n_ref_event=0 n_req=49455 n_rd=46216 n_rd_L2_A=0 n_write=0 n_wr_bk=5154 bw_util=0.1585
n_activity=270775 dram_eff=0.3794
bk0: 3176a 621903i bk1: 3404a 618033i bk2: 3281a 618858i bk3: 3298a 617040i bk4: 3069a 617702i bk5: 3284a 616223i bk6: 2480a 629867i bk7: 2672a 630044i bk8: 2528a 636811i bk9: 2648a 635115i bk10: 2416a 629652i bk11: 2618a 626196i bk12: 2944a 617435i bk13: 3008a 617192i bk14: 2676a 623321i bk15: 2714a 622532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878233
Row_Buffer_Locality_read = 0.910897
Row_Buffer_Locality_write = 0.412164
Bank_Level_Parallism = 2.035355
Bank_Level_Parallism_Col = 1.988334
Bank_Level_Parallism_Ready = 1.333417
write_to_read_ratio_blp_rw_average = 0.264674
GrpLevelPara = 1.456296 

BW Util details:
bwutil = 0.158489 
total_CMD = 648248 
util_bw = 102740 
Wasted_Col = 80914 
Wasted_Row = 35781 
Idle = 428813 

BW Util Bottlenecks: 
RCDc_limit = 37695 
RCDWRc_limit = 8640 
WTRc_limit = 8019 
RTWc_limit = 29883 
CCDLc_limit = 35710 
rwq = 0 
CCDLc_limit_alone = 29285 
WTRc_limit_alone = 7552 
RTWc_limit_alone = 23925 

Commands details: 
total_CMD = 648248 
n_nop = 585201 
Read = 46216 
Write = 0 
L2_Alloc = 0 
L2_WB = 5154 
n_act = 6029 
n_pre = 6013 
n_ref = 0 
n_req = 49455 
total_req = 51370 

Dual Bus Interface Util: 
issued_total_row = 12042 
issued_total_col = 51370 
Row_Bus_Util =  0.018576 
CoL_Bus_Util = 0.079244 
Either_Row_CoL_Bus_Util = 0.097258 
Issued_on_Two_Bus_Simul_Util = 0.000563 
issued_two_Eff = 0.005789 
queue_avg = 2.281472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648248 n_nop=580127 n_act=6687 n_pre=6671 n_ref_event=15200 n_req=53078 n_rd=49624 n_rd_L2_A=0 n_write=0 n_wr_bk=5472 bw_util=0.17
n_activity=296586 dram_eff=0.3715
bk0: 3232a 619458i bk1: 3890a 615741i bk2: 3439a 617607i bk3: 3596a 614317i bk4: 3156a 618814i bk5: 3482a 615204i bk6: 2576a 629495i bk7: 2900a 627139i bk8: 2312a 637366i bk9: 3064a 633466i bk10: 2576a 628054i bk11: 2841a 622692i bk12: 2908a 619696i bk13: 3546a 612602i bk14: 2880a 621148i bk15: 3226a 616417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874147
Row_Buffer_Locality_read = 0.907101
Row_Buffer_Locality_write = 0.400695
Bank_Level_Parallism = 1.991405
Bank_Level_Parallism_Col = 1.942927
Bank_Level_Parallism_Ready = 1.323539
write_to_read_ratio_blp_rw_average = 0.260766
GrpLevelPara = 1.424068 

BW Util details:
bwutil = 0.169984 
total_CMD = 648248 
util_bw = 110192 
Wasted_Col = 89903 
Wasted_Row = 40391 
Idle = 407762 

BW Util Bottlenecks: 
RCDc_limit = 42876 
RCDWRc_limit = 9686 
WTRc_limit = 8974 
RTWc_limit = 32355 
CCDLc_limit = 39955 
rwq = 0 
CCDLc_limit_alone = 32584 
WTRc_limit_alone = 8450 
RTWc_limit_alone = 25508 

Commands details: 
total_CMD = 648248 
n_nop = 580127 
Read = 49624 
Write = 0 
L2_Alloc = 0 
L2_WB = 5472 
n_act = 6687 
n_pre = 6671 
n_ref = 15200 
n_req = 53078 
total_req = 55096 

Dual Bus Interface Util: 
issued_total_row = 13358 
issued_total_col = 55096 
Row_Bus_Util =  0.020606 
CoL_Bus_Util = 0.084992 
Either_Row_CoL_Bus_Util = 0.105085 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.004888 
queue_avg = 2.380910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648248 n_nop=581211 n_act=6576 n_pre=6560 n_ref_event=0 n_req=52330 n_rd=48902 n_rd_L2_A=0 n_write=0 n_wr_bk=5383 bw_util=0.1675
n_activity=281977 dram_eff=0.385
bk0: 3536a 617699i bk1: 3572a 619881i bk2: 3616a 616066i bk3: 3597a 613941i bk4: 3192a 617136i bk5: 3208a 617152i bk6: 2621a 626595i bk7: 2803a 628240i bk8: 2672a 635092i bk9: 2736a 635413i bk10: 2636a 627189i bk11: 2672a 623195i bk12: 3050a 615344i bk13: 3188a 612023i bk14: 2804a 619932i bk15: 2999a 618111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874431
Row_Buffer_Locality_read = 0.907141
Row_Buffer_Locality_write = 0.407818
Bank_Level_Parallism = 2.104002
Bank_Level_Parallism_Col = 2.044935
Bank_Level_Parallism_Ready = 1.342587
write_to_read_ratio_blp_rw_average = 0.262538
GrpLevelPara = 1.485895 

BW Util details:
bwutil = 0.167482 
total_CMD = 648248 
util_bw = 108570 
Wasted_Col = 84596 
Wasted_Row = 36984 
Idle = 418098 

BW Util Bottlenecks: 
RCDc_limit = 40781 
RCDWRc_limit = 9188 
WTRc_limit = 9086 
RTWc_limit = 32922 
CCDLc_limit = 38140 
rwq = 0 
CCDLc_limit_alone = 31147 
WTRc_limit_alone = 8548 
RTWc_limit_alone = 26467 

Commands details: 
total_CMD = 648248 
n_nop = 581211 
Read = 48902 
Write = 0 
L2_Alloc = 0 
L2_WB = 5383 
n_act = 6576 
n_pre = 6560 
n_ref = 0 
n_req = 52330 
total_req = 54285 

Dual Bus Interface Util: 
issued_total_row = 13136 
issued_total_col = 54285 
Row_Bus_Util =  0.020264 
CoL_Bus_Util = 0.083741 
Either_Row_CoL_Bus_Util = 0.103413 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.005728 
queue_avg = 2.471147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648248 n_nop=582761 n_act=6297 n_pre=6281 n_ref_event=0 n_req=51320 n_rd=47951 n_rd_L2_A=0 n_write=0 n_wr_bk=5348 bw_util=0.1644
n_activity=272133 dram_eff=0.3917
bk0: 3520a 618885i bk1: 3325a 616508i bk2: 3474a 616410i bk3: 3510a 616961i bk4: 3164a 616212i bk5: 3218a 616436i bk6: 2539a 628611i bk7: 2710a 626917i bk8: 2816a 634469i bk9: 2688a 635545i bk10: 2477a 626131i bk11: 2612a 623387i bk12: 3112a 615161i bk13: 3120a 617245i bk14: 2797a 621449i bk15: 2869a 621764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877475
Row_Buffer_Locality_read = 0.909991
Row_Buffer_Locality_write = 0.414663
Bank_Level_Parallism = 2.126891
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.364982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.164440 
total_CMD = 648248 
util_bw = 106598 
Wasted_Col = 81615 
Wasted_Row = 34761 
Idle = 425274 

BW Util Bottlenecks: 
RCDc_limit = 38454 
RCDWRc_limit = 8827 
WTRc_limit = 8495 
RTWc_limit = 33036 
CCDLc_limit = 37150 
rwq = 0 
CCDLc_limit_alone = 30166 
WTRc_limit_alone = 8029 
RTWc_limit_alone = 26518 

Commands details: 
total_CMD = 648248 
n_nop = 582761 
Read = 47951 
Write = 0 
L2_Alloc = 0 
L2_WB = 5348 
n_act = 6297 
n_pre = 6281 
n_ref = 0 
n_req = 51320 
total_req = 53299 

Dual Bus Interface Util: 
issued_total_row = 12578 
issued_total_col = 53299 
Row_Bus_Util =  0.019403 
CoL_Bus_Util = 0.082220 
Either_Row_CoL_Bus_Util = 0.101022 
Issued_on_Two_Bus_Simul_Util = 0.000602 
issued_two_Eff = 0.005955 
queue_avg = 2.468065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648248 n_nop=585383 n_act=5875 n_pre=5859 n_ref_event=0 n_req=49554 n_rd=46317 n_rd_L2_A=0 n_write=0 n_wr_bk=5138 bw_util=0.1588
n_activity=268131 dram_eff=0.3838
bk0: 3218a 619966i bk1: 3327a 619130i bk2: 3240a 619764i bk3: 3413a 618116i bk4: 3134a 619873i bk5: 3113a 618249i bk6: 2621a 629238i bk7: 2649a 628149i bk8: 2576a 635373i bk9: 2564a 637061i bk10: 2440a 627340i bk11: 2693a 625473i bk12: 2978a 614039i bk13: 2950a 617169i bk14: 2644a 623662i bk15: 2757a 621275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881624
Row_Buffer_Locality_read = 0.913164
Row_Buffer_Locality_write = 0.430337
Bank_Level_Parallism = 2.076441
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.349592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158751 
total_CMD = 648248 
util_bw = 102910 
Wasted_Col = 79759 
Wasted_Row = 34654 
Idle = 430925 

BW Util Bottlenecks: 
RCDc_limit = 36981 
RCDWRc_limit = 8461 
WTRc_limit = 7736 
RTWc_limit = 30801 
CCDLc_limit = 36071 
rwq = 0 
CCDLc_limit_alone = 29498 
WTRc_limit_alone = 7291 
RTWc_limit_alone = 24673 

Commands details: 
total_CMD = 648248 
n_nop = 585383 
Read = 46317 
Write = 0 
L2_Alloc = 0 
L2_WB = 5138 
n_act = 5875 
n_pre = 5859 
n_ref = 0 
n_req = 49554 
total_req = 51455 

Dual Bus Interface Util: 
issued_total_row = 11734 
issued_total_col = 51455 
Row_Bus_Util =  0.018101 
CoL_Bus_Util = 0.079375 
Either_Row_CoL_Bus_Util = 0.096977 
Issued_on_Two_Bus_Simul_Util = 0.000500 
issued_two_Eff = 0.005154 
queue_avg = 2.377442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37744

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250337, Miss = 39830, Miss_rate = 0.159, Pending_hits = 27, Reservation_fails = 109
L2_cache_bank[1]: Access = 244436, Miss = 37646, Miss_rate = 0.154, Pending_hits = 51, Reservation_fails = 472
L2_cache_bank[2]: Access = 248434, Miss = 36265, Miss_rate = 0.146, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[3]: Access = 246510, Miss = 37549, Miss_rate = 0.152, Pending_hits = 54, Reservation_fails = 114
L2_cache_bank[4]: Access = 251254, Miss = 37416, Miss_rate = 0.149, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 284681, Miss = 61630, Miss_rate = 0.216, Pending_hits = 61, Reservation_fails = 117
L2_cache_bank[6]: Access = 251455, Miss = 38843, Miss_rate = 0.154, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[7]: Access = 246773, Miss = 40407, Miss_rate = 0.164, Pending_hits = 39, Reservation_fails = 113
L2_cache_bank[8]: Access = 246296, Miss = 39384, Miss_rate = 0.160, Pending_hits = 40, Reservation_fails = 11
L2_cache_bank[9]: Access = 246635, Miss = 39437, Miss_rate = 0.160, Pending_hits = 47, Reservation_fails = 4
L2_cache_bank[10]: Access = 244623, Miss = 37388, Miss_rate = 0.153, Pending_hits = 24, Reservation_fails = 4
L2_cache_bank[11]: Access = 247181, Miss = 38062, Miss_rate = 0.154, Pending_hits = 14, Reservation_fails = 7
L2_total_cache_accesses = 3008615
L2_total_cache_misses = 483857
L2_total_cache_miss_rate = 0.1608
L2_total_cache_pending_hits = 425
L2_total_cache_reservation_fails = 963
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2328311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 217405
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 195756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182336
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2613936
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 394349
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 463
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.430
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=3008615
icnt_total_pkts_simt_to_mem=1047923
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.546
	minimum = 5
	maximum = 388
Network latency average = 66.9487
	minimum = 5
	maximum = 388
Slowest packet = 3850573
Flit latency average = 66.9487
	minimum = 5
	maximum = 388
Slowest flit = 3851076
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.28421
	minimum = 0.100298 (at node 3)
	maximum = 0.522641 (at node 21)
Accepted packet rate average = 0.28421
	minimum = 0.128595 (at node 22)
	maximum = 0.426926 (at node 10)
Injected flit rate average = 0.28421
	minimum = 0.100298 (at node 3)
	maximum = 0.522641 (at node 21)
Accepted flit rate average= 0.28421
	minimum = 0.128595 (at node 22)
	maximum = 0.426926 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 44.6337 (7 samples)
	minimum = 5 (7 samples)
	maximum = 341.143 (7 samples)
Network latency average = 41.0862 (7 samples)
	minimum = 5 (7 samples)
	maximum = 338.571 (7 samples)
Flit latency average = 41.0852 (7 samples)
	minimum = 5 (7 samples)
	maximum = 338.571 (7 samples)
Fragmentation average = 2.14447e-05 (7 samples)
	minimum = 0 (7 samples)
	maximum = 31.4286 (7 samples)
Injected packet rate average = 0.168647 (7 samples)
	minimum = 0.0681388 (7 samples)
	maximum = 0.34741 (7 samples)
Accepted packet rate average = 0.168647 (7 samples)
	minimum = 0.0890198 (7 samples)
	maximum = 0.262093 (7 samples)
Injected flit rate average = 0.168661 (7 samples)
	minimum = 0.0681541 (7 samples)
	maximum = 0.34741 (7 samples)
Accepted flit rate average = 0.168661 (7 samples)
	minimum = 0.0890378 (7 samples)
	maximum = 0.262093 (7 samples)
Injected packet size average = 1.00008 (7 samples)
Accepted packet size average = 1.00008 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 58 sec (718 sec)
gpgpu_simulation_rate = 22379 (inst/sec)
gpgpu_simulation_rate = 683 (cycle/sec)
gpgpu_silicon_slowdown = 1024890x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3519
gpu_sim_insn = 1247290
gpu_ipc =     354.4445
gpu_tot_sim_cycle = 494620
gpu_tot_sim_insn = 17315701
gpu_tot_ipc =      35.0081
gpu_tot_issued_cta = 2048
gpu_occupancy = 52.2678% 
gpu_tot_occupancy = 78.1715% 
max_total_param_size = 0
gpu_stall_dramfull = 875616
gpu_stall_icnt2sh    = 1609824
partiton_level_parallism =       0.2330
partiton_level_parallism_total  =       2.1193
partiton_level_parallism_util =       1.4261
partiton_level_parallism_util_total  =       2.8228
L2_BW  =      18.9499 GB/Sec
L2_BW_total  =     136.3868 GB/Sec
gpu_total_sim_rate=23883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 827020
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 81553, Miss = 69787, Miss_rate = 0.856, Pending_hits = 6034, Reservation_fails = 324434
	L1D_cache_core[1]: Access = 79715, Miss = 68353, Miss_rate = 0.857, Pending_hits = 5996, Reservation_fails = 327411
	L1D_cache_core[2]: Access = 80289, Miss = 68854, Miss_rate = 0.858, Pending_hits = 5882, Reservation_fails = 326992
	L1D_cache_core[3]: Access = 82787, Miss = 70802, Miss_rate = 0.855, Pending_hits = 6147, Reservation_fails = 327329
	L1D_cache_core[4]: Access = 81572, Miss = 69966, Miss_rate = 0.858, Pending_hits = 6003, Reservation_fails = 328964
	L1D_cache_core[5]: Access = 78487, Miss = 67298, Miss_rate = 0.857, Pending_hits = 5829, Reservation_fails = 318295
	L1D_cache_core[6]: Access = 76606, Miss = 65661, Miss_rate = 0.857, Pending_hits = 5769, Reservation_fails = 316019
	L1D_cache_core[7]: Access = 81254, Miss = 69623, Miss_rate = 0.857, Pending_hits = 6033, Reservation_fails = 325713
	L1D_cache_core[8]: Access = 83658, Miss = 72144, Miss_rate = 0.862, Pending_hits = 6166, Reservation_fails = 332855
	L1D_cache_core[9]: Access = 78727, Miss = 67638, Miss_rate = 0.859, Pending_hits = 5866, Reservation_fails = 322477
	L1D_cache_core[10]: Access = 80612, Miss = 69136, Miss_rate = 0.858, Pending_hits = 5966, Reservation_fails = 331090
	L1D_cache_core[11]: Access = 83846, Miss = 71903, Miss_rate = 0.858, Pending_hits = 6131, Reservation_fails = 328620
	L1D_cache_core[12]: Access = 83027, Miss = 71120, Miss_rate = 0.857, Pending_hits = 6076, Reservation_fails = 337836
	L1D_cache_core[13]: Access = 83620, Miss = 71518, Miss_rate = 0.855, Pending_hits = 6227, Reservation_fails = 330883
	L1D_cache_core[14]: Access = 83470, Miss = 71652, Miss_rate = 0.858, Pending_hits = 6183, Reservation_fails = 334281
	L1D_total_cache_accesses = 1219223
	L1D_total_cache_misses = 1045455
	L1D_total_cache_miss_rate = 0.8575
	L1D_total_cache_pending_hits = 90308
	L1D_total_cache_reservation_fails = 4913199
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4873588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 391252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 825546
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 825276
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393947
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 827020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4153824
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47786
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 671978
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 39611
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2194, 2008, 2010, 1973, 2500, 2612, 2335, 2239, 2338, 2445, 2542, 2263, 2359, 2356, 2150, 2445, 1888, 2177, 2072, 1827, 1977, 1618, 1880, 1561, 2426, 2129, 2029, 2173, 2177, 2300, 2324, 2020, 2115, 2394, 2600, 1984, 1995, 2346, 2003, 2262, 1857, 1917, 2032, 1565, 2197, 2029, 1605, 2301, 
gpgpu_n_tot_thrd_icount = 49219520
gpgpu_n_tot_w_icount = 1538110
gpgpu_n_stall_shd_mem = 5398161
# of global memory access: 5800277
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 654203
gpgpu_n_mem_write_global = 393947
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1994871
gpgpu_n_store_insn = 648049
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4581054
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 813853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9980785	W0_Idle:161992	W0_Scoreboard:2583711	W1:338813	W2:163962	W3:106316	W4:78491	W5:61458	W6:53681	W7:46038	W8:40279	W9:34949	W10:28958	W11:26577	W12:22637	W13:21021	W14:18045	W15:17367	W16:14016	W17:14318	W18:13116	W19:13135	W20:13460	W21:14802	W22:15322	W23:13486	W24:13244	W25:10857	W26:7788	W27:4686	W28:2453	W29:1023	W30:99	W31:33	W32:327680
single_issue_nums: WS0:766115	WS1:771995	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5233624 {8:654203,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15773976 {40:393734,72:68,136:145,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104672480 {40:2616812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3155600 {8:394450,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1827 
max_icnt2mem_latency = 1448 
maxmrqlatency = 1019 
max_icnt2sh_latency = 316 
averagemflatency = 429 
avg_icnt2mem_latency = 91 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 109 
mrq_lat_table:87644 	31950 	22123 	16557 	102202 	22060 	13685 	7081 	2721 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	569551 	1597837 	804217 	39687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	191824 	112078 	257048 	381475 	104614 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78559 	87214 	99498 	170029 	1524380 	1051362 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	131 	800 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       105        96        96        96       152       216       124       112        76        64        60        56 
dram[1]:       128       128       116       128        96        87       104       108       168       152        68       120        76        72        84        56 
dram[2]:       128       128       128       128       124       116       108        88       216       128       113        84        68        76        60        64 
dram[3]:       128       128       120       128       128        88       116       108       168       164        96        72        64        72        60        48 
dram[4]:       116       128       109       128       128       100       120        84       156       145       112        69        80        64        52        80 
dram[5]:       124       120       128       128       128        78       116        92       164       128        64        84        88        80        68        52 
maximum service time to same row:
dram[0]:     16920      9742     11746     15523     11595      8848     14159     25049     40487     48359     15595     14589     12606     14794     17706     16410 
dram[1]:     12387     14785     25870     19039      9769      8187     18017     13124     48901     52188     21205     11063     21614     12740     22781     15525 
dram[2]:     15932     13378     19655     18426     10508      9077     27172     11786     33847     43003     12983     11913     17057     15104     11385      9663 
dram[3]:     11906     11473     12032     12593     15957      8553     13086     17626     32875     43281      8301     15090     16029     17053     17423     16431 
dram[4]:     14680      9424     14581     11132     11378      9643     28866     13905     35656     44861     13675     24500     16126     13671     14844     22905 
dram[5]:     19357     15400     19003     12864      7623     10046      9834     14628     48846     44273     17133     11890     16706     12647     14119     15170 
average row accesses per activate:
dram[0]:  8.105990  7.795964  7.733333  7.782022  6.862000  7.025292  9.761744 12.229358 15.434783 15.658385  8.341176  7.884058  6.746300  6.982721  7.535280  7.119221 
dram[1]:  8.669211  7.682105  8.301176  7.721133  6.952479  6.934616 11.059322 11.670834 15.375757 15.833333  8.719595  7.582888  6.657201  6.750000  7.357683  7.140097 
dram[2]:  8.571782  7.763060  7.840086  7.000000  7.317125  6.836299 11.258333  9.567398 20.147825 15.467337  8.264264  7.176056  6.967742  6.616807  6.757050  6.514870 
dram[3]:  8.370288  8.411505  7.922290  7.450191  7.308333  6.846303  9.583333 10.792593 15.325714 15.176796  7.836565  7.102941  6.503817  6.693032  6.961276  6.610548 
dram[4]:  8.947867  8.017858  8.352809  7.670061  7.289308  7.015873 10.000000 10.665414 15.954803 15.089385  8.225308  7.444737  6.528409  6.836292  7.076212  6.881057 
dram[5]:  8.917098  7.773913  8.345324  8.002178  7.565790  6.914807 11.423237 11.375510 15.590362 18.226950  8.657895  7.986226  6.660000  7.217105  7.392765  7.409429 
average row locality = 306356/37581 = 8.151885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       266       278       346       324       355       350       166       137        16        13       191       203       302       328       284       251 
dram[1]:       278       315       318       313       330       343       141       139        13        23       179       218       304       335       267       284 
dram[2]:       307       329       330       346       355       388       145       184         8        21       186       226       318       361       282       303 
dram[3]:       307       297       335       352       359       337       153       140        15        20       201       235       328       324       308       268 
dram[4]:       299       302       337       341       337       347       162       143        13        25       199       228       311       343       286       301 
dram[5]:       278       323       329       337       334       318       150       152        22         9       219       223       324       348       245       263 
total dram writes = 23526
bank skew: 388/8 = 48.50
chip skew: 4089/3800 = 1.08
average mf latency per bank:
dram[0]:      30493     24995     22632     21351     24302     21967     75942     77026   2479488   2538430    100999     71614     22895     18284     25179     24561
dram[1]:      27258     22781     23136     22825     24549     22539     80565     80602   2897936   1540510    100711     70344     21187     18405     25016     22745
dram[2]:      26056     36848     23646     34040     23286    127331     80057     96143   4729653   2710096     99380    108371     20828     27839     25064     35103
dram[3]:      27402     24031     24034     19329     23686     22893     78165     80713   2691629   1648202     96909     61948     21639     18385     23687     23222
dram[4]:      25607     23747     21226     20625     23155     22768     69184     76642   2830644   1391517     78555     65976     21452     18125     23477     21588
dram[5]:      26662     23571     21684     22293     22382     25354     71453     74345   1572107   4101862     67037     71769     18959     18590     25874     25406
maximum mf latency per bank:
dram[0]:       1427      1415      1420      1263      1481      1606      1571      1314      1297      1180      1297      1184      1548      1313      1428      1427
dram[1]:       1285      1690      1413      1552      1592      1573      1370      1438      1328      1306      1241      1460      1612      1368      1344      1447
dram[2]:       1426      1668      1383      1713      1603      1806      1599      1827      1196      1656      1332      1652      1420      1825      1438      1694
dram[3]:       1317      1490      1567      1392      1469      1431      1507      1413      1132      1160      1373      1431      1373      1306      1503      1398
dram[4]:       1468      1359      1314      1446      1514      1422      1383      1374      1193      1259      1411      1511      1448      1269      1358      1399
dram[5]:       1460      1464      1228      1325      1474      1679      1412      1454      1242      1276      1351      1525      1430      1394      1256      1341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652892 n_nop=589338 n_act=6109 n_pre=6093 n_ref_event=10413520 n_req=49796 n_rd=46527 n_rd_L2_A=0 n_write=0 n_wr_bk=5163 bw_util=0.1583
n_activity=272144 dram_eff=0.3799
bk0: 3311a 623127i bk1: 3250a 623386i bk2: 3449a 622241i bk3: 3206a 621675i bk4: 3164a 622594i bk5: 3341a 622159i bk6: 2798a 631548i bk7: 2573a 634986i bk8: 2476a 640344i bk9: 2512a 640126i bk10: 2652a 631687i bk11: 2517a 631870i bk12: 2847a 622906i bk13: 2890a 623203i bk14: 2832a 625399i bk15: 2709a 624742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877500
Row_Buffer_Locality_read = 0.909880
Row_Buffer_Locality_write = 0.416641
Bank_Level_Parallism = 2.070309
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.358397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158342 
total_CMD = 652892 
util_bw = 103380 
Wasted_Col = 81413 
Wasted_Row = 36135 
Idle = 431964 

BW Util Bottlenecks: 
RCDc_limit = 38569 
RCDWRc_limit = 8778 
WTRc_limit = 8168 
RTWc_limit = 30000 
CCDLc_limit = 36006 
rwq = 0 
CCDLc_limit_alone = 29507 
WTRc_limit_alone = 7748 
RTWc_limit_alone = 23921 

Commands details: 
total_CMD = 652892 
n_nop = 589338 
Read = 46527 
Write = 0 
L2_Alloc = 0 
L2_WB = 5163 
n_act = 6109 
n_pre = 6093 
n_ref = 10413520 
n_req = 49796 
total_req = 51690 

Dual Bus Interface Util: 
issued_total_row = 12202 
issued_total_col = 51690 
Row_Bus_Util =  0.018689 
CoL_Bus_Util = 0.079171 
Either_Row_CoL_Bus_Util = 0.097342 
Issued_on_Two_Bus_Simul_Util = 0.000518 
issued_two_Eff = 0.005318 
queue_avg = 2.322623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652892 n_nop=589642 n_act=6042 n_pre=6026 n_ref_event=0 n_req=49631 n_rd=46388 n_rd_L2_A=0 n_write=0 n_wr_bk=5159 bw_util=0.1579
n_activity=271682 dram_eff=0.3795
bk0: 3184a 626480i bk1: 3404a 622674i bk2: 3289a 623465i bk3: 3298a 621658i bk4: 3109a 622226i bk5: 3328a 620734i bk6: 2512a 634419i bk7: 2704a 634574i bk8: 2528a 641449i bk9: 2648a 639756i bk10: 2416a 634294i bk11: 2618a 630843i bk12: 2944a 622060i bk13: 3008a 621840i bk14: 2680a 627939i bk15: 2718a 627127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878403
Row_Buffer_Locality_read = 0.911033
Row_Buffer_Locality_write = 0.411656
Bank_Level_Parallism = 2.033180
Bank_Level_Parallism_Col = 1.986219
Bank_Level_Parallism_Ready = 1.332384
write_to_read_ratio_blp_rw_average = 0.264125
GrpLevelPara = 1.455769 

BW Util details:
bwutil = 0.157904 
total_CMD = 652892 
util_bw = 103094 
Wasted_Col = 81131 
Wasted_Row = 35887 
Idle = 432780 

BW Util Bottlenecks: 
RCDc_limit = 37795 
RCDWRc_limit = 8662 
WTRc_limit = 8045 
RTWc_limit = 29920 
CCDLc_limit = 35784 
rwq = 0 
CCDLc_limit_alone = 29356 
WTRc_limit_alone = 7578 
RTWc_limit_alone = 23959 

Commands details: 
total_CMD = 652892 
n_nop = 589642 
Read = 46388 
Write = 0 
L2_Alloc = 0 
L2_WB = 5159 
n_act = 6042 
n_pre = 6026 
n_ref = 0 
n_req = 49631 
total_req = 51547 

Dual Bus Interface Util: 
issued_total_row = 12068 
issued_total_col = 51547 
Row_Bus_Util =  0.018484 
CoL_Bus_Util = 0.078952 
Either_Row_CoL_Bus_Util = 0.096877 
Issued_on_Two_Bus_Simul_Util = 0.000559 
issued_two_Eff = 0.005771 
queue_avg = 2.267033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652892 n_nop=584594 n_act=6696 n_pre=6680 n_ref_event=15200 n_req=53237 n_rd=49780 n_rd_L2_A=0 n_write=0 n_wr_bk=5475 bw_util=0.1693
n_activity=297332 dram_eff=0.3717
bk0: 3232a 624029i bk1: 3890a 620322i bk2: 3439a 622256i bk3: 3600a 618936i bk4: 3200a 623310i bk5: 3534a 619698i bk6: 2596a 634078i bk7: 2932a 631668i bk8: 2312a 642002i bk9: 3064a 638102i bk10: 2576a 632691i bk11: 2841a 627331i bk12: 2912a 624308i bk13: 3546a 617245i bk14: 2880a 625794i bk15: 3226a 621064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874354
Row_Buffer_Locality_read = 0.907232
Row_Buffer_Locality_write = 0.400926
Bank_Level_Parallism = 1.990411
Bank_Level_Parallism_Col = 1.941918
Bank_Level_Parallism_Ready = 1.322663
write_to_read_ratio_blp_rw_average = 0.260496
GrpLevelPara = 1.424109 

BW Util details:
bwutil = 0.169262 
total_CMD = 652892 
util_bw = 110510 
Wasted_Col = 90076 
Wasted_Row = 40454 
Idle = 411852 

BW Util Bottlenecks: 
RCDc_limit = 42955 
RCDWRc_limit = 9691 
WTRc_limit = 8999 
RTWc_limit = 32424 
CCDLc_limit = 40025 
rwq = 0 
CCDLc_limit_alone = 32642 
WTRc_limit_alone = 8474 
RTWc_limit_alone = 25566 

Commands details: 
total_CMD = 652892 
n_nop = 584594 
Read = 49780 
Write = 0 
L2_Alloc = 0 
L2_WB = 5475 
n_act = 6696 
n_pre = 6680 
n_ref = 15200 
n_req = 53237 
total_req = 55255 

Dual Bus Interface Util: 
issued_total_row = 13376 
issued_total_col = 55255 
Row_Bus_Util =  0.020487 
CoL_Bus_Util = 0.084631 
Either_Row_CoL_Bus_Util = 0.104608 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.004876 
queue_avg = 2.365916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36592
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652892 n_nop=585697 n_act=6583 n_pre=6567 n_ref_event=0 n_req=52474 n_rd=49046 n_rd_L2_A=0 n_write=0 n_wr_bk=5383 bw_util=0.1667
n_activity=282665 dram_eff=0.3851
bk0: 3540a 622315i bk1: 3576a 624496i bk2: 3624a 620650i bk3: 3597a 618582i bk4: 3232a 621698i bk5: 3252a 621674i bk6: 2641a 631180i bk7: 2823a 632847i bk8: 2672a 639733i bk9: 2736a 640055i bk10: 2636a 631832i bk11: 2672a 627839i bk12: 3050a 619990i bk13: 3192a 616639i bk14: 2804a 624579i bk15: 2999a 622758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874643
Row_Buffer_Locality_read = 0.907271
Row_Buffer_Locality_write = 0.407818
Bank_Level_Parallism = 2.102134
Bank_Level_Parallism_Col = 2.043031
Bank_Level_Parallism_Ready = 1.341718
write_to_read_ratio_blp_rw_average = 0.261950
GrpLevelPara = 1.485215 

BW Util details:
bwutil = 0.166732 
total_CMD = 652892 
util_bw = 108858 
Wasted_Col = 84745 
Wasted_Row = 37044 
Idle = 422245 

BW Util Bottlenecks: 
RCDc_limit = 40856 
RCDWRc_limit = 9188 
WTRc_limit = 9086 
RTWc_limit = 32922 
CCDLc_limit = 38220 
rwq = 0 
CCDLc_limit_alone = 31227 
WTRc_limit_alone = 8548 
RTWc_limit_alone = 26467 

Commands details: 
total_CMD = 652892 
n_nop = 585697 
Read = 49046 
Write = 0 
L2_Alloc = 0 
L2_WB = 5383 
n_act = 6583 
n_pre = 6567 
n_ref = 0 
n_req = 52474 
total_req = 54429 

Dual Bus Interface Util: 
issued_total_row = 13150 
issued_total_col = 54429 
Row_Bus_Util =  0.020141 
CoL_Bus_Util = 0.083366 
Either_Row_CoL_Bus_Util = 0.102919 
Issued_on_Two_Bus_Simul_Util = 0.000588 
issued_two_Eff = 0.005715 
queue_avg = 2.455147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652892 n_nop=587205 n_act=6311 n_pre=6295 n_ref_event=0 n_req=51491 n_rd=48120 n_rd_L2_A=0 n_write=0 n_wr_bk=5351 bw_util=0.1638
n_activity=273082 dram_eff=0.3916
bk0: 3520a 623456i bk1: 3337a 621083i bk2: 3478a 621020i bk3: 3510a 621604i bk4: 3204a 620766i bk5: 3266a 620975i bk6: 2560a 633150i bk7: 2734a 631470i bk8: 2816a 639106i bk9: 2688a 640186i bk10: 2481a 630746i bk11: 2612a 628032i bk12: 3112a 619810i bk13: 3124a 621803i bk14: 2805a 626032i bk15: 2873a 626376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877610
Row_Buffer_Locality_read = 0.910037
Row_Buffer_Locality_write = 0.414714
Bank_Level_Parallism = 2.124474
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.363835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.163797 
total_CMD = 652892 
util_bw = 106942 
Wasted_Col = 81867 
Wasted_Row = 34875 
Idle = 429208 

BW Util Bottlenecks: 
RCDc_limit = 38610 
RCDWRc_limit = 8833 
WTRc_limit = 8495 
RTWc_limit = 33071 
CCDLc_limit = 37234 
rwq = 0 
CCDLc_limit_alone = 30242 
WTRc_limit_alone = 8029 
RTWc_limit_alone = 26545 

Commands details: 
total_CMD = 652892 
n_nop = 587205 
Read = 48120 
Write = 0 
L2_Alloc = 0 
L2_WB = 5351 
n_act = 6311 
n_pre = 6295 
n_ref = 0 
n_req = 51491 
total_req = 53471 

Dual Bus Interface Util: 
issued_total_row = 12606 
issued_total_col = 53471 
Row_Bus_Util =  0.019308 
CoL_Bus_Util = 0.081899 
Either_Row_CoL_Bus_Util = 0.100609 
Issued_on_Two_Bus_Simul_Util = 0.000597 
issued_two_Eff = 0.005937 
queue_avg = 2.452750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45275
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=652892 n_nop=589832 n_act=5886 n_pre=5870 n_ref_event=0 n_req=49727 n_rd=46489 n_rd_L2_A=0 n_write=0 n_wr_bk=5139 bw_util=0.1582
n_activity=269004 dram_eff=0.3838
bk0: 3218a 624611i bk1: 3327a 623776i bk2: 3244a 624381i bk3: 3417a 622731i bk4: 3182a 624402i bk5: 3161a 622787i bk6: 2649a 633777i bk7: 2681a 632654i bk8: 2576a 640008i bk9: 2564a 641701i bk10: 2440a 631982i bk11: 2693a 630116i bk12: 2978a 618684i bk13: 2958a 621752i bk14: 2644a 628304i bk15: 2757a 625878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881815
Row_Buffer_Locality_read = 0.913270
Row_Buffer_Locality_write = 0.430204
Bank_Level_Parallism = 2.074183
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.348526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158152 
total_CMD = 652892 
util_bw = 103256 
Wasted_Col = 79947 
Wasted_Row = 34761 
Idle = 434928 

BW Util Bottlenecks: 
RCDc_limit = 37090 
RCDWRc_limit = 8467 
WTRc_limit = 7736 
RTWc_limit = 30814 
CCDLc_limit = 36155 
rwq = 0 
CCDLc_limit_alone = 29578 
WTRc_limit_alone = 7291 
RTWc_limit_alone = 24682 

Commands details: 
total_CMD = 652892 
n_nop = 589832 
Read = 46489 
Write = 0 
L2_Alloc = 0 
L2_WB = 5139 
n_act = 5886 
n_pre = 5870 
n_ref = 0 
n_req = 49727 
total_req = 51628 

Dual Bus Interface Util: 
issued_total_row = 11756 
issued_total_col = 51628 
Row_Bus_Util =  0.018006 
CoL_Bus_Util = 0.079076 
Either_Row_CoL_Bus_Util = 0.096586 
Issued_on_Two_Bus_Simul_Util = 0.000496 
issued_two_Eff = 0.005138 
queue_avg = 2.362483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250584, Miss = 39914, Miss_rate = 0.159, Pending_hits = 27, Reservation_fails = 109
L2_cache_bank[1]: Access = 244687, Miss = 37722, Miss_rate = 0.154, Pending_hits = 51, Reservation_fails = 472
L2_cache_bank[2]: Access = 248704, Miss = 36357, Miss_rate = 0.146, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[3]: Access = 246772, Miss = 37629, Miss_rate = 0.152, Pending_hits = 54, Reservation_fails = 114
L2_cache_bank[4]: Access = 251513, Miss = 37484, Miss_rate = 0.149, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 284929, Miss = 61718, Miss_rate = 0.217, Pending_hits = 61, Reservation_fails = 117
L2_cache_bank[6]: Access = 251681, Miss = 38915, Miss_rate = 0.155, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[7]: Access = 247014, Miss = 40479, Miss_rate = 0.164, Pending_hits = 39, Reservation_fails = 113
L2_cache_bank[8]: Access = 246534, Miss = 39461, Miss_rate = 0.160, Pending_hits = 40, Reservation_fails = 11
L2_cache_bank[9]: Access = 246885, Miss = 39530, Miss_rate = 0.160, Pending_hits = 47, Reservation_fails = 4
L2_cache_bank[10]: Access = 244862, Miss = 37468, Miss_rate = 0.153, Pending_hits = 24, Reservation_fails = 4
L2_cache_bank[11]: Access = 247427, Miss = 38154, Miss_rate = 0.154, Pending_hits = 14, Reservation_fails = 7
L2_total_cache_accesses = 3011592
L2_total_cache_misses = 484831
L2_total_cache_miss_rate = 0.1610
L2_total_cache_pending_hits = 425
L2_total_cache_reservation_fails = 963
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2330214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 218143
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 195856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182336
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2616812
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 394450
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 463
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.427
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=3011592
icnt_total_pkts_simt_to_mem=1048743
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.12062
	minimum = 5
	maximum = 11
Network latency average = 5.12062
	minimum = 5
	maximum = 11
Slowest packet = 4058821
Flit latency average = 5.12062
	minimum = 5
	maximum = 11
Slowest flit = 4059324
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039963
	minimum = 0.0133561 (at node 3)
	maximum = 0.0767263 (at node 17)
Accepted packet rate average = 0.039963
	minimum = 0.0173345 (at node 21)
	maximum = 0.066212 (at node 13)
Injected flit rate average = 0.039963
	minimum = 0.0133561 (at node 3)
	maximum = 0.0767263 (at node 17)
Accepted flit rate average= 0.039963
	minimum = 0.0173345 (at node 21)
	maximum = 0.066212 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.6946 (8 samples)
	minimum = 5 (8 samples)
	maximum = 299.875 (8 samples)
Network latency average = 36.5905 (8 samples)
	minimum = 5 (8 samples)
	maximum = 297.625 (8 samples)
Flit latency average = 36.5896 (8 samples)
	minimum = 5 (8 samples)
	maximum = 297.625 (8 samples)
Fragmentation average = 1.87641e-05 (8 samples)
	minimum = 0 (8 samples)
	maximum = 27.5 (8 samples)
Injected packet rate average = 0.152562 (8 samples)
	minimum = 0.0612909 (8 samples)
	maximum = 0.313574 (8 samples)
Accepted packet rate average = 0.152562 (8 samples)
	minimum = 0.0800591 (8 samples)
	maximum = 0.237608 (8 samples)
Injected flit rate average = 0.152574 (8 samples)
	minimum = 0.0613044 (8 samples)
	maximum = 0.313574 (8 samples)
Accepted flit rate average = 0.152574 (8 samples)
	minimum = 0.0800749 (8 samples)
	maximum = 0.237608 (8 samples)
Injected packet size average = 1.00008 (8 samples)
Accepted packet size average = 1.00008 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 5 sec (725 sec)
gpgpu_simulation_rate = 23883 (inst/sec)
gpgpu_simulation_rate = 682 (cycle/sec)
gpgpu_silicon_slowdown = 1026392x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff8a405d00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff8a405dd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 2632
gpu_sim_insn = 1245214
gpu_ipc =     473.1056
gpu_tot_sim_cycle = 497252
gpu_tot_sim_insn = 18560915
gpu_tot_ipc =      37.3270
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.6082% 
gpu_tot_occupancy = 78.1844% 
max_total_param_size = 0
gpu_stall_dramfull = 875616
gpu_stall_icnt2sh    = 1609824
partiton_level_parallism =       0.1964
partiton_level_parallism_total  =       2.1091
partiton_level_parallism_util =       1.9363
partiton_level_parallism_util_total  =       2.8222
L2_BW  =      17.5489 GB/Sec
L2_BW_total  =     135.7578 GB/Sec
gpu_total_sim_rate=25425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 849564
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 81695, Miss = 69825, Miss_rate = 0.855, Pending_hits = 6136, Reservation_fails = 324434
	L1D_cache_core[1]: Access = 79851, Miss = 68387, Miss_rate = 0.856, Pending_hits = 6098, Reservation_fails = 327411
	L1D_cache_core[2]: Access = 80425, Miss = 68888, Miss_rate = 0.857, Pending_hits = 5984, Reservation_fails = 326992
	L1D_cache_core[3]: Access = 82923, Miss = 70836, Miss_rate = 0.854, Pending_hits = 6249, Reservation_fails = 327329
	L1D_cache_core[4]: Access = 81708, Miss = 70000, Miss_rate = 0.857, Pending_hits = 6105, Reservation_fails = 328964
	L1D_cache_core[5]: Access = 78623, Miss = 67332, Miss_rate = 0.856, Pending_hits = 5931, Reservation_fails = 318295
	L1D_cache_core[6]: Access = 76750, Miss = 65697, Miss_rate = 0.856, Pending_hits = 5877, Reservation_fails = 316019
	L1D_cache_core[7]: Access = 81390, Miss = 69657, Miss_rate = 0.856, Pending_hits = 6135, Reservation_fails = 325713
	L1D_cache_core[8]: Access = 83794, Miss = 72178, Miss_rate = 0.861, Pending_hits = 6268, Reservation_fails = 332855
	L1D_cache_core[9]: Access = 78863, Miss = 67672, Miss_rate = 0.858, Pending_hits = 5968, Reservation_fails = 322477
	L1D_cache_core[10]: Access = 80748, Miss = 69170, Miss_rate = 0.857, Pending_hits = 6068, Reservation_fails = 331090
	L1D_cache_core[11]: Access = 83982, Miss = 71937, Miss_rate = 0.857, Pending_hits = 6233, Reservation_fails = 328620
	L1D_cache_core[12]: Access = 83163, Miss = 71154, Miss_rate = 0.856, Pending_hits = 6178, Reservation_fails = 337836
	L1D_cache_core[13]: Access = 83756, Miss = 71552, Miss_rate = 0.854, Pending_hits = 6329, Reservation_fails = 330883
	L1D_cache_core[14]: Access = 83606, Miss = 71686, Miss_rate = 0.857, Pending_hits = 6285, Reservation_fails = 334281
	L1D_total_cache_accesses = 1221277
	L1D_total_cache_misses = 1045971
	L1D_total_cache_miss_rate = 0.8565
	L1D_total_cache_pending_hits = 91844
	L1D_total_cache_reservation_fails = 4913199
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 129024
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 91452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4873588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 391253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 848090
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 827328
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 129024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393949
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 849564

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4153824
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47786
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 671978
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 39611
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2254, 2068, 2070, 2033, 2560, 2672, 2395, 2299, 2398, 2505, 2602, 2323, 2419, 2416, 2210, 2505, 1948, 2237, 2132, 1887, 2037, 1678, 1940, 1621, 2486, 2189, 2089, 2233, 2270, 2360, 2384, 2080, 2175, 2454, 2660, 2044, 2055, 2406, 2063, 2322, 1897, 1957, 2072, 1605, 2237, 2069, 1645, 2341, 
gpgpu_n_tot_thrd_icount = 50531296
gpgpu_n_tot_w_icount = 1579103
gpgpu_n_stall_shd_mem = 5398161
# of global memory access: 5802331
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 654718
gpgpu_n_mem_write_global = 393949
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2060411
gpgpu_n_store_insn = 648051
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4581054
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 813853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9986413	W0_Idle:163206	W0_Scoreboard:2589666	W1:338846	W2:163962	W3:106316	W4:78491	W5:61458	W6:53681	W7:46038	W8:40279	W9:34949	W10:28958	W11:26577	W12:22637	W13:21021	W14:18045	W15:17367	W16:14016	W17:14318	W18:13116	W19:13135	W20:13460	W21:14802	W22:15322	W23:13486	W24:13244	W25:10857	W26:7788	W27:4686	W28:2453	W29:1023	W30:99	W31:33	W32:368640
single_issue_nums: WS0:786628	WS1:792475	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5237744 {8:654718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15774056 {40:393736,72:68,136:145,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104754880 {40:2618872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3155616 {8:394452,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1827 
max_icnt2mem_latency = 1448 
maxmrqlatency = 1019 
max_icnt2sh_latency = 316 
averagemflatency = 429 
avg_icnt2mem_latency = 91 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 109 
mrq_lat_table:87646 	31950 	22123 	16557 	102208 	22060 	13685 	7081 	2721 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	571605 	1597845 	804217 	39687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	192341 	112078 	257048 	381475 	104614 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	80621 	87214 	99498 	170029 	1524380 	1051362 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	135 	801 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       105        96        96        96       152       216       124       112        76        64        60        56 
dram[1]:       128       128       116       128        96        87       104       108       168       152        68       120        76        72        84        56 
dram[2]:       128       128       128       128       124       116       108        88       216       128       113        84        68        76        60        64 
dram[3]:       128       128       120       128       128        88       116       108       168       164        96        72        64        72        60        48 
dram[4]:       116       128       109       128       128       100       120        84       156       145       112        69        80        64        52        80 
dram[5]:       124       120       128       128       128        78       116        92       164       128        64        84        88        80        68        52 
maximum service time to same row:
dram[0]:     16920      9742     11746     15523     11595      8848     14159     25049     40487     48359     15595     14589     12606     14794     17706     16410 
dram[1]:     12387     14785     25870     19039      9769      8187     18017     13124     48901     52188     21205     11063     21614     12740     22781     15525 
dram[2]:     15932     13378     19655     18426     10508      9077     27172     11786     33847     43003     12983     11913     17057     15104     11385      9663 
dram[3]:     11906     11473     12032     12593     15957      8553     13086     17626     32875     43281      8301     15090     16029     17053     17423     16431 
dram[4]:     14680      9424     14581     11132     11378      9643     28866     13905     35656     44861     13675     24500     16126     13671     14844     22905 
dram[5]:     19357     15400     19003     12864      7623     10046      9834     14628     48846     44273     17133     11890     16706     12647     14119     15170 
average row accesses per activate:
dram[0]:  8.105990  7.795964  7.725572  7.782022  6.862000  7.025292  9.761744 12.229358 15.434783 15.658385  8.341176  7.884058  6.746300  6.982721  7.535280  7.119221 
dram[1]:  8.669211  7.682105  8.301176  7.721133  6.952479  6.934616 11.059322 11.670834 15.375757 15.833333  8.719595  7.582888  6.657201  6.750000  7.357683  7.140097 
dram[2]:  8.571782  7.763060  7.840086  7.000000  7.317125  6.836299 11.258333  9.567398 20.147825 15.467337  8.264264  7.176056  6.967742  6.616807  6.757050  6.514870 
dram[3]:  8.370288  8.411505  7.922290  7.450191  7.308333  6.846303  9.583333 10.792593 15.325714 15.176796  7.836565  7.102941  6.503817  6.693032  6.961276  6.610548 
dram[4]:  8.947867  8.008908  8.352809  7.670061  7.289308  7.015873 10.000000 10.665414 15.954803 15.089385  8.225308  7.444737  6.528409  6.836292  7.076212  6.881057 
dram[5]:  8.917098  7.773913  8.345324  8.002178  7.565790  6.914807 11.423237 11.375510 15.590362 18.226950  8.657895  7.986226  6.660000  7.217105  7.392765  7.409429 
average row locality = 306364/37583 = 8.151665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       266       278       346       324       355       350       166       137        16        13       191       203       302       328       284       251 
dram[1]:       278       315       318       313       330       343       141       139        13        23       179       218       304       335       267       284 
dram[2]:       307       329       330       346       355       388       145       184         8        21       186       226       318       361       282       303 
dram[3]:       307       297       335       352       359       337       153       140        15        20       201       235       328       324       308       268 
dram[4]:       299       302       337       341       337       347       162       143        13        25       199       228       311       343       286       301 
dram[5]:       278       323       329       337       334       318       150       152        22         9       219       223       324       348       245       263 
total dram writes = 23526
bank skew: 388/8 = 48.50
chip skew: 4089/3800 = 1.08
average mf latency per bank:
dram[0]:      30493     24995     22635     21351     24316     21982     76042     77149   2479488   2538430    100999     71614     22895     18284     25179     24561
dram[1]:      27258     22781     23136     22825     24564     22554     80684     80722   2897936   1540510    100711     70344     21187     18405     25016     22745
dram[2]:      26056     36848     23646     34040     23301    127348     80172     96234   4729653   2710096     99380    108371     20828     27839     25064     35103
dram[3]:      27402     24031     24034     19329     23701     22912     78274     80833   2691629   1648202     96909     61948     21639     18385     23687     23222
dram[4]:      25607     23751     21226     20625     23171     22787     69287     76759   2830644   1391517     78555     65976     21452     18125     23477     21588
dram[5]:      26662     23571     21684     22293     22398     25374     71565     74455   1572107   4101920     67037     71769     18959     18590     25874     25406
maximum mf latency per bank:
dram[0]:       1427      1415      1420      1263      1481      1606      1571      1314      1297      1180      1297      1184      1548      1313      1428      1427
dram[1]:       1285      1690      1413      1552      1592      1573      1370      1438      1328      1306      1241      1460      1612      1368      1344      1447
dram[2]:       1426      1668      1383      1713      1603      1806      1599      1827      1196      1656      1332      1652      1420      1825      1438      1694
dram[3]:       1317      1490      1567      1392      1469      1431      1507      1413      1132      1160      1373      1431      1373      1306      1503      1398
dram[4]:       1468      1359      1314      1446      1514      1422      1383      1374      1193      1259      1411      1511      1448      1269      1358      1399
dram[5]:       1460      1464      1228      1325      1474      1679      1412      1454      1242      1276      1351      1525      1430      1394      1256      1341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656365 n_nop=592805 n_act=6110 n_pre=6094 n_ref_event=10413520 n_req=49800 n_rd=46531 n_rd_L2_A=0 n_write=0 n_wr_bk=5163 bw_util=0.1575
n_activity=272196 dram_eff=0.3798
bk0: 3311a 626601i bk1: 3250a 626860i bk2: 3453a 625684i bk3: 3206a 625147i bk4: 3164a 626066i bk5: 3341a 625631i bk6: 2798a 635021i bk7: 2573a 638459i bk8: 2476a 643817i bk9: 2512a 643599i bk10: 2652a 635160i bk11: 2517a 635343i bk12: 2847a 626379i bk13: 2890a 626676i bk14: 2832a 628872i bk15: 2709a 628215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877490
Row_Buffer_Locality_read = 0.909867
Row_Buffer_Locality_write = 0.416641
Bank_Level_Parallism = 2.070141
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.358370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.157516 
total_CMD = 656365 
util_bw = 103388 
Wasted_Col = 81428 
Wasted_Row = 36147 
Idle = 435402 

BW Util Bottlenecks: 
RCDc_limit = 38581 
RCDWRc_limit = 8778 
WTRc_limit = 8168 
RTWc_limit = 30000 
CCDLc_limit = 36009 
rwq = 0 
CCDLc_limit_alone = 29510 
WTRc_limit_alone = 7748 
RTWc_limit_alone = 23921 

Commands details: 
total_CMD = 656365 
n_nop = 592805 
Read = 46531 
Write = 0 
L2_Alloc = 0 
L2_WB = 5163 
n_act = 6110 
n_pre = 6094 
n_ref = 10413520 
n_req = 49800 
total_req = 51694 

Dual Bus Interface Util: 
issued_total_row = 12204 
issued_total_col = 51694 
Row_Bus_Util =  0.018593 
CoL_Bus_Util = 0.078758 
Either_Row_CoL_Bus_Util = 0.096836 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.005318 
queue_avg = 2.310451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656365 n_nop=593115 n_act=6042 n_pre=6026 n_ref_event=0 n_req=49631 n_rd=46388 n_rd_L2_A=0 n_write=0 n_wr_bk=5159 bw_util=0.1571
n_activity=271682 dram_eff=0.3795
bk0: 3184a 629953i bk1: 3404a 626147i bk2: 3289a 626938i bk3: 3298a 625131i bk4: 3109a 625699i bk5: 3328a 624207i bk6: 2512a 637892i bk7: 2704a 638047i bk8: 2528a 644922i bk9: 2648a 643229i bk10: 2416a 637767i bk11: 2618a 634316i bk12: 2944a 625533i bk13: 3008a 625313i bk14: 2680a 631412i bk15: 2718a 630600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878403
Row_Buffer_Locality_read = 0.911033
Row_Buffer_Locality_write = 0.411656
Bank_Level_Parallism = 2.033180
Bank_Level_Parallism_Col = 1.986219
Bank_Level_Parallism_Ready = 1.332384
write_to_read_ratio_blp_rw_average = 0.264125
GrpLevelPara = 1.455769 

BW Util details:
bwutil = 0.157068 
total_CMD = 656365 
util_bw = 103094 
Wasted_Col = 81131 
Wasted_Row = 35887 
Idle = 436253 

BW Util Bottlenecks: 
RCDc_limit = 37795 
RCDWRc_limit = 8662 
WTRc_limit = 8045 
RTWc_limit = 29920 
CCDLc_limit = 35784 
rwq = 0 
CCDLc_limit_alone = 29356 
WTRc_limit_alone = 7578 
RTWc_limit_alone = 23959 

Commands details: 
total_CMD = 656365 
n_nop = 593115 
Read = 46388 
Write = 0 
L2_Alloc = 0 
L2_WB = 5159 
n_act = 6042 
n_pre = 6026 
n_ref = 0 
n_req = 49631 
total_req = 51547 

Dual Bus Interface Util: 
issued_total_row = 12068 
issued_total_col = 51547 
Row_Bus_Util =  0.018386 
CoL_Bus_Util = 0.078534 
Either_Row_CoL_Bus_Util = 0.096364 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.005771 
queue_avg = 2.255038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656365 n_nop=588067 n_act=6696 n_pre=6680 n_ref_event=15200 n_req=53237 n_rd=49780 n_rd_L2_A=0 n_write=0 n_wr_bk=5475 bw_util=0.1684
n_activity=297332 dram_eff=0.3717
bk0: 3232a 627502i bk1: 3890a 623795i bk2: 3439a 625729i bk3: 3600a 622409i bk4: 3200a 626783i bk5: 3534a 623171i bk6: 2596a 637551i bk7: 2932a 635141i bk8: 2312a 645475i bk9: 3064a 641575i bk10: 2576a 636164i bk11: 2841a 630804i bk12: 2912a 627781i bk13: 3546a 620718i bk14: 2880a 629267i bk15: 3226a 624537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874354
Row_Buffer_Locality_read = 0.907232
Row_Buffer_Locality_write = 0.400926
Bank_Level_Parallism = 1.990411
Bank_Level_Parallism_Col = 1.941918
Bank_Level_Parallism_Ready = 1.322663
write_to_read_ratio_blp_rw_average = 0.260496
GrpLevelPara = 1.424109 

BW Util details:
bwutil = 0.168367 
total_CMD = 656365 
util_bw = 110510 
Wasted_Col = 90076 
Wasted_Row = 40454 
Idle = 415325 

BW Util Bottlenecks: 
RCDc_limit = 42955 
RCDWRc_limit = 9691 
WTRc_limit = 8999 
RTWc_limit = 32424 
CCDLc_limit = 40025 
rwq = 0 
CCDLc_limit_alone = 32642 
WTRc_limit_alone = 8474 
RTWc_limit_alone = 25566 

Commands details: 
total_CMD = 656365 
n_nop = 588067 
Read = 49780 
Write = 0 
L2_Alloc = 0 
L2_WB = 5475 
n_act = 6696 
n_pre = 6680 
n_ref = 15200 
n_req = 53237 
total_req = 55255 

Dual Bus Interface Util: 
issued_total_row = 13376 
issued_total_col = 55255 
Row_Bus_Util =  0.020379 
CoL_Bus_Util = 0.084183 
Either_Row_CoL_Bus_Util = 0.104055 
Issued_on_Two_Bus_Simul_Util = 0.000507 
issued_two_Eff = 0.004876 
queue_avg = 2.353398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656365 n_nop=589170 n_act=6583 n_pre=6567 n_ref_event=0 n_req=52474 n_rd=49046 n_rd_L2_A=0 n_write=0 n_wr_bk=5383 bw_util=0.1658
n_activity=282665 dram_eff=0.3851
bk0: 3540a 625788i bk1: 3576a 627969i bk2: 3624a 624123i bk3: 3597a 622055i bk4: 3232a 625171i bk5: 3252a 625147i bk6: 2641a 634653i bk7: 2823a 636320i bk8: 2672a 643206i bk9: 2736a 643528i bk10: 2636a 635305i bk11: 2672a 631312i bk12: 3050a 623463i bk13: 3192a 620112i bk14: 2804a 628052i bk15: 2999a 626231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874643
Row_Buffer_Locality_read = 0.907271
Row_Buffer_Locality_write = 0.407818
Bank_Level_Parallism = 2.102134
Bank_Level_Parallism_Col = 2.043031
Bank_Level_Parallism_Ready = 1.341718
write_to_read_ratio_blp_rw_average = 0.261950
GrpLevelPara = 1.485215 

BW Util details:
bwutil = 0.165850 
total_CMD = 656365 
util_bw = 108858 
Wasted_Col = 84745 
Wasted_Row = 37044 
Idle = 425718 

BW Util Bottlenecks: 
RCDc_limit = 40856 
RCDWRc_limit = 9188 
WTRc_limit = 9086 
RTWc_limit = 32922 
CCDLc_limit = 38220 
rwq = 0 
CCDLc_limit_alone = 31227 
WTRc_limit_alone = 8548 
RTWc_limit_alone = 26467 

Commands details: 
total_CMD = 656365 
n_nop = 589170 
Read = 49046 
Write = 0 
L2_Alloc = 0 
L2_WB = 5383 
n_act = 6583 
n_pre = 6567 
n_ref = 0 
n_req = 52474 
total_req = 54429 

Dual Bus Interface Util: 
issued_total_row = 13150 
issued_total_col = 54429 
Row_Bus_Util =  0.020035 
CoL_Bus_Util = 0.082925 
Either_Row_CoL_Bus_Util = 0.102374 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.005715 
queue_avg = 2.442156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656365 n_nop=590672 n_act=6312 n_pre=6296 n_ref_event=0 n_req=51495 n_rd=48124 n_rd_L2_A=0 n_write=0 n_wr_bk=5351 bw_util=0.1629
n_activity=273134 dram_eff=0.3916
bk0: 3520a 626930i bk1: 3341a 624526i bk2: 3478a 624492i bk3: 3510a 625076i bk4: 3204a 624238i bk5: 3266a 624448i bk6: 2560a 636623i bk7: 2734a 634943i bk8: 2816a 642579i bk9: 2688a 643659i bk10: 2481a 634219i bk11: 2612a 631505i bk12: 3112a 623283i bk13: 3124a 625276i bk14: 2805a 629505i bk15: 2873a 629850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877600
Row_Buffer_Locality_read = 0.910024
Row_Buffer_Locality_write = 0.414714
Bank_Level_Parallism = 2.124299
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.363808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.162943 
total_CMD = 656365 
util_bw = 106950 
Wasted_Col = 81882 
Wasted_Row = 34887 
Idle = 432646 

BW Util Bottlenecks: 
RCDc_limit = 38622 
RCDWRc_limit = 8833 
WTRc_limit = 8495 
RTWc_limit = 33071 
CCDLc_limit = 37237 
rwq = 0 
CCDLc_limit_alone = 30245 
WTRc_limit_alone = 8029 
RTWc_limit_alone = 26545 

Commands details: 
total_CMD = 656365 
n_nop = 590672 
Read = 48124 
Write = 0 
L2_Alloc = 0 
L2_WB = 5351 
n_act = 6312 
n_pre = 6296 
n_ref = 0 
n_req = 51495 
total_req = 53475 

Dual Bus Interface Util: 
issued_total_row = 12608 
issued_total_col = 53475 
Row_Bus_Util =  0.019209 
CoL_Bus_Util = 0.081471 
Either_Row_CoL_Bus_Util = 0.100086 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.005937 
queue_avg = 2.439889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656365 n_nop=593305 n_act=5886 n_pre=5870 n_ref_event=0 n_req=49727 n_rd=46489 n_rd_L2_A=0 n_write=0 n_wr_bk=5139 bw_util=0.1573
n_activity=269004 dram_eff=0.3838
bk0: 3218a 628084i bk1: 3327a 627249i bk2: 3244a 627854i bk3: 3417a 626204i bk4: 3182a 627875i bk5: 3161a 626260i bk6: 2649a 637250i bk7: 2681a 636127i bk8: 2576a 643481i bk9: 2564a 645174i bk10: 2440a 635455i bk11: 2693a 633589i bk12: 2978a 622157i bk13: 2958a 625225i bk14: 2644a 631777i bk15: 2757a 629351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881815
Row_Buffer_Locality_read = 0.913270
Row_Buffer_Locality_write = 0.430204
Bank_Level_Parallism = 2.074183
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.348526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.157315 
total_CMD = 656365 
util_bw = 103256 
Wasted_Col = 79947 
Wasted_Row = 34761 
Idle = 438401 

BW Util Bottlenecks: 
RCDc_limit = 37090 
RCDWRc_limit = 8467 
WTRc_limit = 7736 
RTWc_limit = 30814 
CCDLc_limit = 36155 
rwq = 0 
CCDLc_limit_alone = 29578 
WTRc_limit_alone = 7291 
RTWc_limit_alone = 24682 

Commands details: 
total_CMD = 656365 
n_nop = 593305 
Read = 46489 
Write = 0 
L2_Alloc = 0 
L2_WB = 5139 
n_act = 5886 
n_pre = 5870 
n_ref = 0 
n_req = 49727 
total_req = 51628 

Dual Bus Interface Util: 
issued_total_row = 11756 
issued_total_col = 51628 
Row_Bus_Util =  0.017911 
CoL_Bus_Util = 0.078657 
Either_Row_CoL_Bus_Util = 0.096075 
Issued_on_Two_Bus_Simul_Util = 0.000494 
issued_two_Eff = 0.005138 
queue_avg = 2.349982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250756, Miss = 39918, Miss_rate = 0.159, Pending_hits = 27, Reservation_fails = 109
L2_cache_bank[1]: Access = 244856, Miss = 37722, Miss_rate = 0.154, Pending_hits = 51, Reservation_fails = 472
L2_cache_bank[2]: Access = 248872, Miss = 36357, Miss_rate = 0.146, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[3]: Access = 246940, Miss = 37629, Miss_rate = 0.152, Pending_hits = 54, Reservation_fails = 114
L2_cache_bank[4]: Access = 251681, Miss = 37484, Miss_rate = 0.149, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 285105, Miss = 61718, Miss_rate = 0.216, Pending_hits = 61, Reservation_fails = 117
L2_cache_bank[6]: Access = 251849, Miss = 38915, Miss_rate = 0.155, Pending_hits = 30, Reservation_fails = 4
L2_cache_bank[7]: Access = 247190, Miss = 40479, Miss_rate = 0.164, Pending_hits = 39, Reservation_fails = 113
L2_cache_bank[8]: Access = 246702, Miss = 39461, Miss_rate = 0.160, Pending_hits = 40, Reservation_fails = 11
L2_cache_bank[9]: Access = 247066, Miss = 39534, Miss_rate = 0.160, Pending_hits = 47, Reservation_fails = 4
L2_cache_bank[10]: Access = 245030, Miss = 37468, Miss_rate = 0.153, Pending_hits = 24, Reservation_fails = 4
L2_cache_bank[11]: Access = 247607, Miss = 38154, Miss_rate = 0.154, Pending_hits = 14, Reservation_fails = 7
L2_total_cache_accesses = 3013654
L2_total_cache_misses = 484839
L2_total_cache_miss_rate = 0.1609
L2_total_cache_pending_hits = 425
L2_total_cache_reservation_fails = 963
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2332266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 218149
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 195858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182336
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2618872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 394452
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 463
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.425
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=3013654
icnt_total_pkts_simt_to_mem=1049260
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.00155
	minimum = 5
	maximum = 6
Network latency average = 5.00155
	minimum = 5
	maximum = 6
Slowest packet = 4060097
Flit latency average = 5.00155
	minimum = 5
	maximum = 6
Slowest flit = 4060600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0362912
	minimum = 0.0129179 (at node 1)
	maximum = 0.068769 (at node 24)
Accepted packet rate average = 0.0362912
	minimum = 0.0159574 (at node 17)
	maximum = 0.0569909 (at node 0)
Injected flit rate average = 0.0362912
	minimum = 0.0129179 (at node 1)
	maximum = 0.068769 (at node 24)
Accepted flit rate average= 0.0362912
	minimum = 0.0159574 (at node 17)
	maximum = 0.0569909 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.8398 (9 samples)
	minimum = 5 (9 samples)
	maximum = 267.222 (9 samples)
Network latency average = 33.0806 (9 samples)
	minimum = 5 (9 samples)
	maximum = 265.222 (9 samples)
Flit latency average = 33.0798 (9 samples)
	minimum = 5 (9 samples)
	maximum = 265.222 (9 samples)
Fragmentation average = 1.66792e-05 (9 samples)
	minimum = 0 (9 samples)
	maximum = 24.4444 (9 samples)
Injected packet rate average = 0.139643 (9 samples)
	minimum = 0.0559161 (9 samples)
	maximum = 0.286374 (9 samples)
Accepted packet rate average = 0.139643 (9 samples)
	minimum = 0.0729367 (9 samples)
	maximum = 0.21754 (9 samples)
Injected flit rate average = 0.139654 (9 samples)
	minimum = 0.0559281 (9 samples)
	maximum = 0.286374 (9 samples)
Accepted flit rate average = 0.139654 (9 samples)
	minimum = 0.0729507 (9 samples)
	maximum = 0.21754 (9 samples)
Injected packet size average = 1.00008 (9 samples)
Accepted packet size average = 1.00008 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 10 sec (730 sec)
gpgpu_simulation_rate = 25425 (inst/sec)
gpgpu_simulation_rate = 681 (cycle/sec)
gpgpu_silicon_slowdown = 1027900x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 728954.250000 (ms)
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
