Analysis & Synthesis report for convolutionIP
Sun Mar 16 15:45:37 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Port Connectivity Checks: "thirty_two_bit_adder:Add7"
 11. Port Connectivity Checks: "thirty_two_bit_adder:Add6"
 12. Port Connectivity Checks: "thirty_two_bit_adder:Add5"
 13. Port Connectivity Checks: "thirty_two_bit_adder:Add4"
 14. Port Connectivity Checks: "thirty_two_bit_adder:Add3"
 15. Port Connectivity Checks: "thirty_two_bit_adder:Add2"
 16. Port Connectivity Checks: "thirty_two_bit_adder:Add1"
 17. Port Connectivity Checks: "thirty_two_bit_adder:Add0"
 18. Port Connectivity Checks: "multiplier_8X8:Mul8"
 19. Port Connectivity Checks: "multiplier_8X8:Mul7"
 20. Port Connectivity Checks: "multiplier_8X8:Mul6"
 21. Port Connectivity Checks: "multiplier_8X8:Mul5"
 22. Port Connectivity Checks: "multiplier_8X8:Mul4"
 23. Port Connectivity Checks: "multiplier_8X8:Mul3"
 24. Port Connectivity Checks: "multiplier_8X8:Mul2"
 25. Port Connectivity Checks: "multiplier_8X8:Mul1"
 26. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"
 27. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"
 28. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"
 29. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"
 30. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"
 31. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"
 32. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"
 33. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"
 34. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"
 35. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"
 36. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"
 37. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"
 38. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"
 39. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"
 40. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"
 41. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"
 42. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67"
 43. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA6"
 44. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA5"
 45. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA4"
 46. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA3"
 47. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA2"
 48. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA1"
 49. Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA0"
 50. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS2"
 51. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA7"
 52. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA6"
 53. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA5"
 54. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA4"
 55. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA3"
 56. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA2"
 57. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA1"
 58. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA0"
 59. Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1"
 60. Port Connectivity Checks: "multiplier_8X8:Mul0"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 16 15:45:37 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; convolutionIP                               ;
; Top-level Entity Name           ; convolutionIP                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 320                                         ;
; Total pins                      ; 178                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; convolutionIP      ; convolutionIP      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; convolutionIP.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv        ;         ;
; full_adder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/full_adder.sv           ;         ;
; eight_bit_adder.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/eight_bit_adder.sv      ;         ;
; thirty_two_bit_adder.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/thirty_two_bit_adder.sv ;         ;
; multiplier_8X8.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv       ;         ;
; absolute_value.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv       ;         ;
; absolute_value_out.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv   ;         ;
; sign_extend.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/sign_extend.sv          ;         ;
; D_flip_flop.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/D_flip_flop.sv          ;         ;
; register_32_bit.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_32_bit.sv      ;         ;
; register_16_bit.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv      ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1213      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1920      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 490       ;
;     -- 5 input functions                    ; 500       ;
;     -- 4 input functions                    ; 236       ;
;     -- <=3 input functions                  ; 694       ;
;                                             ;           ;
; Dedicated logic registers                   ; 320       ;
;                                             ;           ;
; I/O pins                                    ; 178       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 320       ;
; Total fan-out                               ; 9205      ;
; Average fan-out                             ; 3.55      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name          ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+----------------------+--------------+
; |convolutionIP                     ; 1920 (0)            ; 320 (0)                   ; 0                 ; 0          ; 178  ; 0            ; |convolutionIP                                                                ; convolutionIP        ; work         ;
;    |multiplier_8X8:Mul0|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul0|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul1|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul1|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul2|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul2|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul3|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul3|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul4|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul4|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul5|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul5|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul6|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul6|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul7|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul7|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |multiplier_8X8:Mul8|           ; 173 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8                                            ; multiplier_8X8       ; work         ;
;       |absolute_value:ABS1|        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS1|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value:ABS2|        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2                        ; absolute_value       ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value:ABS2|full_adder:FA6         ; full_adder           ; work         ;
;       |absolute_value_out:comb_67| ; 39 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67                 ; absolute_value_out   ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA0  ; full_adder           ; work         ;
;          |full_adder:FA10|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA10 ; full_adder           ; work         ;
;          |full_adder:FA11|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA11 ; full_adder           ; work         ;
;          |full_adder:FA12|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA12 ; full_adder           ; work         ;
;          |full_adder:FA13|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA13 ; full_adder           ; work         ;
;          |full_adder:FA14|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA14 ; full_adder           ; work         ;
;          |full_adder:FA15|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA15 ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA1  ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA2  ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA3  ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA4  ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA5  ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA6  ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA7  ; full_adder           ; work         ;
;          |full_adder:FA8|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA8  ; full_adder           ; work         ;
;          |full_adder:FA9|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|absolute_value_out:comb_67|full_adder:FA9  ; full_adder           ; work         ;
;       |eight_bit_adder:FA0|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA0|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA1|        ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA1|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA2|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA2|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA3|        ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA3|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA4|        ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA3|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA3         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA4|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA5|        ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA1|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA5|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5|full_adder:FA5         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5|full_adder:FA6         ; full_adder           ; work         ;
;          |full_adder:FA7|          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA5|full_adder:FA7         ; full_adder           ; work         ;
;       |eight_bit_adder:FA6|        ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA6                        ; eight_bit_adder      ; work         ;
;          |full_adder:FA0|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA6|full_adder:FA0         ; full_adder           ; work         ;
;          |full_adder:FA1|          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA6|full_adder:FA1         ; full_adder           ; work         ;
;          |full_adder:FA2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA6|full_adder:FA2         ; full_adder           ; work         ;
;          |full_adder:FA4|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA6|full_adder:FA4         ; full_adder           ; work         ;
;          |full_adder:FA6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|multiplier_8X8:Mul8|eight_bit_adder:FA6|full_adder:FA6         ; full_adder           ; work         ;
;    |register_16_bit:Pipeline16_0|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_0|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_1|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_1|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_2|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_2|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_3|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_3|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_4|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_4|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_5|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_5|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_6|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_6|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_7|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_7|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_16_bit:Pipeline16_8|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8                                   ; register_16_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_16_bit:Pipeline16_8|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_0|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_0|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_1|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_1|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_2|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_2|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_3|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_3|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_4|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_4|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_5|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_5|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_6|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_6|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_7|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_7|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_8|  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_8|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |register_32_bit:Register32_9|  ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9                                   ; register_32_bit      ; work         ;
;       |D_flip_flop:DFF0|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF0                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF10|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF10                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF11|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF11                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF12|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF12                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF13|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF13                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF14|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF14                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF15|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF15                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF16|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF16                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF17|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF17                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF18|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF18                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF19|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF19                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF1|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF1                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF20|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF20                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF21|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF21                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF22|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF22                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF23|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF23                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF24|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF24                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF25|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF25                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF26|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF26                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF27|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF27                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF28|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF28                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF29|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF29                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF2|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF2                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF30|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF30                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF31|          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF31                 ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF3|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF3                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF4|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF4                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF5|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF5                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF6|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF6                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF7|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF7                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF8|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF8                  ; D_flip_flop          ; work         ;
;       |D_flip_flop:DFF9|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|register_32_bit:Register32_9|D_flip_flop:DFF9                  ; D_flip_flop          ; work         ;
;    |thirty_two_bit_adder:Add0|     ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA10|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA17|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA17                      ; full_adder           ; work         ;
;       |full_adder:FA18|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA18                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add0|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add1|     ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA10|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA16|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA16                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add1|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add2|     ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA10|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA17|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA17                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add2|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add3|     ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA10|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA16|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA16                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA25|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA25                      ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add3|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add4|     ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA0                       ; full_adder           ; work         ;
;       |full_adder:FA10|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA16|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA16                      ; full_adder           ; work         ;
;       |full_adder:FA17|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA17                      ; full_adder           ; work         ;
;       |full_adder:FA18|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA18                      ; full_adder           ; work         ;
;       |full_adder:FA19|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA19                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA20|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA20                      ; full_adder           ; work         ;
;       |full_adder:FA21|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA21                      ; full_adder           ; work         ;
;       |full_adder:FA22|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA22                      ; full_adder           ; work         ;
;       |full_adder:FA23|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA23                      ; full_adder           ; work         ;
;       |full_adder:FA24|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA24                      ; full_adder           ; work         ;
;       |full_adder:FA25|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA25                      ; full_adder           ; work         ;
;       |full_adder:FA26|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA26                      ; full_adder           ; work         ;
;       |full_adder:FA27|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA27                      ; full_adder           ; work         ;
;       |full_adder:FA28|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA28                      ; full_adder           ; work         ;
;       |full_adder:FA29|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA29                      ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA30|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA30                      ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add4|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add5|     ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA0                       ; full_adder           ; work         ;
;       |full_adder:FA10|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA16|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA16                      ; full_adder           ; work         ;
;       |full_adder:FA17|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA17                      ; full_adder           ; work         ;
;       |full_adder:FA18|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA18                      ; full_adder           ; work         ;
;       |full_adder:FA19|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA19                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA20|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA20                      ; full_adder           ; work         ;
;       |full_adder:FA21|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA21                      ; full_adder           ; work         ;
;       |full_adder:FA22|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA22                      ; full_adder           ; work         ;
;       |full_adder:FA23|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA23                      ; full_adder           ; work         ;
;       |full_adder:FA24|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA24                      ; full_adder           ; work         ;
;       |full_adder:FA25|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA25                      ; full_adder           ; work         ;
;       |full_adder:FA26|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA26                      ; full_adder           ; work         ;
;       |full_adder:FA27|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA27                      ; full_adder           ; work         ;
;       |full_adder:FA28|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA28                      ; full_adder           ; work         ;
;       |full_adder:FA29|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA29                      ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA30|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA30                      ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add5|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add6|     ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA0|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA0                       ; full_adder           ; work         ;
;       |full_adder:FA10|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA16|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA16                      ; full_adder           ; work         ;
;       |full_adder:FA17|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA17                      ; full_adder           ; work         ;
;       |full_adder:FA18|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA18                      ; full_adder           ; work         ;
;       |full_adder:FA19|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA19                      ; full_adder           ; work         ;
;       |full_adder:FA20|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA20                      ; full_adder           ; work         ;
;       |full_adder:FA21|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA21                      ; full_adder           ; work         ;
;       |full_adder:FA22|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA22                      ; full_adder           ; work         ;
;       |full_adder:FA23|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA23                      ; full_adder           ; work         ;
;       |full_adder:FA24|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA24                      ; full_adder           ; work         ;
;       |full_adder:FA25|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA25                      ; full_adder           ; work         ;
;       |full_adder:FA26|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA26                      ; full_adder           ; work         ;
;       |full_adder:FA27|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA27                      ; full_adder           ; work         ;
;       |full_adder:FA28|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA28                      ; full_adder           ; work         ;
;       |full_adder:FA29|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA29                      ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA30|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA30                      ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add6|full_adder:FA9                       ; full_adder           ; work         ;
;    |thirty_two_bit_adder:Add7|     ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7                                      ; thirty_two_bit_adder ; work         ;
;       |full_adder:FA0|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA0                       ; full_adder           ; work         ;
;       |full_adder:FA10|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA10                      ; full_adder           ; work         ;
;       |full_adder:FA11|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA11                      ; full_adder           ; work         ;
;       |full_adder:FA12|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA12                      ; full_adder           ; work         ;
;       |full_adder:FA13|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA13                      ; full_adder           ; work         ;
;       |full_adder:FA14|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA14                      ; full_adder           ; work         ;
;       |full_adder:FA15|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA15                      ; full_adder           ; work         ;
;       |full_adder:FA16|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA16                      ; full_adder           ; work         ;
;       |full_adder:FA17|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA17                      ; full_adder           ; work         ;
;       |full_adder:FA18|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA18                      ; full_adder           ; work         ;
;       |full_adder:FA19|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA19                      ; full_adder           ; work         ;
;       |full_adder:FA1|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA1                       ; full_adder           ; work         ;
;       |full_adder:FA20|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA20                      ; full_adder           ; work         ;
;       |full_adder:FA21|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA21                      ; full_adder           ; work         ;
;       |full_adder:FA22|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA22                      ; full_adder           ; work         ;
;       |full_adder:FA23|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA23                      ; full_adder           ; work         ;
;       |full_adder:FA24|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA24                      ; full_adder           ; work         ;
;       |full_adder:FA25|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA25                      ; full_adder           ; work         ;
;       |full_adder:FA26|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA26                      ; full_adder           ; work         ;
;       |full_adder:FA27|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA27                      ; full_adder           ; work         ;
;       |full_adder:FA28|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA28                      ; full_adder           ; work         ;
;       |full_adder:FA29|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA29                      ; full_adder           ; work         ;
;       |full_adder:FA2|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA2                       ; full_adder           ; work         ;
;       |full_adder:FA30|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA30                      ; full_adder           ; work         ;
;       |full_adder:FA31|            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA31                      ; full_adder           ; work         ;
;       |full_adder:FA3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA3                       ; full_adder           ; work         ;
;       |full_adder:FA4|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA4                       ; full_adder           ; work         ;
;       |full_adder:FA5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA5                       ; full_adder           ; work         ;
;       |full_adder:FA6|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA6                       ; full_adder           ; work         ;
;       |full_adder:FA7|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA7                       ; full_adder           ; work         ;
;       |full_adder:FA8|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA8                       ; full_adder           ; work         ;
;       |full_adder:FA9|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |convolutionIP|thirty_two_bit_adder:Add7|full_adder:FA9                       ; full_adder           ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+--------------------------------------------------+--------------------------------------------------------------+
; Register name                                    ; Reason for Removal                                           ;
+--------------------------------------------------+--------------------------------------------------------------+
; register_32_bit:Register32_8|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_8|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_8|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_7|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_7|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_6|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_6|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_5|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_5|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_4|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_4|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_3|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_3|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_2|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_2|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_1|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_1|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF15|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF16|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF17|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF18|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF19|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF20|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF21|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF22|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF23|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF24|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF25|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF26|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF27|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF28|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF29|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; register_32_bit:Register32_0|D_flip_flop:DFF30|Q ; Merged with register_32_bit:Register32_0|D_flip_flop:DFF31|Q ;
; Total Number of Removed Registers = 144          ;                                                              ;
+--------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 320   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 320   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add7"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add6"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add5"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add4"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add3"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add2"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add1"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirty_two_bit_adder:Add0"                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul8"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul7"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul6"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul5"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul4"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul3"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul2"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul1"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA15"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA14"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA13"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA12"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA11"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA10"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA9"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA8"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA7"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA6"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA5"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA4"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA3"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA2"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA1"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67|full_adder:FA0"                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value_out:comb_67"                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA6"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA5"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA4"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA3"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA2"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA1"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|eight_bit_adder:FA0"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS2"                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA7" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
; B    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA6" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA5" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA4" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA3" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA2" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA1" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA0" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0|absolute_value:ABS1"                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier_8X8:Mul0"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 320                         ;
;     CLR               ; 320                         ;
; arriav_lcell_comb     ; 1920                        ;
;     normal            ; 1920                        ;
;         2 data inputs ; 431                         ;
;         3 data inputs ; 263                         ;
;         4 data inputs ; 236                         ;
;         5 data inputs ; 500                         ;
;         6 data inputs ; 490                         ;
; boundary_port         ; 178                         ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 11.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 16 15:45:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off convolutionIP -c convolutionIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file convolutionip.sv
    Info (12023): Found entity 1: convolutionIP File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eight_bit_adder.sv
    Info (12023): Found entity 1: eight_bit_adder File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/eight_bit_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file thirty_two_bit_adder.sv
    Info (12023): Found entity 1: thirty_two_bit_adder File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/thirty_two_bit_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_8x8.sv
    Info (12023): Found entity 1: multiplier_8X8 File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file absolute_value.sv
    Info (12023): Found entity 1: absolute_value File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file absolute_value_out.sv
    Info (12023): Found entity 1: absolute_value_out File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_flip_flop.sv
    Info (12023): Found entity 1: D_flip_flop File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/D_flip_flop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_32_bit.sv
    Info (12023): Found entity 1: register_32_bit File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_32_bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_16_bit.sv
    Info (12023): Found entity 1: register_16_bit File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier_8X8.sv(29): instance has no name File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 29
Info (12127): Elaborating entity "convolutionIP" for the top level hierarchy
Info (12128): Elaborating entity "multiplier_8X8" for hierarchy "multiplier_8X8:Mul0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv Line: 16
Info (12128): Elaborating entity "absolute_value" for hierarchy "multiplier_8X8:Mul0|absolute_value:ABS1" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 18
Info (12128): Elaborating entity "full_adder" for hierarchy "multiplier_8X8:Mul0|absolute_value:ABS1|full_adder:FA0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value.sv Line: 11
Info (12128): Elaborating entity "eight_bit_adder" for hierarchy "multiplier_8X8:Mul0|eight_bit_adder:FA0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Info (12128): Elaborating entity "absolute_value_out" for hierarchy "multiplier_8X8:Mul0|absolute_value_out:comb_67" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 29
Info (12128): Elaborating entity "register_16_bit" for hierarchy "register_16_bit:Pipeline16_0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv Line: 27
Info (12128): Elaborating entity "D_flip_flop" for hierarchy "register_16_bit:Pipeline16_0|D_flip_flop:DFF0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/register_16_bit.sv Line: 9
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:SE0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv Line: 38
Info (12128): Elaborating entity "register_32_bit" for hierarchy "register_32_bit:Register32_0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv Line: 49
Info (12128): Elaborating entity "thirty_two_bit_adder" for hierarchy "thirty_two_bit_adder:Add0" File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/convolutionIP.sv Line: 60
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA15" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 26
Warning (12020): Port "A" on the entity instantiation of "FA14" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 25
Warning (12020): Port "A" on the entity instantiation of "FA13" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 24
Warning (12020): Port "A" on the entity instantiation of "FA12" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 23
Warning (12020): Port "A" on the entity instantiation of "FA11" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 22
Warning (12020): Port "A" on the entity instantiation of "FA10" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 21
Warning (12020): Port "A" on the entity instantiation of "FA9" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 20
Warning (12020): Port "A" on the entity instantiation of "FA8" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 19
Warning (12020): Port "A" on the entity instantiation of "FA7" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 18
Warning (12020): Port "A" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 17
Warning (12020): Port "A" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 16
Warning (12020): Port "A" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 15
Warning (12020): Port "A" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 14
Warning (12020): Port "A" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 13
Warning (12020): Port "A" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 12
Warning (12020): Port "A" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/absolute_value_out.sv Line: 11
Warning (12020): Port "Cin" on the entity instantiation of "FA6" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 27
Warning (12020): Port "Cin" on the entity instantiation of "FA5" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 26
Warning (12020): Port "Cin" on the entity instantiation of "FA4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 25
Warning (12020): Port "Cin" on the entity instantiation of "FA3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 24
Warning (12020): Port "Cin" on the entity instantiation of "FA2" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 23
Warning (12020): Port "Cin" on the entity instantiation of "FA1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 22
Warning (12020): Port "Cin" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/khoi-laptop/Documents/Code Verilog/convolutionIP/multiplier_8X8.sv Line: 21
Warning (12241): 43 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2242 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 146 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2064 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Sun Mar 16 15:45:37 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:23


