;redcode
;assert 1
	SPL 0, #338
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #102, -101
	SPL 0, #332
	SUB -123, 100
	SUB #102, -101
	SLT #102, -101
	SUB @0, @2
	SUB @-127, 100
	SUB @0, @2
	SUB 100, 200
	SPL <-123, 100
	SUB -123, 100
	SUB @0, @0
	SUB 100, 200
	SUB 100, 200
	SLT <-10, 9
	ADD <-10, 9
	ADD <-10, 9
	MOV -1, <-20
	SUB @121, 106
	ADD @-10, 89
	ADD @-10, 89
	SUB -203, <-180
	SUB 20, @12
	SUB -207, <-120
	ADD <-10, 9
	SUB #-100, -890
	CMP -207, <-120
	SPL 0, #332
	SPL 0, #332
	SUB 20, @12
	SLT <-10, 9
	SLT 210, 60
	CMP -207, <-120
	SUB @181, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB #102, -101
	SUB #102, -101
	SUB #102, -101
	SUB -207, <-120
	SUB 20, @12
	SUB #102, -101
	MOV -1, <-20
	SUB #102, -101
	SLT #102, -101
	SLT #102, -101
