16:50:26 INFO  : Registering command handlers for SDK TCF services
16:50:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
16:50:29 INFO  : XSCT server has started successfully.
16:50:30 INFO  : Successfully done setting XSCT server connection channel  
16:50:30 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
16:50:30 INFO  : Successfully done setting SDK workspace  
17:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:40 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:59 INFO  : 'fpga -state' command is executed.
17:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:59 INFO  : 'jtag frequency' command is executed.
17:55:59 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : 'stop' command is executed.
17:55:59 INFO  : 'ps7_init' command is executed.
17:55:59 INFO  : 'ps7_post_config' command is executed.
17:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:00 INFO  : Memory regions updated for context APU
17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : 'con' command is executed.
17:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:00 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
17:57:42 INFO  : Disconnected from the channel tcfchan#1.
20:22:44 INFO  : Registering command handlers for SDK TCF services
20:22:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
20:22:49 INFO  : XSCT server has started successfully.
20:22:50 INFO  : Successfully done setting XSCT server connection channel  
20:22:50 INFO  : Successfully done setting SDK workspace  
20:22:50 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
20:22:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:26 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:46 INFO  : 'fpga -state' command is executed.
21:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:23:46 INFO  : 'jtag frequency' command is executed.
21:23:46 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:46 INFO  : Context for 'APU' is selected.
21:23:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:46 INFO  : Context for 'APU' is selected.
21:23:46 INFO  : 'stop' command is executed.
21:23:47 INFO  : 'ps7_init' command is executed.
21:23:47 INFO  : 'ps7_post_config' command is executed.
21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:47 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:47 INFO  : Memory regions updated for context APU
21:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:48 INFO  : 'con' command is executed.
21:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:23:48 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:59 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:06 INFO  : Disconnected from the channel tcfchan#1.
21:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:07 INFO  : 'fpga -state' command is executed.
21:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:07 INFO  : 'jtag frequency' command is executed.
21:25:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:08 INFO  : Context for 'APU' is selected.
21:25:10 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:10 INFO  : Context for 'APU' is selected.
21:25:10 INFO  : 'stop' command is executed.
21:25:10 INFO  : 'ps7_init' command is executed.
21:25:10 INFO  : 'ps7_post_config' command is executed.
21:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:11 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:11 INFO  : Memory regions updated for context APU
21:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:11 INFO  : 'con' command is executed.
21:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:25:11 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:26:04 INFO  : Disconnected from the channel tcfchan#2.
21:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:05 INFO  : 'fpga -state' command is executed.
21:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:06 INFO  : 'jtag frequency' command is executed.
21:26:06 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:06 INFO  : Context for 'APU' is selected.
21:26:08 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:08 INFO  : Context for 'APU' is selected.
21:26:08 INFO  : 'stop' command is executed.
21:26:08 INFO  : 'ps7_init' command is executed.
21:26:08 INFO  : 'ps7_post_config' command is executed.
21:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:09 INFO  : Memory regions updated for context APU
21:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:09 INFO  : 'con' command is executed.
21:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:09 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:29:45 INFO  : Disconnected from the channel tcfchan#3.
21:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:46 INFO  : 'fpga -state' command is executed.
21:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:47 INFO  : 'jtag frequency' command is executed.
21:29:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:47 INFO  : Context for 'APU' is selected.
21:29:49 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:49 INFO  : Context for 'APU' is selected.
21:29:49 INFO  : 'stop' command is executed.
21:29:51 INFO  : 'ps7_init' command is executed.
21:29:51 INFO  : 'ps7_post_config' command is executed.
21:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:53 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
21:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
----------------End of Script----------------

21:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:12 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:27 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:33 INFO  : 'fpga -state' command is executed.
21:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:34 INFO  : 'jtag frequency' command is executed.
21:30:34 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:34 INFO  : Context for 'APU' is selected.
21:30:34 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:34 INFO  : Context for 'APU' is selected.
21:30:34 INFO  : 'stop' command is executed.
21:30:34 INFO  : 'ps7_init' command is executed.
21:30:34 INFO  : 'ps7_post_config' command is executed.
21:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:35 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:35 INFO  : Memory regions updated for context APU
21:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:35 INFO  : 'con' command is executed.
21:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:35 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:31:39 INFO  : Disconnected from the channel tcfchan#4.
21:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:40 INFO  : 'fpga -state' command is executed.
21:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:41 INFO  : 'jtag frequency' command is executed.
21:31:41 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:41 INFO  : Context for 'APU' is selected.
21:31:43 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:43 INFO  : Context for 'APU' is selected.
21:31:43 INFO  : 'stop' command is executed.
21:31:44 INFO  : 'ps7_init' command is executed.
21:31:44 INFO  : 'ps7_post_config' command is executed.
21:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:44 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:44 INFO  : Memory regions updated for context APU
21:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:44 INFO  : 'con' command is executed.
21:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:44 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:32:19 INFO  : Disconnected from the channel tcfchan#5.
21:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:22 INFO  : 'fpga -state' command is executed.
21:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:22 INFO  : 'jtag frequency' command is executed.
21:32:22 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:22 INFO  : Context for 'APU' is selected.
21:32:25 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:25 INFO  : Context for 'APU' is selected.
21:32:25 INFO  : 'stop' command is executed.
21:32:25 INFO  : 'ps7_init' command is executed.
21:32:25 INFO  : 'ps7_post_config' command is executed.
21:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:26 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:26 INFO  : Memory regions updated for context APU
21:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:26 INFO  : 'con' command is executed.
21:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:26 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:46:32 INFO  : Disconnected from the channel tcfchan#6.
21:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:34 INFO  : 'fpga -state' command is executed.
21:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:35 INFO  : 'jtag frequency' command is executed.
21:46:35 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:35 INFO  : Context for 'APU' is selected.
21:46:38 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:38 INFO  : Context for 'APU' is selected.
21:46:38 INFO  : 'stop' command is executed.
21:46:39 INFO  : 'ps7_init' command is executed.
21:46:39 INFO  : 'ps7_post_config' command is executed.
21:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:42 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
21:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
----------------End of Script----------------

21:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:55 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:47:29 INFO  : Apm configuration has been updated and stored to 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\design_1_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'design_1_wrapper_hw_platform_0'
21:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:39 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:46 INFO  : 'fpga -state' command is executed.
21:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:46 INFO  : 'jtag frequency' command is executed.
21:47:46 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:46 INFO  : Context for 'APU' is selected.
21:47:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:47 INFO  : Context for 'APU' is selected.
21:47:47 INFO  : 'stop' command is executed.
21:47:47 INFO  : 'ps7_init' command is executed.
21:47:47 INFO  : 'ps7_post_config' command is executed.
21:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:47 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:47 INFO  : Memory regions updated for context APU
21:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:48 INFO  : 'con' command is executed.
21:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:48 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
21:58:01 INFO  : Disconnected from the channel tcfchan#7.
21:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:02 INFO  : 'fpga -state' command is executed.
21:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:02 INFO  : 'jtag frequency' command is executed.
21:58:02 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:02 INFO  : Context for 'APU' is selected.
21:58:05 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:05 INFO  : Context for 'APU' is selected.
21:58:05 INFO  : 'stop' command is executed.
21:58:05 INFO  : 'ps7_init' command is executed.
21:58:05 INFO  : 'ps7_post_config' command is executed.
21:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:06 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:06 INFO  : Memory regions updated for context APU
21:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:06 INFO  : 'con' command is executed.
21:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:06 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
22:00:29 INFO  : Disconnected from the channel tcfchan#8.
22:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:30 INFO  : 'fpga -state' command is executed.
22:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:30 INFO  : 'jtag frequency' command is executed.
22:00:30 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:30 INFO  : Context for 'APU' is selected.
22:00:32 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:32 INFO  : Context for 'APU' is selected.
22:00:32 INFO  : 'stop' command is executed.
22:00:33 INFO  : 'ps7_init' command is executed.
22:00:33 INFO  : 'ps7_post_config' command is executed.
22:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:33 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:33 INFO  : Memory regions updated for context APU
22:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:33 INFO  : 'con' command is executed.
22:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:33 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
22:18:06 INFO  : Disconnected from the channel tcfchan#9.
12:50:13 INFO  : Registering command handlers for SDK TCF services
12:50:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
12:50:19 INFO  : XSCT server has started successfully.
12:50:19 INFO  : Successfully done setting XSCT server connection channel  
12:50:20 INFO  : Successfully done setting SDK workspace  
12:50:20 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
12:50:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:23:50 INFO  : Registering command handlers for SDK TCF services
15:23:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
15:23:56 INFO  : XSCT server has started successfully.
15:23:56 INFO  : Successfully done setting XSCT server connection channel  
15:23:56 INFO  : Successfully done setting SDK workspace  
15:23:56 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
15:23:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:21 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:35 INFO  : 'fpga -state' command is executed.
15:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:35 INFO  : 'jtag frequency' command is executed.
15:26:35 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:35 INFO  : Context for 'APU' is selected.
15:26:35 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:35 INFO  : Context for 'APU' is selected.
15:26:35 INFO  : 'stop' command is executed.
15:26:36 INFO  : 'ps7_init' command is executed.
15:26:36 INFO  : 'ps7_post_config' command is executed.
15:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:36 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:36 INFO  : Memory regions updated for context APU
15:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:36 INFO  : 'con' command is executed.
15:26:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:36 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
15:28:20 INFO  : Disconnected from the channel tcfchan#1.
15:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:21 INFO  : 'fpga -state' command is executed.
15:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:22 INFO  : 'jtag frequency' command is executed.
15:28:22 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:22 INFO  : Context for 'APU' is selected.
15:28:24 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:24 INFO  : Context for 'APU' is selected.
15:28:24 INFO  : 'stop' command is executed.
15:28:24 INFO  : 'ps7_init' command is executed.
15:28:24 INFO  : 'ps7_post_config' command is executed.
15:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:24 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:25 INFO  : Memory regions updated for context APU
15:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:25 INFO  : 'con' command is executed.
15:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:25 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
15:29:21 INFO  : Disconnected from the channel tcfchan#2.
15:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:22 INFO  : 'fpga -state' command is executed.
15:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:22 INFO  : 'jtag frequency' command is executed.
15:29:23 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:23 INFO  : Context for 'APU' is selected.
15:29:25 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:25 INFO  : Context for 'APU' is selected.
15:29:25 INFO  : 'stop' command is executed.
15:29:25 INFO  : 'ps7_init' command is executed.
15:29:25 INFO  : 'ps7_post_config' command is executed.
15:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:25 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:25 INFO  : Memory regions updated for context APU
15:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:26 INFO  : 'con' command is executed.
15:29:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:26 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
15:30:16 INFO  : Disconnected from the channel tcfchan#3.
15:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:17 INFO  : 'fpga -state' command is executed.
15:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:18 INFO  : 'jtag frequency' command is executed.
15:30:18 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:18 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : 'stop' command is executed.
15:30:21 INFO  : 'ps7_init' command is executed.
15:30:21 INFO  : 'ps7_post_config' command is executed.
15:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:21 INFO  : Memory regions updated for context APU
15:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:21 INFO  : 'con' command is executed.
15:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
15:37:16 INFO  : Disconnected from the channel tcfchan#4.
15:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:17 INFO  : 'fpga -state' command is executed.
15:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:17 INFO  : 'jtag frequency' command is executed.
15:37:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:17 INFO  : Context for 'APU' is selected.
15:37:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:20 INFO  : Context for 'APU' is selected.
15:37:20 INFO  : 'stop' command is executed.
15:37:20 INFO  : 'ps7_init' command is executed.
15:37:20 INFO  : 'ps7_post_config' command is executed.
15:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:20 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:21 INFO  : Memory regions updated for context APU
15:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:21 INFO  : 'con' command is executed.
15:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
15:40:09 INFO  : Disconnected from the channel tcfchan#5.
21:31:41 INFO  : Registering command handlers for SDK TCF services
21:31:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
21:31:48 INFO  : XSCT server has started successfully.
21:31:48 INFO  : Successfully done setting XSCT server connection channel  
21:31:48 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
21:31:48 INFO  : Successfully done setting SDK workspace  
21:31:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:14:11 INFO  : Registering command handlers for SDK TCF services
12:14:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
12:14:19 INFO  : XSCT server has started successfully.
12:14:20 INFO  : Successfully done setting XSCT server connection channel  
12:14:20 INFO  : Successfully done setting SDK workspace  
12:14:20 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
12:14:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:28:11 INFO  : Registering command handlers for SDK TCF services
12:28:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
12:28:16 INFO  : XSCT server has started successfully.
12:28:16 INFO  : Successfully done setting XSCT server connection channel  
12:28:16 INFO  : Successfully done setting SDK workspace  
12:28:16 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
12:28:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:26 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:08 INFO  : 'fpga -state' command is executed.
12:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:08 INFO  : 'jtag frequency' command is executed.
12:30:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:08 INFO  : Context for 'APU' is selected.
12:30:08 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:08 INFO  : Context for 'APU' is selected.
12:30:08 INFO  : 'stop' command is executed.
12:30:09 INFO  : 'ps7_init' command is executed.
12:30:09 INFO  : 'ps7_post_config' command is executed.
12:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:09 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:09 INFO  : Memory regions updated for context APU
12:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:10 INFO  : 'con' command is executed.
12:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:10 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:30:57 INFO  : Disconnected from the channel tcfchan#1.
12:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:58 INFO  : 'fpga -state' command is executed.
12:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:58 INFO  : 'jtag frequency' command is executed.
12:30:58 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:58 INFO  : Context for 'APU' is selected.
12:31:00 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:00 INFO  : Context for 'APU' is selected.
12:31:00 INFO  : 'stop' command is executed.
12:31:01 INFO  : 'ps7_init' command is executed.
12:31:01 INFO  : 'ps7_post_config' command is executed.
12:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:01 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:01 INFO  : Memory regions updated for context APU
12:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:01 INFO  : 'con' command is executed.
12:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:01 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:31:26 INFO  : Disconnected from the channel tcfchan#2.
12:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:31:27 INFO  : 'fpga -state' command is executed.
12:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:28 INFO  : 'jtag frequency' command is executed.
12:31:28 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:28 INFO  : Context for 'APU' is selected.
12:31:30 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:30 INFO  : Context for 'APU' is selected.
12:31:30 INFO  : 'stop' command is executed.
12:31:31 INFO  : 'ps7_init' command is executed.
12:31:31 INFO  : 'ps7_post_config' command is executed.
12:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:31 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:31 INFO  : Memory regions updated for context APU
12:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:31 INFO  : 'con' command is executed.
12:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:31 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:01 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:34:07 INFO  : Disconnected from the channel tcfchan#3.
12:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:09 INFO  : 'fpga -state' command is executed.
12:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:09 INFO  : 'jtag frequency' command is executed.
12:34:09 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:09 INFO  : Context for 'APU' is selected.
12:34:12 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:12 INFO  : Context for 'APU' is selected.
12:34:12 INFO  : 'stop' command is executed.
12:34:12 INFO  : 'ps7_init' command is executed.
12:34:12 INFO  : 'ps7_post_config' command is executed.
12:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:12 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:12 INFO  : Memory regions updated for context APU
12:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:13 INFO  : 'con' command is executed.
12:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:34:13 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:34:49 INFO  : Disconnected from the channel tcfchan#4.
12:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:50 INFO  : 'fpga -state' command is executed.
12:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:50 INFO  : 'jtag frequency' command is executed.
12:34:50 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:50 INFO  : Context for 'APU' is selected.
12:34:53 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:53 INFO  : Context for 'APU' is selected.
12:34:53 INFO  : 'stop' command is executed.
12:34:53 INFO  : 'ps7_init' command is executed.
12:34:53 INFO  : 'ps7_post_config' command is executed.
12:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:54 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:54 INFO  : Memory regions updated for context APU
12:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:54 INFO  : 'con' command is executed.
12:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:34:54 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:44:06 INFO  : Disconnected from the channel tcfchan#5.
12:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:07 INFO  : 'fpga -state' command is executed.
12:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:13 INFO  : 'jtag frequency' command is executed.
12:44:13 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:13 INFO  : Context for 'APU' is selected.
12:44:15 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:16 INFO  : Context for 'APU' is selected.
12:44:16 INFO  : 'stop' command is executed.
12:44:16 INFO  : 'ps7_init' command is executed.
12:44:16 INFO  : 'ps7_post_config' command is executed.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:16 INFO  : Memory regions updated for context APU
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : 'con' command is executed.
12:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:16 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:22 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:44:32 INFO  : Disconnected from the channel tcfchan#6.
12:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:33 INFO  : 'fpga -state' command is executed.
12:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:33 INFO  : 'jtag frequency' command is executed.
12:44:33 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:33 INFO  : Context for 'APU' is selected.
12:44:36 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:36 INFO  : Context for 'APU' is selected.
12:44:36 INFO  : 'stop' command is executed.
12:44:37 INFO  : 'ps7_init' command is executed.
12:44:37 INFO  : 'ps7_post_config' command is executed.
12:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:37 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:37 INFO  : Memory regions updated for context APU
12:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:37 INFO  : 'con' command is executed.
12:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:37 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
12:45:48 INFO  : Disconnected from the channel tcfchan#7.
12:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:45:49 INFO  : 'fpga -state' command is executed.
12:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:50 INFO  : 'jtag frequency' command is executed.
12:45:50 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:50 INFO  : Context for 'APU' is selected.
12:45:52 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:52 INFO  : Context for 'APU' is selected.
12:45:52 INFO  : 'stop' command is executed.
12:45:53 INFO  : 'ps7_init' command is executed.
12:45:53 INFO  : 'ps7_post_config' command is executed.
12:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:53 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/iic_test/Debug/iic_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:53 INFO  : Memory regions updated for context APU
12:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:53 INFO  : 'con' command is executed.
12:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:45:53 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_iic_test.elf_on_local.tcl'
14:26:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1546410267658,  Project:1545986154815
14:26:10 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:26:16 INFO  : Copied contents of C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:26:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:26:24 INFO  : 
14:26:25 INFO  : Updating hardware inferred compiler options for iic_test.
14:26:25 INFO  : Clearing existing target manager status.
14:26:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:26:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:12 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:22 INFO  : Disconnected from the channel tcfchan#8.
16:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:24 ERROR : No supported FPGA device found
16:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:31 INFO  : 'fpga -state' command is executed.
16:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:31 INFO  : 'jtag frequency' command is executed.
16:22:31 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:31 INFO  : Context for 'APU' is selected.
16:22:31 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:31 INFO  : Context for 'APU' is selected.
16:22:31 INFO  : 'stop' command is executed.
16:22:32 INFO  : 'ps7_init' command is executed.
16:22:32 INFO  : 'ps7_post_config' command is executed.
16:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:32 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:32 INFO  : Memory regions updated for context APU
16:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:32 INFO  : 'con' command is executed.
16:22:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:32 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:43 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:50 INFO  : Disconnected from the channel tcfchan#9.
16:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:51 INFO  : 'fpga -state' command is executed.
16:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:52 INFO  : 'jtag frequency' command is executed.
16:23:52 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:52 INFO  : Context for 'APU' is selected.
16:23:54 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:54 INFO  : Context for 'APU' is selected.
16:23:54 INFO  : 'stop' command is executed.
16:23:55 INFO  : 'ps7_init' command is executed.
16:23:55 INFO  : 'ps7_post_config' command is executed.
16:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:55 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:55 INFO  : Memory regions updated for context APU
16:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:55 INFO  : 'con' command is executed.
16:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:55 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:52 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:35:59 INFO  : Disconnected from the channel tcfchan#10.
16:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:00 INFO  : 'fpga -state' command is executed.
16:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:01 INFO  : 'jtag frequency' command is executed.
16:36:01 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:01 INFO  : Context for 'APU' is selected.
16:36:01 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:01 INFO  : Context for 'APU' is selected.
16:36:01 INFO  : 'stop' command is executed.
16:36:01 INFO  : 'ps7_init' command is executed.
16:36:01 INFO  : 'ps7_post_config' command is executed.
16:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:01 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:02 INFO  : Memory regions updated for context APU
16:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:02 INFO  : 'con' command is executed.
16:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:02 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:39:44 INFO  : Disconnected from the channel tcfchan#11.
16:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:45 INFO  : 'fpga -state' command is executed.
16:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:45 INFO  : 'jtag frequency' command is executed.
16:39:45 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:45 INFO  : Context for 'APU' is selected.
16:39:45 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:45 INFO  : Context for 'APU' is selected.
16:39:45 INFO  : 'stop' command is executed.
16:39:45 INFO  : 'ps7_init' command is executed.
16:39:45 INFO  : 'ps7_post_config' command is executed.
16:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:46 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:46 INFO  : Memory regions updated for context APU
16:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:46 INFO  : 'con' command is executed.
16:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:46 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:41:37 INFO  : Disconnected from the channel tcfchan#12.
16:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:38 INFO  : 'fpga -state' command is executed.
16:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:39 INFO  : 'jtag frequency' command is executed.
16:41:39 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:39 INFO  : Context for 'APU' is selected.
16:41:39 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:39 INFO  : Context for 'APU' is selected.
16:41:39 INFO  : 'stop' command is executed.
16:41:39 INFO  : 'ps7_init' command is executed.
16:41:39 INFO  : 'ps7_post_config' command is executed.
16:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:39 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:39 INFO  : Memory regions updated for context APU
16:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : 'con' command is executed.
16:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:40 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:42:48 INFO  : Disconnected from the channel tcfchan#13.
16:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:49 INFO  : 'fpga -state' command is executed.
16:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:49 INFO  : 'jtag frequency' command is executed.
16:42:49 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:49 INFO  : Context for 'APU' is selected.
16:42:49 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:49 INFO  : Context for 'APU' is selected.
16:42:49 INFO  : 'stop' command is executed.
16:42:49 INFO  : 'ps7_init' command is executed.
16:42:49 INFO  : 'ps7_post_config' command is executed.
16:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:50 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:50 INFO  : Memory regions updated for context APU
16:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:50 INFO  : 'con' command is executed.
16:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:50 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:43:56 INFO  : Disconnected from the channel tcfchan#14.
16:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:57 INFO  : 'fpga -state' command is executed.
16:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:57 INFO  : 'jtag frequency' command is executed.
16:43:57 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:57 INFO  : Context for 'APU' is selected.
16:43:57 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:57 INFO  : Context for 'APU' is selected.
16:43:57 INFO  : 'stop' command is executed.
16:43:58 INFO  : 'ps7_init' command is executed.
16:43:58 INFO  : 'ps7_post_config' command is executed.
16:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:58 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:58 INFO  : Memory regions updated for context APU
16:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:58 INFO  : 'con' command is executed.
16:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:58 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:45:40 INFO  : Disconnected from the channel tcfchan#15.
16:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:41 INFO  : 'fpga -state' command is executed.
16:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:42 INFO  : 'jtag frequency' command is executed.
16:45:42 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:42 INFO  : Context for 'APU' is selected.
16:45:42 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:42 INFO  : Context for 'APU' is selected.
16:45:42 INFO  : 'stop' command is executed.
16:45:42 INFO  : 'ps7_init' command is executed.
16:45:42 INFO  : 'ps7_post_config' command is executed.
16:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:42 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:42 INFO  : Memory regions updated for context APU
16:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:43 INFO  : 'con' command is executed.
16:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:43 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:47:00 INFO  : Disconnected from the channel tcfchan#16.
16:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:47:01 INFO  : 'fpga -state' command is executed.
16:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:02 INFO  : 'jtag frequency' command is executed.
16:47:02 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:02 INFO  : Context for 'APU' is selected.
16:47:02 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:02 INFO  : Context for 'APU' is selected.
16:47:02 INFO  : 'stop' command is executed.
16:47:02 INFO  : 'ps7_init' command is executed.
16:47:02 INFO  : 'ps7_post_config' command is executed.
16:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:02 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:03 INFO  : Memory regions updated for context APU
16:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:03 INFO  : 'con' command is executed.
16:47:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:03 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:48:59 INFO  : Disconnected from the channel tcfchan#17.
16:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:49:00 INFO  : 'fpga -state' command is executed.
16:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:00 INFO  : 'jtag frequency' command is executed.
16:49:00 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:00 INFO  : Context for 'APU' is selected.
16:49:00 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:00 INFO  : Context for 'APU' is selected.
16:49:00 INFO  : 'stop' command is executed.
16:49:00 INFO  : 'ps7_init' command is executed.
16:49:00 INFO  : 'ps7_post_config' command is executed.
16:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:01 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:01 INFO  : Memory regions updated for context APU
16:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:01 INFO  : 'con' command is executed.
16:49:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:49:01 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:50:10 INFO  : Disconnected from the channel tcfchan#18.
16:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:50:11 INFO  : 'fpga -state' command is executed.
16:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:50:11 INFO  : 'jtag frequency' command is executed.
16:50:11 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:11 INFO  : Context for 'APU' is selected.
16:50:11 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:11 INFO  : Context for 'APU' is selected.
16:50:11 INFO  : 'stop' command is executed.
16:50:12 INFO  : 'ps7_init' command is executed.
16:50:12 INFO  : 'ps7_post_config' command is executed.
16:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:12 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:12 INFO  : Memory regions updated for context APU
16:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:12 INFO  : 'con' command is executed.
16:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:50:12 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:04:16 INFO  : Disconnected from the channel tcfchan#19.
17:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:44 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:44:54 INFO  : Registering command handlers for SDK TCF services
08:44:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
08:44:58 INFO  : XSCT server has started successfully.
08:44:59 INFO  : Successfully done setting XSCT server connection channel  
08:44:59 INFO  : Successfully done setting SDK workspace  
08:44:59 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
14:53:09 INFO  : Registering command handlers for SDK TCF services
14:53:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
14:53:15 INFO  : XSCT server has started successfully.
14:53:15 INFO  : Successfully done setting XSCT server connection channel  
14:53:15 INFO  : Successfully done setting SDK workspace  
14:53:15 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
14:53:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:21 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:07 INFO  : 'fpga -state' command is executed.
14:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:07 INFO  : 'jtag frequency' command is executed.
14:56:07 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:07 INFO  : Context for 'APU' is selected.
14:56:08 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:08 INFO  : Context for 'APU' is selected.
14:56:08 INFO  : 'stop' command is executed.
14:56:08 INFO  : 'ps7_init' command is executed.
14:56:08 INFO  : 'ps7_post_config' command is executed.
14:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:08 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:09 INFO  : Memory regions updated for context APU
14:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:09 INFO  : 'con' command is executed.
14:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:09 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
14:57:15 INFO  : Disconnected from the channel tcfchan#1.
14:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:17 INFO  : 'fpga -state' command is executed.
14:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:17 INFO  : 'jtag frequency' command is executed.
14:57:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:17 INFO  : Context for 'APU' is selected.
14:57:19 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:19 INFO  : Context for 'APU' is selected.
14:57:19 INFO  : 'stop' command is executed.
14:57:20 INFO  : 'ps7_init' command is executed.
14:57:20 INFO  : 'ps7_post_config' command is executed.
14:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:20 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:20 INFO  : Memory regions updated for context APU
14:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:20 INFO  : 'con' command is executed.
14:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:20 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
14:57:46 INFO  : Disconnected from the channel tcfchan#2.
14:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:47 INFO  : 'fpga -state' command is executed.
14:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:47 INFO  : 'jtag frequency' command is executed.
14:57:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:47 INFO  : Context for 'APU' is selected.
14:57:50 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:50 INFO  : Context for 'APU' is selected.
14:57:50 INFO  : 'stop' command is executed.
14:57:50 INFO  : 'ps7_init' command is executed.
14:57:50 INFO  : 'ps7_post_config' command is executed.
14:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:51 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:51 INFO  : Memory regions updated for context APU
14:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:51 INFO  : 'con' command is executed.
14:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:51 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
14:59:15 INFO  : Disconnected from the channel tcfchan#3.
14:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:16 INFO  : 'fpga -state' command is executed.
14:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:17 INFO  : 'jtag frequency' command is executed.
14:59:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:17 INFO  : Context for 'APU' is selected.
14:59:19 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:19 INFO  : Context for 'APU' is selected.
14:59:19 INFO  : 'stop' command is executed.
14:59:19 INFO  : 'ps7_init' command is executed.
14:59:19 INFO  : 'ps7_post_config' command is executed.
14:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:20 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:20 INFO  : Memory regions updated for context APU
14:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:20 INFO  : 'con' command is executed.
14:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:20 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
14:59:48 INFO  : Disconnected from the channel tcfchan#4.
14:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:49 INFO  : 'fpga -state' command is executed.
14:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:50 INFO  : 'jtag frequency' command is executed.
14:59:50 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:50 INFO  : Context for 'APU' is selected.
14:59:52 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:52 INFO  : Context for 'APU' is selected.
14:59:52 INFO  : 'stop' command is executed.
14:59:53 INFO  : 'ps7_init' command is executed.
14:59:53 INFO  : 'ps7_post_config' command is executed.
14:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:53 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:53 INFO  : Memory regions updated for context APU
14:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:53 INFO  : 'con' command is executed.
14:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:53 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:26 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:33 INFO  : Disconnected from the channel tcfchan#5.
15:05:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:34 INFO  : 'fpga -state' command is executed.
15:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:35 INFO  : 'jtag frequency' command is executed.
15:05:35 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:35 INFO  : Context for 'APU' is selected.
15:05:37 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:37 INFO  : Context for 'APU' is selected.
15:05:37 INFO  : 'stop' command is executed.
15:05:38 INFO  : 'ps7_init' command is executed.
15:05:38 INFO  : 'ps7_post_config' command is executed.
15:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:38 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:38 INFO  : Memory regions updated for context APU
15:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:38 INFO  : 'con' command is executed.
15:05:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:05:38 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:05 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:13 INFO  : Disconnected from the channel tcfchan#6.
15:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:14 INFO  : 'fpga -state' command is executed.
15:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:14 INFO  : 'jtag frequency' command is executed.
15:07:14 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:14 INFO  : Context for 'APU' is selected.
15:07:17 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:17 INFO  : Context for 'APU' is selected.
15:07:17 INFO  : 'stop' command is executed.
15:07:17 INFO  : 'ps7_init' command is executed.
15:07:17 INFO  : 'ps7_post_config' command is executed.
15:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:18 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:18 INFO  : Memory regions updated for context APU
15:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:18 INFO  : 'con' command is executed.
15:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:07:18 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:09:24 INFO  : Disconnected from the channel tcfchan#7.
15:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:33 INFO  : 'fpga -state' command is executed.
15:09:35 INFO  : Memory regions updated for context APU
15:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:45 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:54 INFO  : 'fpga -state' command is executed.
15:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:55 INFO  : 'jtag frequency' command is executed.
15:09:55 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:55 INFO  : Context for 'APU' is selected.
15:09:55 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:55 INFO  : Context for 'APU' is selected.
15:09:55 INFO  : 'stop' command is executed.
15:09:55 INFO  : 'ps7_init' command is executed.
15:09:55 INFO  : 'ps7_post_config' command is executed.
15:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:56 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:56 INFO  : Memory regions updated for context APU
15:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:56 INFO  : 'con' command is executed.
15:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:56 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:02 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:12:19 INFO  : Disconnected from the channel tcfchan#8.
15:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:20 INFO  : 'fpga -state' command is executed.
15:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:21 INFO  : 'jtag frequency' command is executed.
15:12:21 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:21 INFO  : Context for 'APU' is selected.
15:12:23 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:23 INFO  : Context for 'APU' is selected.
15:12:23 INFO  : 'stop' command is executed.
15:12:23 INFO  : 'ps7_init' command is executed.
15:12:23 INFO  : 'ps7_post_config' command is executed.
15:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:24 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:24 INFO  : Memory regions updated for context APU
15:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:24 INFO  : 'con' command is executed.
15:12:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:24 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:24:52 INFO  : Disconnected from the channel tcfchan#9.
15:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:53 INFO  : 'fpga -state' command is executed.
15:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:53 INFO  : 'jtag frequency' command is executed.
15:24:53 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:53 INFO  : Context for 'APU' is selected.
15:24:56 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:56 INFO  : Context for 'APU' is selected.
15:24:56 INFO  : 'stop' command is executed.
15:24:56 INFO  : 'ps7_init' command is executed.
15:24:56 INFO  : 'ps7_post_config' command is executed.
15:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:57 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:57 INFO  : Memory regions updated for context APU
15:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:57 INFO  : 'con' command is executed.
15:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:57 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:26:45 INFO  : Disconnected from the channel tcfchan#10.
15:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:46 INFO  : 'fpga -state' command is executed.
15:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:47 INFO  : 'jtag frequency' command is executed.
15:26:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:47 INFO  : Context for 'APU' is selected.
15:26:49 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:49 INFO  : Context for 'APU' is selected.
15:26:49 INFO  : 'stop' command is executed.
15:26:50 INFO  : 'ps7_init' command is executed.
15:26:50 INFO  : 'ps7_post_config' command is executed.
15:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:50 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:50 INFO  : Memory regions updated for context APU
15:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:50 INFO  : 'con' command is executed.
15:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:50 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:34:13 INFO  : Disconnected from the channel tcfchan#11.
15:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:15 INFO  : 'fpga -state' command is executed.
15:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:15 INFO  : 'jtag frequency' command is executed.
15:34:15 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:15 INFO  : Context for 'APU' is selected.
15:34:18 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:18 INFO  : Context for 'APU' is selected.
15:34:18 INFO  : 'stop' command is executed.
15:34:18 INFO  : 'ps7_init' command is executed.
15:34:18 INFO  : 'ps7_post_config' command is executed.
15:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:18 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:18 INFO  : Memory regions updated for context APU
15:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:19 INFO  : 'con' command is executed.
15:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:34:19 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:37:47 INFO  : Disconnected from the channel tcfchan#12.
15:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:48 INFO  : 'fpga -state' command is executed.
15:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:49 INFO  : 'jtag frequency' command is executed.
15:37:49 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:49 INFO  : Context for 'APU' is selected.
15:37:51 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:51 INFO  : Context for 'APU' is selected.
15:37:51 INFO  : 'stop' command is executed.
15:37:52 INFO  : 'ps7_init' command is executed.
15:37:52 INFO  : 'ps7_post_config' command is executed.
15:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:52 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:52 INFO  : Memory regions updated for context APU
15:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:52 INFO  : 'con' command is executed.
15:37:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:52 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:40:17 INFO  : Disconnected from the channel tcfchan#13.
15:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:19 INFO  : 'fpga -state' command is executed.
15:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:19 INFO  : 'jtag frequency' command is executed.
15:40:19 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:19 INFO  : Context for 'APU' is selected.
15:40:21 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:40:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:21 INFO  : Context for 'APU' is selected.
15:40:21 INFO  : 'stop' command is executed.
15:40:22 INFO  : 'ps7_init' command is executed.
15:40:22 INFO  : 'ps7_post_config' command is executed.
15:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:22 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:22 INFO  : Memory regions updated for context APU
15:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:22 INFO  : 'con' command is executed.
15:40:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:22 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:43:39 INFO  : Disconnected from the channel tcfchan#14.
15:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:40 INFO  : 'fpga -state' command is executed.
15:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:40 INFO  : 'jtag frequency' command is executed.
15:43:40 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:40 INFO  : Context for 'APU' is selected.
15:43:43 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:43 INFO  : Context for 'APU' is selected.
15:43:43 INFO  : 'stop' command is executed.
15:43:44 INFO  : 'ps7_init' command is executed.
15:43:44 INFO  : 'ps7_post_config' command is executed.
15:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:44 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:44 INFO  : Memory regions updated for context APU
15:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:44 INFO  : 'con' command is executed.
15:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:43:44 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:45:10 INFO  : Disconnected from the channel tcfchan#15.
15:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:11 INFO  : 'fpga -state' command is executed.
15:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:11 INFO  : 'jtag frequency' command is executed.
15:45:11 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:11 INFO  : Context for 'APU' is selected.
15:45:14 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:14 INFO  : Context for 'APU' is selected.
15:45:14 INFO  : 'stop' command is executed.
15:45:14 INFO  : 'ps7_init' command is executed.
15:45:14 INFO  : 'ps7_post_config' command is executed.
15:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:15 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:15 INFO  : Memory regions updated for context APU
15:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:15 INFO  : 'con' command is executed.
15:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:15 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:45:46 INFO  : Disconnected from the channel tcfchan#16.
15:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:47 INFO  : 'fpga -state' command is executed.
15:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:47 INFO  : 'jtag frequency' command is executed.
15:45:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:47 INFO  : Context for 'APU' is selected.
15:45:49 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:49 INFO  : Context for 'APU' is selected.
15:45:49 INFO  : 'stop' command is executed.
15:45:50 INFO  : 'ps7_init' command is executed.
15:45:50 INFO  : 'ps7_post_config' command is executed.
15:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:50 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:50 INFO  : Memory regions updated for context APU
15:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:50 INFO  : 'con' command is executed.
15:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:50 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:47:01 INFO  : Disconnected from the channel tcfchan#17.
15:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:03 INFO  : 'fpga -state' command is executed.
15:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:03 INFO  : 'jtag frequency' command is executed.
15:47:03 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:03 INFO  : Context for 'APU' is selected.
15:47:05 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:05 INFO  : Context for 'APU' is selected.
15:47:05 INFO  : 'stop' command is executed.
15:47:06 INFO  : 'ps7_init' command is executed.
15:47:06 INFO  : 'ps7_post_config' command is executed.
15:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:06 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:06 INFO  : Memory regions updated for context APU
15:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:07 INFO  : 'con' command is executed.
15:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:07 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:48:53 INFO  : Disconnected from the channel tcfchan#18.
15:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:54 INFO  : 'fpga -state' command is executed.
15:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:55 INFO  : 'jtag frequency' command is executed.
15:48:55 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:55 INFO  : Context for 'APU' is selected.
15:48:57 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:57 INFO  : Context for 'APU' is selected.
15:48:58 INFO  : 'stop' command is executed.
15:48:59 INFO  : 'ps7_init' command is executed.
15:48:59 INFO  : 'ps7_post_config' command is executed.
15:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:01 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
15:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
----------------End of Script----------------

15:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:07 INFO  : 'fpga -state' command is executed.
15:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:08 INFO  : 'jtag frequency' command is executed.
15:49:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:08 INFO  : Context for 'APU' is selected.
15:49:08 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:08 INFO  : Context for 'APU' is selected.
15:49:08 INFO  : 'stop' command is executed.
15:49:08 ERROR : AP transaction error, DAP status f0000021
15:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:24 INFO  : 'fpga -state' command is executed.
15:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:25 INFO  : 'jtag frequency' command is executed.
15:49:25 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:25 INFO  : Context for 'APU' is selected.
15:49:25 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:25 INFO  : Context for 'APU' is selected.
15:49:25 INFO  : 'stop' command is executed.
15:49:25 ERROR : AP transaction error, DAP status f0000021
15:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:37 INFO  : 'fpga -state' command is executed.
15:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:37 INFO  : 'jtag frequency' command is executed.
15:49:37 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:37 INFO  : Context for 'APU' is selected.
15:49:37 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:37 INFO  : Context for 'APU' is selected.
15:49:37 INFO  : 'stop' command is executed.
15:49:37 ERROR : AP transaction error, DAP status f0000021
15:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:54 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:58 INFO  : 'fpga -state' command is executed.
15:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:59 INFO  : 'jtag frequency' command is executed.
15:49:59 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:59 INFO  : Context for 'APU' is selected.
15:49:59 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:59 INFO  : Context for 'APU' is selected.
15:49:59 INFO  : 'stop' command is executed.
15:49:59 INFO  : 'ps7_init' command is executed.
15:49:59 INFO  : 'ps7_post_config' command is executed.
15:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:00 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:00 INFO  : Memory regions updated for context APU
15:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:00 INFO  : 'con' command is executed.
15:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:00 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:50:25 INFO  : Disconnected from the channel tcfchan#19.
15:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:26 INFO  : 'fpga -state' command is executed.
15:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:26 INFO  : 'jtag frequency' command is executed.
15:50:26 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:26 INFO  : Context for 'APU' is selected.
15:50:29 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:29 INFO  : Context for 'APU' is selected.
15:50:29 INFO  : 'stop' command is executed.
15:50:30 INFO  : 'ps7_init' command is executed.
15:50:30 INFO  : 'ps7_post_config' command is executed.
15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:30 INFO  : Memory regions updated for context APU
15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : 'con' command is executed.
15:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:30 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:53:37 INFO  : Disconnected from the channel tcfchan#20.
15:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:38 INFO  : 'fpga -state' command is executed.
15:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:39 INFO  : 'jtag frequency' command is executed.
15:53:39 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:39 INFO  : Context for 'APU' is selected.
15:53:41 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:41 INFO  : Context for 'APU' is selected.
15:53:41 INFO  : 'stop' command is executed.
15:53:42 INFO  : 'ps7_init' command is executed.
15:53:42 INFO  : 'ps7_post_config' command is executed.
15:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:42 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:42 INFO  : Memory regions updated for context APU
15:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:42 INFO  : 'con' command is executed.
15:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:42 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:55:54 INFO  : Disconnected from the channel tcfchan#21.
15:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:56 INFO  : 'fpga -state' command is executed.
15:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:56 INFO  : 'jtag frequency' command is executed.
15:55:56 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:56 INFO  : Context for 'APU' is selected.
15:55:58 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:59 INFO  : Context for 'APU' is selected.
15:55:59 INFO  : 'stop' command is executed.
15:55:59 INFO  : 'ps7_init' command is executed.
15:55:59 INFO  : 'ps7_post_config' command is executed.
15:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:59 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:59 INFO  : Memory regions updated for context APU
15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : 'con' command is executed.
15:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:00 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:56:57 INFO  : Disconnected from the channel tcfchan#22.
15:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:58 INFO  : 'fpga -state' command is executed.
15:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:59 INFO  : 'jtag frequency' command is executed.
15:56:59 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:59 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:01 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : 'stop' command is executed.
15:57:01 INFO  : 'ps7_init' command is executed.
15:57:01 INFO  : 'ps7_post_config' command is executed.
15:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:02 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:02 INFO  : Memory regions updated for context APU
15:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:02 INFO  : 'con' command is executed.
15:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:02 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:57:42 INFO  : Disconnected from the channel tcfchan#23.
15:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:43 INFO  : 'fpga -state' command is executed.
15:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:43 INFO  : 'jtag frequency' command is executed.
15:57:43 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:43 INFO  : Context for 'APU' is selected.
15:57:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:46 INFO  : Context for 'APU' is selected.
15:57:46 INFO  : 'stop' command is executed.
15:57:46 INFO  : 'ps7_init' command is executed.
15:57:46 INFO  : 'ps7_post_config' command is executed.
15:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:46 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:47 INFO  : Memory regions updated for context APU
15:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:47 INFO  : 'con' command is executed.
15:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:47 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:59:33 INFO  : Disconnected from the channel tcfchan#24.
16:30:04 INFO  : Registering command handlers for SDK TCF services
16:30:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
16:30:08 INFO  : XSCT server has started successfully.
16:30:08 INFO  : Successfully done setting XSCT server connection channel  
16:30:09 INFO  : Successfully done setting SDK workspace  
16:32:34 INFO  : Registering command handlers for SDK TCF services
16:32:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
16:32:38 INFO  : XSCT server has started successfully.
16:32:39 INFO  : Successfully done setting XSCT server connection channel  
16:32:39 INFO  : Successfully done setting SDK workspace  
12:52:49 INFO  : Registering command handlers for SDK TCF services
12:52:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
12:52:54 INFO  : XSCT server has started successfully.
12:52:54 INFO  : Successfully done setting XSCT server connection channel  
12:52:55 INFO  : Successfully done setting SDK workspace  
12:52:55 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
12:52:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:50:45 INFO  : Registering command handlers for SDK TCF services
13:50:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
13:50:51 INFO  : XSCT server has started successfully.
13:50:51 INFO  : Successfully done setting XSCT server connection channel  
13:50:51 INFO  : Successfully done setting SDK workspace  
15:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:49 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:13 INFO  : 'fpga -state' command is executed.
15:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:13 INFO  : 'jtag frequency' command is executed.
15:44:13 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:13 INFO  : Context for 'APU' is selected.
15:44:13 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:13 INFO  : Context for 'APU' is selected.
15:44:13 INFO  : 'stop' command is executed.
15:44:13 INFO  : 'ps7_init' command is executed.
15:44:13 INFO  : 'ps7_post_config' command is executed.
15:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:14 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:14 INFO  : Memory regions updated for context APU
15:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:15 INFO  : 'con' command is executed.
15:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:15 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:18 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:31 INFO  : Disconnected from the channel tcfchan#1.
15:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:32 INFO  : 'fpga -state' command is executed.
15:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:32 INFO  : 'jtag frequency' command is executed.
15:47:32 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:32 INFO  : Context for 'APU' is selected.
15:47:35 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:35 INFO  : Context for 'APU' is selected.
15:47:35 INFO  : 'stop' command is executed.
15:47:35 INFO  : 'ps7_init' command is executed.
15:47:35 INFO  : 'ps7_post_config' command is executed.
15:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:35 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:35 INFO  : Memory regions updated for context APU
15:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:36 INFO  : 'con' command is executed.
15:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:36 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:50:44 INFO  : Disconnected from the channel tcfchan#2.
15:50:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:45 INFO  : 'fpga -state' command is executed.
15:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:45 INFO  : 'jtag frequency' command is executed.
15:50:45 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:45 INFO  : Context for 'APU' is selected.
15:50:48 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:48 INFO  : Context for 'APU' is selected.
15:50:48 INFO  : 'stop' command is executed.
15:50:48 INFO  : 'ps7_init' command is executed.
15:50:48 INFO  : 'ps7_post_config' command is executed.
15:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:49 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:49 INFO  : Memory regions updated for context APU
15:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:49 INFO  : 'con' command is executed.
15:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:49 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:53:18 INFO  : Disconnected from the channel tcfchan#3.
15:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:19 INFO  : 'fpga -state' command is executed.
15:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:20 INFO  : 'jtag frequency' command is executed.
15:53:20 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:20 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:22 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : 'stop' command is executed.
15:53:22 INFO  : 'ps7_init' command is executed.
15:53:22 INFO  : 'ps7_post_config' command is executed.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:23 INFO  : Memory regions updated for context APU
15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : 'con' command is executed.
15:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:23 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:55:09 INFO  : Disconnected from the channel tcfchan#4.
15:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:10 INFO  : 'fpga -state' command is executed.
15:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:11 INFO  : 'jtag frequency' command is executed.
15:55:11 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:11 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:13 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : 'stop' command is executed.
15:55:14 INFO  : 'ps7_init' command is executed.
15:55:14 INFO  : 'ps7_post_config' command is executed.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:14 INFO  : Memory regions updated for context APU
15:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:15 INFO  : 'con' command is executed.
15:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:15 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:56:28 INFO  : Disconnected from the channel tcfchan#5.
15:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:29 INFO  : 'fpga -state' command is executed.
15:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:29 INFO  : 'jtag frequency' command is executed.
15:56:29 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:29 INFO  : Context for 'APU' is selected.
15:56:32 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:32 INFO  : Context for 'APU' is selected.
15:56:32 INFO  : 'stop' command is executed.
15:56:32 INFO  : 'ps7_init' command is executed.
15:56:32 INFO  : 'ps7_post_config' command is executed.
15:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:32 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:33 INFO  : Memory regions updated for context APU
15:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:33 INFO  : 'con' command is executed.
15:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:33 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:59:06 INFO  : Disconnected from the channel tcfchan#6.
15:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:08 INFO  : 'fpga -state' command is executed.
15:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:08 INFO  : 'jtag frequency' command is executed.
15:59:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:08 INFO  : Context for 'APU' is selected.
15:59:10 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:10 INFO  : Context for 'APU' is selected.
15:59:10 INFO  : 'stop' command is executed.
15:59:11 INFO  : 'ps7_init' command is executed.
15:59:11 INFO  : 'ps7_post_config' command is executed.
15:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:11 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:11 INFO  : Memory regions updated for context APU
15:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:11 INFO  : 'con' command is executed.
15:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:11 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:03:16 INFO  : Disconnected from the channel tcfchan#7.
16:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:17 INFO  : 'fpga -state' command is executed.
16:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:17 INFO  : 'jtag frequency' command is executed.
16:03:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:18 INFO  : Context for 'APU' is selected.
16:03:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:20 INFO  : Context for 'APU' is selected.
16:03:20 INFO  : 'stop' command is executed.
16:03:21 INFO  : 'ps7_init' command is executed.
16:03:21 INFO  : 'ps7_post_config' command is executed.
16:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:21 INFO  : Memory regions updated for context APU
16:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:21 INFO  : 'con' command is executed.
16:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:03:55 INFO  : Disconnected from the channel tcfchan#8.
16:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:56 INFO  : 'fpga -state' command is executed.
16:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:56 INFO  : 'jtag frequency' command is executed.
16:03:56 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:56 INFO  : Context for 'APU' is selected.
16:03:59 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:59 INFO  : Context for 'APU' is selected.
16:03:59 INFO  : 'stop' command is executed.
16:03:59 INFO  : 'ps7_init' command is executed.
16:03:59 INFO  : 'ps7_post_config' command is executed.
16:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:00 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:00 INFO  : Memory regions updated for context APU
16:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:00 INFO  : 'con' command is executed.
16:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:04:00 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:07:30 INFO  : Disconnected from the channel tcfchan#9.
16:07:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:32 INFO  : 'fpga -state' command is executed.
16:07:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:32 INFO  : 'jtag frequency' command is executed.
16:07:32 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:32 INFO  : Context for 'APU' is selected.
16:07:34 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:34 INFO  : Context for 'APU' is selected.
16:07:34 INFO  : 'stop' command is executed.
16:07:35 INFO  : 'ps7_init' command is executed.
16:07:35 INFO  : 'ps7_post_config' command is executed.
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:35 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:35 INFO  : Memory regions updated for context APU
16:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:35 INFO  : 'con' command is executed.
16:07:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:35 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:07:54 INFO  : Disconnected from the channel tcfchan#10.
16:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:55 INFO  : 'fpga -state' command is executed.
16:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:55 INFO  : 'jtag frequency' command is executed.
16:07:55 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:55 INFO  : Context for 'APU' is selected.
16:07:58 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:58 INFO  : Context for 'APU' is selected.
16:07:58 INFO  : 'stop' command is executed.
16:07:58 INFO  : 'ps7_init' command is executed.
16:07:58 INFO  : 'ps7_post_config' command is executed.
16:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:59 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:59 INFO  : Memory regions updated for context APU
16:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:59 INFO  : 'con' command is executed.
16:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:59 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:08:25 INFO  : Disconnected from the channel tcfchan#11.
16:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:27 INFO  : 'fpga -state' command is executed.
16:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:27 INFO  : 'jtag frequency' command is executed.
16:08:27 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:27 INFO  : Context for 'APU' is selected.
16:08:29 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:29 INFO  : Context for 'APU' is selected.
16:08:29 INFO  : 'stop' command is executed.
16:08:29 INFO  : 'ps7_init' command is executed.
16:08:29 INFO  : 'ps7_post_config' command is executed.
16:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:30 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:30 INFO  : Memory regions updated for context APU
16:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:30 INFO  : 'con' command is executed.
16:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:08:30 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:09:33 INFO  : Disconnected from the channel tcfchan#12.
16:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:34 INFO  : 'fpga -state' command is executed.
16:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:34 INFO  : 'jtag frequency' command is executed.
16:09:34 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:34 INFO  : Context for 'APU' is selected.
16:09:37 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:37 INFO  : Context for 'APU' is selected.
16:09:37 INFO  : 'stop' command is executed.
16:09:38 INFO  : 'ps7_init' command is executed.
16:09:38 INFO  : 'ps7_post_config' command is executed.
16:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:38 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:38 INFO  : Memory regions updated for context APU
16:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:38 INFO  : 'con' command is executed.
16:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:38 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:11:21 INFO  : Disconnected from the channel tcfchan#13.
16:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:22 INFO  : 'fpga -state' command is executed.
16:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:22 INFO  : 'jtag frequency' command is executed.
16:11:22 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:22 INFO  : Context for 'APU' is selected.
16:11:25 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:25 INFO  : Context for 'APU' is selected.
16:11:25 INFO  : 'stop' command is executed.
16:11:25 INFO  : 'ps7_init' command is executed.
16:11:25 INFO  : 'ps7_post_config' command is executed.
16:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:25 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:26 INFO  : Memory regions updated for context APU
16:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:26 INFO  : 'con' command is executed.
16:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:11:26 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:13:46 INFO  : Disconnected from the channel tcfchan#14.
16:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:13:47 INFO  : 'fpga -state' command is executed.
16:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:47 INFO  : 'jtag frequency' command is executed.
16:13:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:47 INFO  : Context for 'APU' is selected.
16:13:50 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:50 INFO  : Context for 'APU' is selected.
16:13:50 INFO  : 'stop' command is executed.
16:13:51 INFO  : 'ps7_init' command is executed.
16:13:51 INFO  : 'ps7_post_config' command is executed.
16:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:51 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:51 INFO  : Memory regions updated for context APU
16:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:51 INFO  : 'con' command is executed.
16:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:13:51 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:15:18 INFO  : Disconnected from the channel tcfchan#15.
16:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:20 INFO  : 'fpga -state' command is executed.
16:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:20 INFO  : 'jtag frequency' command is executed.
16:15:20 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:20 INFO  : Context for 'APU' is selected.
16:15:22 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:22 INFO  : Context for 'APU' is selected.
16:15:23 INFO  : 'stop' command is executed.
16:15:23 INFO  : 'ps7_init' command is executed.
16:15:23 INFO  : 'ps7_post_config' command is executed.
16:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:23 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:23 INFO  : Memory regions updated for context APU
16:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:24 INFO  : 'con' command is executed.
16:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:24 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:16:06 INFO  : Disconnected from the channel tcfchan#16.
16:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:07 INFO  : 'fpga -state' command is executed.
16:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:08 INFO  : 'jtag frequency' command is executed.
16:16:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:08 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:11 INFO  : Context for 'APU' is selected.
16:16:11 INFO  : 'stop' command is executed.
16:16:11 INFO  : 'ps7_init' command is executed.
16:16:11 INFO  : 'ps7_post_config' command is executed.
16:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:12 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:12 INFO  : Memory regions updated for context APU
16:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:12 INFO  : 'con' command is executed.
16:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:12 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:17:58 INFO  : Disconnected from the channel tcfchan#17.
16:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:59 INFO  : 'fpga -state' command is executed.
16:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:00 INFO  : 'jtag frequency' command is executed.
16:18:00 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:00 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:03 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : 'stop' command is executed.
16:18:03 INFO  : 'ps7_init' command is executed.
16:18:03 INFO  : 'ps7_post_config' command is executed.
16:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:04 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:04 INFO  : Memory regions updated for context APU
16:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:04 INFO  : 'con' command is executed.
16:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:18:04 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:19:32 INFO  : Disconnected from the channel tcfchan#18.
16:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:33 INFO  : 'fpga -state' command is executed.
16:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:33 INFO  : 'jtag frequency' command is executed.
16:19:33 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:33 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:36 INFO  : Context for 'APU' is selected.
16:19:36 INFO  : 'stop' command is executed.
16:19:37 INFO  : 'ps7_init' command is executed.
16:19:37 INFO  : 'ps7_post_config' command is executed.
16:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:37 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:37 INFO  : Memory regions updated for context APU
16:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:37 INFO  : 'con' command is executed.
16:19:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:19:37 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:25:56 INFO  : Disconnected from the channel tcfchan#19.
16:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:57 INFO  : 'fpga -state' command is executed.
16:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:57 INFO  : 'jtag frequency' command is executed.
16:25:57 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:57 INFO  : Context for 'APU' is selected.
16:26:00 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:00 INFO  : Context for 'APU' is selected.
16:26:00 INFO  : 'stop' command is executed.
16:26:00 INFO  : 'ps7_init' command is executed.
16:26:00 INFO  : 'ps7_post_config' command is executed.
16:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:01 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:01 INFO  : Memory regions updated for context APU
16:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:01 INFO  : 'con' command is executed.
16:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:01 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
18:12:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1546596739290,  Project:1546410267658
18:12:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:12:57 INFO  : Copied contents of C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:13:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:13:04 INFO  : 
18:13:05 INFO  : Updating hardware inferred compiler options for ball_test.
18:13:05 INFO  : Clearing existing target manager status.
18:13:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:13:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:15:58 INFO  : Disconnected from the channel tcfchan#20.
15:51:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
15:51:13 INFO  : XSCT server has started successfully.
15:51:13 INFO  : Successfully done setting XSCT server connection channel  
15:51:14 INFO  : Successfully done setting SDK workspace  
15:51:21 INFO  : Registering command handlers for SDK TCF services
15:45:46 INFO  : Registering command handlers for SDK TCF services
15:45:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
15:45:52 INFO  : XSCT server has started successfully.
15:45:52 INFO  : Successfully done setting XSCT server connection channel  
15:45:52 INFO  : Successfully done setting SDK workspace  
15:45:52 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
15:45:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:08 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:18 INFO  : 'fpga -state' command is executed.
15:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:18 INFO  : 'jtag frequency' command is executed.
15:50:18 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:18 INFO  : Context for 'APU' is selected.
15:50:19 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:19 INFO  : Context for 'APU' is selected.
15:50:19 INFO  : 'stop' command is executed.
15:50:19 INFO  : 'ps7_init' command is executed.
15:50:19 INFO  : 'ps7_post_config' command is executed.
15:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:19 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:19 INFO  : Memory regions updated for context APU
15:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:20 INFO  : 'con' command is executed.
15:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:20 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:52:17 INFO  : Disconnected from the channel tcfchan#1.
15:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:18 INFO  : 'fpga -state' command is executed.
15:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:18 INFO  : 'jtag frequency' command is executed.
15:52:18 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:18 INFO  : Context for 'APU' is selected.
15:52:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:20 INFO  : Context for 'APU' is selected.
15:52:20 INFO  : 'stop' command is executed.
15:52:20 INFO  : 'ps7_init' command is executed.
15:52:20 INFO  : 'ps7_post_config' command is executed.
15:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:21 INFO  : Memory regions updated for context APU
15:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:21 INFO  : 'con' command is executed.
15:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:54:35 INFO  : Disconnected from the channel tcfchan#2.
15:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:36 INFO  : 'fpga -state' command is executed.
15:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:36 INFO  : 'jtag frequency' command is executed.
15:54:36 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:36 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:39 INFO  : Context for 'APU' is selected.
15:54:39 INFO  : 'stop' command is executed.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:39 INFO  : 'ps7_post_config' command is executed.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:39 INFO  : Memory regions updated for context APU
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : 'con' command is executed.
15:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:39 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:56:16 INFO  : Disconnected from the channel tcfchan#3.
15:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:17 INFO  : 'fpga -state' command is executed.
15:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:17 INFO  : 'jtag frequency' command is executed.
15:56:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:17 INFO  : Context for 'APU' is selected.
15:56:19 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:19 INFO  : Context for 'APU' is selected.
15:56:19 INFO  : 'stop' command is executed.
15:56:20 INFO  : 'ps7_init' command is executed.
15:56:20 INFO  : 'ps7_post_config' command is executed.
15:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:20 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:20 INFO  : Memory regions updated for context APU
15:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:20 INFO  : 'con' command is executed.
15:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:20 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:58:57 INFO  : Disconnected from the channel tcfchan#4.
15:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:58 INFO  : 'fpga -state' command is executed.
15:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:58 INFO  : 'jtag frequency' command is executed.
15:58:58 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:58 INFO  : Context for 'APU' is selected.
15:59:01 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:01 INFO  : Context for 'APU' is selected.
15:59:01 INFO  : 'stop' command is executed.
15:59:01 INFO  : 'ps7_init' command is executed.
15:59:01 INFO  : 'ps7_post_config' command is executed.
15:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:02 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:02 INFO  : Memory regions updated for context APU
15:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:02 INFO  : 'con' command is executed.
15:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:02 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:00:28 INFO  : Disconnected from the channel tcfchan#5.
16:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:29 INFO  : 'fpga -state' command is executed.
16:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:29 INFO  : 'jtag frequency' command is executed.
16:00:29 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:29 INFO  : Context for 'APU' is selected.
16:00:31 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:31 INFO  : Context for 'APU' is selected.
16:00:31 INFO  : 'stop' command is executed.
16:00:32 INFO  : 'ps7_init' command is executed.
16:00:32 INFO  : 'ps7_post_config' command is executed.
16:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:32 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:32 INFO  : Memory regions updated for context APU
16:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:32 INFO  : 'con' command is executed.
16:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:32 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:00:52 INFO  : Disconnected from the channel tcfchan#6.
16:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:54 INFO  : 'fpga -state' command is executed.
16:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:54 INFO  : 'jtag frequency' command is executed.
16:00:54 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:54 INFO  : Context for 'APU' is selected.
16:00:56 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:56 INFO  : Context for 'APU' is selected.
16:00:56 INFO  : 'stop' command is executed.
16:00:56 INFO  : 'ps7_init' command is executed.
16:00:56 INFO  : 'ps7_post_config' command is executed.
16:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:57 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:57 INFO  : Memory regions updated for context APU
16:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:57 INFO  : 'con' command is executed.
16:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:57 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:03:10 INFO  : Disconnected from the channel tcfchan#7.
16:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:11 INFO  : 'fpga -state' command is executed.
16:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:11 INFO  : 'jtag frequency' command is executed.
16:03:11 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:11 INFO  : Context for 'APU' is selected.
16:03:13 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:13 INFO  : Context for 'APU' is selected.
16:03:13 INFO  : 'stop' command is executed.
16:03:14 INFO  : 'ps7_init' command is executed.
16:03:14 INFO  : 'ps7_post_config' command is executed.
16:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:14 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:14 INFO  : Memory regions updated for context APU
16:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:14 INFO  : 'con' command is executed.
16:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:14 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:06:00 INFO  : Disconnected from the channel tcfchan#8.
16:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:01 INFO  : 'fpga -state' command is executed.
16:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:01 INFO  : 'jtag frequency' command is executed.
16:06:01 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:01 INFO  : Context for 'APU' is selected.
16:06:04 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:04 INFO  : Context for 'APU' is selected.
16:06:04 INFO  : 'stop' command is executed.
16:06:04 INFO  : 'ps7_init' command is executed.
16:06:04 INFO  : 'ps7_post_config' command is executed.
16:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:04 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:04 INFO  : Memory regions updated for context APU
16:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:05 INFO  : 'con' command is executed.
16:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:05 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:09:37 INFO  : Disconnected from the channel tcfchan#9.
16:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:38 INFO  : 'fpga -state' command is executed.
16:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:39 INFO  : 'jtag frequency' command is executed.
16:09:39 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:39 INFO  : Context for 'APU' is selected.
16:09:41 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:41 INFO  : Context for 'APU' is selected.
16:09:41 INFO  : 'stop' command is executed.
16:09:41 INFO  : 'ps7_init' command is executed.
16:09:41 INFO  : 'ps7_post_config' command is executed.
16:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:41 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:41 INFO  : Memory regions updated for context APU
16:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:42 INFO  : 'con' command is executed.
16:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:42 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:16:29 INFO  : Disconnected from the channel tcfchan#10.
16:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:30 INFO  : 'fpga -state' command is executed.
16:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:30 INFO  : 'jtag frequency' command is executed.
16:16:30 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:30 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:32 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : 'stop' command is executed.
16:16:33 INFO  : 'ps7_init' command is executed.
16:16:33 INFO  : 'ps7_post_config' command is executed.
16:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:33 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:33 INFO  : Memory regions updated for context APU
16:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:33 INFO  : 'con' command is executed.
16:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:33 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:26:42 INFO  : Disconnected from the channel tcfchan#11.
16:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:43 INFO  : 'fpga -state' command is executed.
16:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:43 INFO  : 'jtag frequency' command is executed.
16:26:43 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:43 INFO  : Context for 'APU' is selected.
16:26:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:46 INFO  : Context for 'APU' is selected.
16:26:46 INFO  : 'stop' command is executed.
16:26:46 INFO  : 'ps7_init' command is executed.
16:26:46 INFO  : 'ps7_post_config' command is executed.
16:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:47 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:47 INFO  : Memory regions updated for context APU
16:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:47 INFO  : 'con' command is executed.
16:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:47 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:29:01 INFO  : Disconnected from the channel tcfchan#12.
16:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:02 INFO  : 'fpga -state' command is executed.
16:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:02 INFO  : 'jtag frequency' command is executed.
16:29:02 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:02 INFO  : Context for 'APU' is selected.
16:29:05 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:05 INFO  : Context for 'APU' is selected.
16:29:05 INFO  : 'stop' command is executed.
16:29:05 INFO  : 'ps7_init' command is executed.
16:29:05 INFO  : 'ps7_post_config' command is executed.
16:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:06 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:06 INFO  : Memory regions updated for context APU
16:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:06 INFO  : 'con' command is executed.
16:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:06 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:29:34 INFO  : Disconnected from the channel tcfchan#13.
16:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:35 INFO  : 'fpga -state' command is executed.
16:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:36 INFO  : 'jtag frequency' command is executed.
16:29:36 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:36 INFO  : Context for 'APU' is selected.
16:29:38 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:38 INFO  : Context for 'APU' is selected.
16:29:38 INFO  : 'stop' command is executed.
16:29:39 INFO  : 'ps7_init' command is executed.
16:29:39 INFO  : 'ps7_post_config' command is executed.
16:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:39 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:39 INFO  : Memory regions updated for context APU
16:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:39 INFO  : 'con' command is executed.
16:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:39 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:30:00 INFO  : Disconnected from the channel tcfchan#14.
16:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:01 INFO  : 'fpga -state' command is executed.
16:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:02 INFO  : 'jtag frequency' command is executed.
16:30:02 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:02 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : 'stop' command is executed.
16:30:04 INFO  : 'ps7_init' command is executed.
16:30:04 INFO  : 'ps7_post_config' command is executed.
16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:05 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:05 INFO  : Memory regions updated for context APU
16:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:05 INFO  : 'con' command is executed.
16:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:05 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:33:39 INFO  : Disconnected from the channel tcfchan#15.
16:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:40 INFO  : 'fpga -state' command is executed.
16:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:41 INFO  : 'jtag frequency' command is executed.
16:33:41 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:41 INFO  : Context for 'APU' is selected.
16:33:43 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:43 INFO  : Context for 'APU' is selected.
16:33:43 INFO  : 'stop' command is executed.
16:33:44 INFO  : 'ps7_init' command is executed.
16:33:44 INFO  : 'ps7_post_config' command is executed.
16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:44 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:44 INFO  : Memory regions updated for context APU
16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:44 INFO  : 'con' command is executed.
16:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:44 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:43:28 INFO  : Disconnected from the channel tcfchan#16.
16:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:29 INFO  : 'fpga -state' command is executed.
16:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:29 INFO  : 'jtag frequency' command is executed.
16:43:29 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:29 INFO  : Context for 'APU' is selected.
16:43:32 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:32 INFO  : Context for 'APU' is selected.
16:43:32 INFO  : 'stop' command is executed.
16:43:32 INFO  : 'ps7_init' command is executed.
16:43:32 INFO  : 'ps7_post_config' command is executed.
16:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:32 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:32 INFO  : Memory regions updated for context APU
16:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:33 INFO  : 'con' command is executed.
16:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:33 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:53:24 INFO  : Disconnected from the channel tcfchan#17.
16:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:53:25 INFO  : 'fpga -state' command is executed.
16:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:26 INFO  : 'jtag frequency' command is executed.
16:53:26 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:26 INFO  : Context for 'APU' is selected.
16:53:28 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:28 INFO  : Context for 'APU' is selected.
16:53:28 INFO  : 'stop' command is executed.
16:53:28 INFO  : 'ps7_init' command is executed.
16:53:28 INFO  : 'ps7_post_config' command is executed.
16:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:29 INFO  : Memory regions updated for context APU
16:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : 'con' command is executed.
16:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:53:29 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:00:37 INFO  : Disconnected from the channel tcfchan#18.
17:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:38 INFO  : 'fpga -state' command is executed.
17:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:38 INFO  : 'jtag frequency' command is executed.
17:00:38 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:38 INFO  : Context for 'APU' is selected.
17:00:41 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:41 INFO  : Context for 'APU' is selected.
17:00:41 INFO  : 'stop' command is executed.
17:00:41 INFO  : 'ps7_init' command is executed.
17:00:41 INFO  : 'ps7_post_config' command is executed.
17:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:41 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:41 INFO  : Memory regions updated for context APU
17:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:42 INFO  : 'con' command is executed.
17:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:00:42 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:01:51 INFO  : Disconnected from the channel tcfchan#19.
17:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:52 INFO  : 'fpga -state' command is executed.
17:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:52 INFO  : 'jtag frequency' command is executed.
17:01:52 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:52 INFO  : Context for 'APU' is selected.
17:01:55 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:55 INFO  : Context for 'APU' is selected.
17:01:55 INFO  : 'stop' command is executed.
17:01:55 INFO  : 'ps7_init' command is executed.
17:01:55 INFO  : 'ps7_post_config' command is executed.
17:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:55 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:55 INFO  : Memory regions updated for context APU
17:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:56 INFO  : 'con' command is executed.
17:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:56 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:05:42 INFO  : Disconnected from the channel tcfchan#20.
17:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:43 INFO  : 'fpga -state' command is executed.
17:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:43 INFO  : 'jtag frequency' command is executed.
17:05:43 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:43 INFO  : Context for 'APU' is selected.
17:05:46 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:46 INFO  : Context for 'APU' is selected.
17:05:46 INFO  : 'stop' command is executed.
17:05:46 INFO  : 'ps7_init' command is executed.
17:05:46 INFO  : 'ps7_post_config' command is executed.
17:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:47 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:47 INFO  : Memory regions updated for context APU
17:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:47 INFO  : 'con' command is executed.
17:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:47 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:08:48 INFO  : Disconnected from the channel tcfchan#21.
17:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:49 INFO  : 'fpga -state' command is executed.
17:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:50 INFO  : 'jtag frequency' command is executed.
17:08:50 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:50 INFO  : Context for 'APU' is selected.
17:08:52 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:52 INFO  : Context for 'APU' is selected.
17:08:52 INFO  : 'stop' command is executed.
17:08:53 INFO  : 'ps7_init' command is executed.
17:08:53 INFO  : 'ps7_post_config' command is executed.
17:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:53 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:53 INFO  : Memory regions updated for context APU
17:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:53 INFO  : 'con' command is executed.
17:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:08:53 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:11:15 INFO  : Disconnected from the channel tcfchan#22.
17:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:16 INFO  : 'fpga -state' command is executed.
17:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:17 INFO  : 'jtag frequency' command is executed.
17:11:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:17 INFO  : Context for 'APU' is selected.
17:11:19 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:19 INFO  : Context for 'APU' is selected.
17:11:19 INFO  : 'stop' command is executed.
17:11:19 INFO  : 'ps7_init' command is executed.
17:11:19 INFO  : 'ps7_post_config' command is executed.
17:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:20 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:20 INFO  : Memory regions updated for context APU
17:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:20 INFO  : 'con' command is executed.
17:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:20 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:13:28 INFO  : Disconnected from the channel tcfchan#23.
17:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:29 INFO  : 'fpga -state' command is executed.
17:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:29 INFO  : 'jtag frequency' command is executed.
17:13:29 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:29 INFO  : Context for 'APU' is selected.
17:13:32 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:32 INFO  : Context for 'APU' is selected.
17:13:32 INFO  : 'stop' command is executed.
17:13:33 INFO  : 'ps7_init' command is executed.
17:13:33 INFO  : 'ps7_post_config' command is executed.
17:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:33 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:33 INFO  : Memory regions updated for context APU
17:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:33 INFO  : 'con' command is executed.
17:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:33 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:48 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:09 INFO  : 'fpga -state' command is executed.
17:15:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:09 INFO  : 'jtag frequency' command is executed.
17:15:09 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:09 INFO  : Context for 'APU' is selected.
17:15:09 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:15:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:09 INFO  : Context for 'APU' is selected.
17:15:09 INFO  : 'stop' command is executed.
17:15:09 INFO  : 'ps7_init' command is executed.
17:15:09 INFO  : 'ps7_post_config' command is executed.
17:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:10 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:10 INFO  : 'con' command is executed.
17:15:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:10 INFO  : Disconnected from the channel tcfchan#24.
17:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:22 INFO  : 'fpga -state' command is executed.
17:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:22 INFO  : 'jtag frequency' command is executed.
17:19:22 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:22 INFO  : Context for 'APU' is selected.
17:19:25 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:25 INFO  : Context for 'APU' is selected.
17:19:25 INFO  : 'stop' command is executed.
17:19:26 INFO  : 'ps7_init' command is executed.
17:19:26 INFO  : 'ps7_post_config' command is executed.
17:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:26 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:26 INFO  : 'con' command is executed.
17:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:26 INFO  : Disconnected from the channel tcfchan#25.
17:24:09 WARN  : channel "tcfchan#24" closed
17:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:10 INFO  : 'fpga -state' command is executed.
17:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:10 INFO  : 'jtag frequency' command is executed.
17:24:10 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:10 INFO  : Context for 'APU' is selected.
17:24:10 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:10 INFO  : Context for 'APU' is selected.
17:24:10 INFO  : 'stop' command is executed.
17:24:10 INFO  : 'ps7_init' command is executed.
17:24:10 INFO  : 'ps7_post_config' command is executed.
17:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:11 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:11 INFO  : Memory regions updated for context APU
17:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:11 INFO  : 'con' command is executed.
17:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:11 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:27:56 INFO  : Disconnected from the channel tcfchan#26.
12:51:39 INFO  : Registering command handlers for SDK TCF services
12:51:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
12:51:43 INFO  : XSCT server has started successfully.
12:51:44 INFO  : Successfully done setting XSCT server connection channel  
12:51:44 INFO  : Successfully done setting SDK workspace  
12:51:44 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
12:51:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:46 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:18 INFO  : 'fpga -state' command is executed.
13:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:18 INFO  : 'jtag frequency' command is executed.
13:32:18 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:18 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:18 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : 'stop' command is executed.
13:32:18 INFO  : 'ps7_init' command is executed.
13:32:18 INFO  : 'ps7_post_config' command is executed.
13:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:19 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:19 INFO  : 'con' command is executed.
13:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:32:19 INFO  : Disconnected from the channel tcfchan#1.
13:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:37 INFO  : 'fpga -state' command is executed.
13:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:37 INFO  : 'jtag frequency' command is executed.
13:33:37 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:37 INFO  : Context for 'APU' is selected.
13:33:37 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:37 INFO  : Context for 'APU' is selected.
13:33:37 INFO  : 'stop' command is executed.
13:33:38 INFO  : 'ps7_init' command is executed.
13:33:38 INFO  : 'ps7_post_config' command is executed.
13:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:38 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:38 INFO  : Memory regions updated for context APU
13:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:39 INFO  : 'con' command is executed.
13:33:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:39 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
13:35:35 INFO  : Disconnected from the channel tcfchan#2.
13:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:35:36 INFO  : 'fpga -state' command is executed.
13:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:35:36 INFO  : 'jtag frequency' command is executed.
13:35:36 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:36 INFO  : Context for 'APU' is selected.
13:35:40 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:41 INFO  : Context for 'APU' is selected.
13:35:41 INFO  : 'stop' command is executed.
13:35:41 INFO  : 'ps7_init' command is executed.
13:35:41 INFO  : 'ps7_post_config' command is executed.
13:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:41 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:42 INFO  : Memory regions updated for context APU
13:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:42 INFO  : 'con' command is executed.
13:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:35:42 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
13:42:05 INFO  : Disconnected from the channel tcfchan#3.
13:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:06 INFO  : 'fpga -state' command is executed.
13:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:06 INFO  : 'jtag frequency' command is executed.
13:42:06 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:07 INFO  : Context for 'APU' is selected.
13:42:09 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:09 INFO  : Context for 'APU' is selected.
13:42:09 INFO  : 'stop' command is executed.
13:42:09 INFO  : 'ps7_init' command is executed.
13:42:09 INFO  : 'ps7_post_config' command is executed.
13:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:10 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:10 INFO  : Memory regions updated for context APU
13:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:10 INFO  : 'con' command is executed.
13:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:10 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
13:43:50 INFO  : Disconnected from the channel tcfchan#4.
13:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:51 INFO  : 'fpga -state' command is executed.
13:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:43:52 INFO  : 'jtag frequency' command is executed.
13:43:52 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:52 INFO  : Context for 'APU' is selected.
13:43:54 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:54 INFO  : Context for 'APU' is selected.
13:43:54 INFO  : 'stop' command is executed.
13:43:54 INFO  : 'ps7_init' command is executed.
13:43:54 INFO  : 'ps7_post_config' command is executed.
13:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:55 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:55 INFO  : Memory regions updated for context APU
13:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:55 INFO  : 'con' command is executed.
13:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:43:55 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
14:09:37 INFO  : Disconnected from the channel tcfchan#5.
14:12:31 INFO  : Registering command handlers for SDK TCF services
14:12:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
14:12:36 INFO  : XSCT server has started successfully.
14:12:36 INFO  : Successfully done setting XSCT server connection channel  
14:12:36 INFO  : Successfully done setting SDK workspace  
14:12:36 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
14:12:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:53 INFO  : 'fpga -state' command is executed.
14:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:53 INFO  : 'jtag frequency' command is executed.
14:44:53 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:53 INFO  : Context for 'APU' is selected.
14:44:53 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:53 INFO  : Context for 'APU' is selected.
14:44:53 INFO  : 'stop' command is executed.
14:44:54 INFO  : 'ps7_init' command is executed.
14:44:54 INFO  : 'ps7_post_config' command is executed.
14:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:54 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:54 INFO  : Memory regions updated for context APU
14:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:55 INFO  : 'con' command is executed.
14:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:55 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:32:38 INFO  : Disconnected from the channel tcfchan#1.
15:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:40 INFO  : 'fpga -state' command is executed.
15:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:40 INFO  : 'jtag frequency' command is executed.
15:32:40 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:40 INFO  : Context for 'APU' is selected.
15:32:43 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:43 INFO  : Context for 'APU' is selected.
15:32:43 INFO  : 'stop' command is executed.
15:32:44 INFO  : 'ps7_init' command is executed.
15:32:44 INFO  : 'ps7_post_config' command is executed.
15:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:44 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:44 INFO  : Memory regions updated for context APU
15:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:44 INFO  : 'con' command is executed.
15:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:44 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:34:16 INFO  : Disconnected from the channel tcfchan#2.
15:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:17 INFO  : 'fpga -state' command is executed.
15:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:17 INFO  : 'jtag frequency' command is executed.
15:34:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:17 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:20 INFO  : Context for 'APU' is selected.
15:34:20 INFO  : 'stop' command is executed.
15:34:20 INFO  : 'ps7_init' command is executed.
15:34:20 INFO  : 'ps7_post_config' command is executed.
15:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:21 INFO  : Memory regions updated for context APU
15:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:21 INFO  : 'con' command is executed.
15:34:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:34:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:43:50 INFO  : Disconnected from the channel tcfchan#3.
15:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:51 INFO  : 'fpga -state' command is executed.
15:43:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:51 INFO  : 'jtag frequency' command is executed.
15:43:51 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:51 INFO  : Context for 'APU' is selected.
15:43:54 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:54 INFO  : Context for 'APU' is selected.
15:43:54 INFO  : 'stop' command is executed.
15:43:54 INFO  : 'ps7_init' command is executed.
15:43:54 INFO  : 'ps7_post_config' command is executed.
15:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:55 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:55 INFO  : Memory regions updated for context APU
15:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:55 INFO  : 'con' command is executed.
15:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:43:55 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:48:09 INFO  : Disconnected from the channel tcfchan#4.
15:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:10 INFO  : 'fpga -state' command is executed.
15:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:10 INFO  : 'jtag frequency' command is executed.
15:48:10 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:10 INFO  : Context for 'APU' is selected.
15:48:13 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:13 INFO  : Context for 'APU' is selected.
15:48:13 INFO  : 'stop' command is executed.
15:48:13 INFO  : 'ps7_init' command is executed.
15:48:13 INFO  : 'ps7_post_config' command is executed.
15:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:14 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:14 INFO  : Memory regions updated for context APU
15:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:14 INFO  : 'con' command is executed.
15:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:14 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:56:01 INFO  : Disconnected from the channel tcfchan#5.
15:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:02 INFO  : 'fpga -state' command is executed.
15:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:02 INFO  : 'jtag frequency' command is executed.
15:56:02 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:02 INFO  : Context for 'APU' is selected.
15:56:05 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:05 INFO  : Context for 'APU' is selected.
15:56:05 INFO  : 'stop' command is executed.
15:56:06 INFO  : 'ps7_init' command is executed.
15:56:06 INFO  : 'ps7_post_config' command is executed.
15:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:06 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:06 INFO  : Memory regions updated for context APU
15:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:06 INFO  : 'con' command is executed.
15:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:06 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
15:58:10 INFO  : Disconnected from the channel tcfchan#6.
15:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:11 INFO  : 'fpga -state' command is executed.
15:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:12 INFO  : 'jtag frequency' command is executed.
15:58:12 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:12 INFO  : Context for 'APU' is selected.
15:58:14 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:14 INFO  : Context for 'APU' is selected.
15:58:14 INFO  : 'stop' command is executed.
15:58:15 INFO  : 'ps7_init' command is executed.
15:58:15 INFO  : 'ps7_post_config' command is executed.
15:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:15 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:15 INFO  : Memory regions updated for context APU
15:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:16 INFO  : 'con' command is executed.
15:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:16 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:02:06 INFO  : Disconnected from the channel tcfchan#7.
16:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:07 INFO  : 'fpga -state' command is executed.
16:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:08 INFO  : 'jtag frequency' command is executed.
16:02:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:08 INFO  : Context for 'APU' is selected.
16:02:11 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:11 INFO  : Context for 'APU' is selected.
16:02:11 INFO  : 'stop' command is executed.
16:02:11 INFO  : 'ps7_init' command is executed.
16:02:11 INFO  : 'ps7_post_config' command is executed.
16:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:12 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:12 INFO  : Memory regions updated for context APU
16:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:12 INFO  : 'con' command is executed.
16:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:02:12 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:02:40 INFO  : Disconnected from the channel tcfchan#8.
16:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:42 INFO  : 'fpga -state' command is executed.
16:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:42 INFO  : 'jtag frequency' command is executed.
16:02:42 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:42 INFO  : Context for 'APU' is selected.
16:02:45 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:45 INFO  : Context for 'APU' is selected.
16:02:45 INFO  : 'stop' command is executed.
16:02:45 INFO  : 'ps7_init' command is executed.
16:02:45 INFO  : 'ps7_post_config' command is executed.
16:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:45 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:46 INFO  : Memory regions updated for context APU
16:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:46 INFO  : 'con' command is executed.
16:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:02:46 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:04:06 INFO  : Disconnected from the channel tcfchan#9.
16:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:04:08 INFO  : 'fpga -state' command is executed.
16:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:08 INFO  : 'jtag frequency' command is executed.
16:04:08 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:08 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:11 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : 'stop' command is executed.
16:04:11 INFO  : 'ps7_init' command is executed.
16:04:11 INFO  : 'ps7_post_config' command is executed.
16:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:11 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:12 INFO  : Memory regions updated for context APU
16:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:12 INFO  : 'con' command is executed.
16:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:04:12 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:11:15 INFO  : Disconnected from the channel tcfchan#10.
16:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:16 INFO  : 'fpga -state' command is executed.
16:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:17 INFO  : 'jtag frequency' command is executed.
16:11:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:17 INFO  : Context for 'APU' is selected.
16:11:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:20 INFO  : Context for 'APU' is selected.
16:11:20 INFO  : 'stop' command is executed.
16:11:20 INFO  : 'ps7_init' command is executed.
16:11:20 INFO  : 'ps7_post_config' command is executed.
16:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:21 INFO  : Memory regions updated for context APU
16:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:21 INFO  : 'con' command is executed.
16:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:11:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:16:17 INFO  : Disconnected from the channel tcfchan#11.
16:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:19 INFO  : 'fpga -state' command is executed.
16:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:19 INFO  : 'jtag frequency' command is executed.
16:16:19 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:19 INFO  : Context for 'APU' is selected.
16:16:22 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:22 INFO  : Context for 'APU' is selected.
16:16:22 INFO  : 'stop' command is executed.
16:16:22 INFO  : 'ps7_init' command is executed.
16:16:22 INFO  : 'ps7_post_config' command is executed.
16:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:23 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:23 INFO  : Memory regions updated for context APU
16:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:23 INFO  : 'con' command is executed.
16:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:23 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:21:05 INFO  : Disconnected from the channel tcfchan#12.
16:21:26 INFO  : Registering command handlers for SDK TCF services
16:21:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
16:21:32 INFO  : XSCT server has started successfully.
16:21:32 INFO  : Successfully done setting XSCT server connection channel  
16:21:33 INFO  : Successfully done setting SDK workspace  
16:21:33 INFO  : Processing command line option -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper.hdf.
16:21:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:39 INFO  : Registering command handlers for SDK TCF services
16:32:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\temp_xsdb_launch_script.tcl
16:32:45 INFO  : XSCT server has started successfully.
16:32:46 INFO  : Successfully done setting XSCT server connection channel  
16:32:46 INFO  : Successfully done setting SDK workspace  
16:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:20 INFO  : FPGA configured successfully with bitstream "C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:30 INFO  : 'fpga -state' command is executed.
16:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:30 INFO  : 'jtag frequency' command is executed.
16:34:30 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:30 INFO  : Context for 'APU' is selected.
16:34:30 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:31 INFO  : Context for 'APU' is selected.
16:34:31 INFO  : 'stop' command is executed.
16:34:31 INFO  : 'ps7_init' command is executed.
16:34:31 INFO  : 'ps7_post_config' command is executed.
16:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:31 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:32 INFO  : Memory regions updated for context APU
16:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:32 INFO  : 'con' command is executed.
16:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:34:32 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:38:36 INFO  : Disconnected from the channel tcfchan#1.
16:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:38:38 INFO  : 'fpga -state' command is executed.
16:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:38 INFO  : 'jtag frequency' command is executed.
16:38:38 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:38 INFO  : Context for 'APU' is selected.
16:38:41 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:41 INFO  : Context for 'APU' is selected.
16:38:41 INFO  : 'stop' command is executed.
16:38:42 INFO  : 'ps7_init' command is executed.
16:38:42 INFO  : 'ps7_post_config' command is executed.
16:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:42 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:42 INFO  : Memory regions updated for context APU
16:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:42 INFO  : 'con' command is executed.
16:38:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:38:42 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:51:32 INFO  : Disconnected from the channel tcfchan#2.
16:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:33 INFO  : 'fpga -state' command is executed.
16:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:33 INFO  : 'jtag frequency' command is executed.
16:51:33 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:33 INFO  : Context for 'APU' is selected.
16:51:36 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:36 INFO  : Context for 'APU' is selected.
16:51:36 INFO  : 'stop' command is executed.
16:51:36 INFO  : 'ps7_init' command is executed.
16:51:36 INFO  : 'ps7_post_config' command is executed.
16:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:36 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:37 INFO  : Memory regions updated for context APU
16:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:37 INFO  : 'con' command is executed.
16:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:51:37 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:52:16 INFO  : Disconnected from the channel tcfchan#3.
16:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:17 INFO  : 'fpga -state' command is executed.
16:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:17 INFO  : 'jtag frequency' command is executed.
16:52:17 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:17 INFO  : Context for 'APU' is selected.
16:52:20 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:20 INFO  : Context for 'APU' is selected.
16:52:20 INFO  : 'stop' command is executed.
16:52:21 INFO  : 'ps7_init' command is executed.
16:52:21 INFO  : 'ps7_post_config' command is executed.
16:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:21 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:21 INFO  : Memory regions updated for context APU
16:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:21 INFO  : 'con' command is executed.
16:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:21 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
16:55:46 INFO  : Disconnected from the channel tcfchan#4.
16:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:47 INFO  : 'fpga -state' command is executed.
16:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:47 INFO  : 'jtag frequency' command is executed.
16:55:47 INFO  : Sourcing of 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:47 INFO  : Context for 'APU' is selected.
16:55:50 INFO  : Hardware design information is loaded from 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:50 INFO  : Context for 'APU' is selected.
16:55:50 INFO  : 'stop' command is executed.
16:55:50 INFO  : 'ps7_init' command is executed.
16:55:50 INFO  : 'ps7_post_config' command is executed.
16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : The application 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ_ctrl/ZYNQ_ctrl.sdk/ball_test/Debug/ball_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:51 INFO  : Memory regions updated for context APU
16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : 'con' command is executed.
16:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:51 INFO  : Launch script is exported to file 'C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ball_test.elf_on_local.tcl'
17:06:09 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\fsbl\bootimage\BOOT.bin
17:06:09 INFO  : Creating new bif file C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\fsbl\bootimage\fsbl.bif
17:06:11 INFO  : Bootgen command execution is done.
17:29:32 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ_ctrl\ZYNQ_ctrl.sdk\fsbl\bootimage\BOOT.bin -w on
17:29:33 INFO  : Bootgen command execution is done.
17:29:41 INFO  : Disconnected from the channel tcfchan#5.
