blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
gram.v,verilog,xil_defaultlib,../../../../sp_gram_test_1.gen/sources_1/ip/gram/sim/gram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
