// Seed: 37753319
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7  = 1;
  assign id_13 = !id_5;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  supply0 id_3;
  assign id_2 = 1'b0 && id_3;
  tri0 id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  assign id_3 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_2,
      id_2,
      id_3,
      id_6,
      id_4,
      id_3,
      id_7
  );
  wire id_8;
endmodule
