{
  "module_name": "realtek,rtd1295.h",
  "hash_id": "1cf7eea87048f956992856338d0f74b7b243c913c7243efd1269bca170523c3a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/realtek,rtd1295.h",
  "human_readable_source": " \n \n#ifndef DT_BINDINGS_RESET_RTD1295_H\n#define DT_BINDINGS_RESET_RTD1295_H\n\n \n#define RTD1295_RSTN_MISC\t\t0\n#define RTD1295_RSTN_NAT\t\t1\n#define RTD1295_RSTN_USB3_PHY0_POW\t2\n#define RTD1295_RSTN_GSPI\t\t3\n#define RTD1295_RSTN_USB3_P0_MDIO\t4\n#define RTD1295_RSTN_SATA_0\t\t5\n#define RTD1295_RSTN_USB\t\t6\n#define RTD1295_RSTN_SATA_PHY_0\t\t7\n#define RTD1295_RSTN_USB_PHY0\t\t8\n#define RTD1295_RSTN_USB_PHY1\t\t9\n#define RTD1295_RSTN_SATA_PHY_POW_0\t10\n#define RTD1295_RSTN_SATA_FUNC_EXIST_0\t11\n#define RTD1295_RSTN_HDMI\t\t12\n#define RTD1295_RSTN_VE1\t\t13\n#define RTD1295_RSTN_VE2\t\t14\n#define RTD1295_RSTN_VE3\t\t15\n#define RTD1295_RSTN_ETN\t\t16\n#define RTD1295_RSTN_AIO\t\t17\n#define RTD1295_RSTN_GPU\t\t18\n#define RTD1295_RSTN_TVE\t\t19\n#define RTD1295_RSTN_VO\t\t\t20\n#define RTD1295_RSTN_LVDS\t\t21\n#define RTD1295_RSTN_SE\t\t\t22\n#define RTD1295_RSTN_DCU\t\t23\n#define RTD1295_RSTN_DC_PHY\t\t24\n#define RTD1295_RSTN_CP\t\t\t25\n#define RTD1295_RSTN_MD\t\t\t26\n#define RTD1295_RSTN_TP\t\t\t27\n#define RTD1295_RSTN_AE\t\t\t28\n#define RTD1295_RSTN_NF\t\t\t29\n#define RTD1295_RSTN_MIPI\t\t30\n#define RTD1295_RSTN_RSA\t\t31\n\n \n#define RTD1295_RSTN_ACPU\t\t0\n#define RTD1295_RSTN_JPEG\t\t1\n#define RTD1295_RSTN_USB_PHY3\t\t2\n#define RTD1295_RSTN_USB_PHY2\t\t3\n#define RTD1295_RSTN_USB3_PHY1_POW\t4\n#define RTD1295_RSTN_USB3_P1_MDIO\t5\n#define RTD1295_RSTN_PCIE0_STITCH\t6\n#define RTD1295_RSTN_PCIE0_PHY\t\t7\n#define RTD1295_RSTN_PCIE0\t\t8\n#define RTD1295_RSTN_PCR_CNT\t\t9\n#define RTD1295_RSTN_CR\t\t\t10\n#define RTD1295_RSTN_EMMC\t\t11\n#define RTD1295_RSTN_SDIO\t\t12\n#define RTD1295_RSTN_PCIE0_CORE\t\t13\n#define RTD1295_RSTN_PCIE0_POWER\t14\n#define RTD1295_RSTN_PCIE0_NONSTICH\t15\n#define RTD1295_RSTN_PCIE1_PHY\t\t16\n#define RTD1295_RSTN_PCIE1\t\t17\n#define RTD1295_RSTN_I2C_5\t\t18\n#define RTD1295_RSTN_PCIE1_STITCH\t19\n#define RTD1295_RSTN_PCIE1_CORE\t\t20\n#define RTD1295_RSTN_PCIE1_POWER\t21\n#define RTD1295_RSTN_PCIE1_NONSTICH\t22\n#define RTD1295_RSTN_I2C_4\t\t23\n#define RTD1295_RSTN_I2C_3\t\t24\n#define RTD1295_RSTN_I2C_2\t\t25\n#define RTD1295_RSTN_I2C_1\t\t26\n#define RTD1295_RSTN_UR2\t\t27\n#define RTD1295_RSTN_UR1\t\t28\n#define RTD1295_RSTN_MISC_SC\t\t29\n#define RTD1295_RSTN_CBUS_TX\t\t30\n#define RTD1295_RSTN_SDS_PHY\t\t31\n\n \n#define RTD1295_RSTN_SB2\t\t0\n\n \n#define RTD1295_RSTN_DCPHY_CRT\t\t0\n#define RTD1295_RSTN_DCPHY_ALERT_RX\t1\n#define RTD1295_RSTN_DCPHY_PTR\t\t2\n#define RTD1295_RSTN_DCPHY_LDO\t\t3\n#define RTD1295_RSTN_DCPHY_SSC_DIG\t4\n#define RTD1295_RSTN_HDMIRX\t\t5\n#define RTD1295_RSTN_CBUSRX\t\t6\n#define RTD1295_RSTN_SATA_PHY_POW_1\t7\n#define RTD1295_RSTN_SATA_FUNC_EXIST_1\t8\n#define RTD1295_RSTN_SATA_PHY_1\t\t9\n#define RTD1295_RSTN_SATA_1\t\t10\n#define RTD1295_RSTN_FAN\t\t11\n#define RTD1295_RSTN_HDMIRX_WRAP\t12\n#define RTD1295_RSTN_PCIE0_PHY_MDIO\t13\n#define RTD1295_RSTN_PCIE1_PHY_MDIO\t14\n#define RTD1295_RSTN_DISP\t\t15\n\n \n#define RTD1295_ISO_RSTN_IR\t\t1\n#define RTD1295_ISO_RSTN_CEC0\t\t2\n#define RTD1295_ISO_RSTN_CEC1\t\t3\n#define RTD1295_ISO_RSTN_DP\t\t4\n#define RTD1295_ISO_RSTN_CBUSTX\t\t5\n#define RTD1295_ISO_RSTN_CBUSRX\t\t6\n#define RTD1295_ISO_RSTN_EFUSE\t\t7\n#define RTD1295_ISO_RSTN_UR0\t\t8\n#define RTD1295_ISO_RSTN_GMAC\t\t9\n#define RTD1295_ISO_RSTN_GPHY\t\t10\n#define RTD1295_ISO_RSTN_I2C_0\t\t11\n#define RTD1295_ISO_RSTN_I2C_1\t\t12\n#define RTD1295_ISO_RSTN_CBUS\t\t13\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}