
*** Running vivado
    with args -log nexys4_fft_demo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nexys4_fft_demo.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source nexys4_fft_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2016.2/data/ip'.
Command: synth_design -top nexys4_fft_demo -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31119 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1076.340 ; gain = 181.137 ; free physical = 1781 ; free virtual = 12914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys4_fft_demo' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/nexys4_fft_demo.v:7]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'xvga' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:176]
INFO: [Synth 8-256] done synthesizing module 'xvga' (2#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:176]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:68]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (3#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:68]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:8]
	Parameter DELAY bound to: 1000000 - type: integer 
	Parameter COUNT bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:8]
INFO: [Synth 8-638] synthesizing module 'xadc_demo' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/xadc_demo_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_demo' (5#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/xadc_demo_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'oversample16' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/oversampler.v:7]
INFO: [Synth 8-256] done synthesizing module 'oversample16' (6#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/oversampler.v:7]
INFO: [Synth 8-638] synthesizing module 'bram_frame' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_frame' (7#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:158]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (8#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:158]
INFO: [Synth 8-638] synthesizing module 'level_to_pulse' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:40]
INFO: [Synth 8-256] done synthesizing module 'level_to_pulse' (9#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:40]
INFO: [Synth 8-638] synthesizing module 'bram_to_fft' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/bram_to_fft.v:7]
INFO: [Synth 8-256] done synthesizing module 'bram_to_fft' (10#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/bram_to_fft.v:7]
INFO: [Synth 8-638] synthesizing module 'fft_mag' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:13]
INFO: [Synth 8-638] synthesizing module 'fft_mag_axis_register_slice_2_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_axis_register_slice_2_0' (11#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_register_slice_2' of module 'fft_mag_axis_register_slice_2_0' requires 10 connections, but only 9 given [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:76]
INFO: [Synth 8-638] synthesizing module 'fft_mag_c_addsub_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_c_addsub_0_0' (12#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_cordic_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_cordic_0_0' (13#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_0_0' (14#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_1_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_1_0' (15#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xfft_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xfft_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xfft_0_0' (16#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xfft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'fft_mag_xfft_0_0' requires 19 connections, but only 13 given [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:111]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconcat_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconcat_0_0' (17#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_0_0' (18#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_1_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_1_0' (19#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_2_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_2_0' (20#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_0_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_0_0' (21#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_1_0' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_1_0' (22#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag' (23#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_fft' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_fft' (24#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'histogram' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/histogram.v:7]
INFO: [Synth 8-256] done synthesizing module 'histogram' (25#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/histogram.v:7]
INFO: [Synth 8-638] synthesizing module 'peak_detector' [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.srcs/sources_1/new/Peak detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'peak_detector' (26#1) [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.srcs/sources_1/new/Peak detector.v:23]
INFO: [Synth 8-638] synthesizing module 'pwm11' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:140]
INFO: [Synth 8-256] done synthesizing module 'pwm11' (27#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/utils.v:140]
INFO: [Synth 8-256] done synthesizing module 'nexys4_fft_demo' (28#1) [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/nexys4_fft_demo.v:7]
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design peak_detector has unconnected port clk
WARNING: [Synth 8-3331] design histogram has unconnected port hcount[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.785 ; gain = 221.582 ; free physical = 1739 ; free virtual = 12872
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.785 ; gain = 221.582 ; free physical = 1738 ; free virtual = 12872
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_fft' instantiated as 'bram2' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/nexys4_fft_demo.v:197]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_frame' instantiated as 'bram1' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/nexys4_fft_demo.v:116]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clockgen' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/nexys4_fft_demo.v:32]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_axis_register_slice_2_0' instantiated as 'fft_mag_i/axis_register_slice_2' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:76]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_c_addsub_0_0' instantiated as 'fft_mag_i/c_addsub_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:86]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_cordic_0_0' instantiated as 'fft_mag_i/cordic_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:91]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_0_0' instantiated as 'fft_mag_i/mult_gen_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:101]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_1_0' instantiated as 'fft_mag_i/mult_gen_1' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:106]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xfft_0_0' instantiated as 'fft_mag_i/xfft_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:111]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconcat_0_0' instantiated as 'fft_mag_i/xlconcat_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:125]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_0_0' instantiated as 'fft_mag_i/xlconstant_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:130]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_1_0' instantiated as 'fft_mag_i/xlconstant_1' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_2_0' instantiated as 'fft_mag_i/xlconstant_2' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_0_0' instantiated as 'fft_mag_i/xlslice_0' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:136]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_1_0' instantiated as 'fft_mag_i/xlslice_1' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_demo' instantiated as 'xadc_demo' [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/hdl/nexys4_fft_demo.v:74]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp/bram_fft_in_context.xdc] for cell 'bram2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp/bram_fft_in_context.xdc] for cell 'bram2'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_2/xadc_demo_in_context.xdc] for cell 'xadc_demo'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_2/xadc_demo_in_context.xdc] for cell 'xadc_demo'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_3/clk_wiz_0_in_context.xdc] for cell 'clockgen'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_3/clk_wiz_0_in_context.xdc] for cell 'clockgen'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_4/bram_frame_in_context.xdc] for cell 'bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_4/bram_frame_in_context.xdc] for cell 'bram1'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_5/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_5/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_6/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_6/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_7/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_7/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_8/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_8/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_9/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_9/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_10/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_10/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_11/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_11/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_12/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_12/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_1'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_13/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_13/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_2'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_14/fft_mag_xlslice_0_0_in_context.xdc] for cell 'fft_mag_i/xlslice_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_14/fft_mag_xlslice_0_0_in_context.xdc] for cell 'fft_mag_i/xlslice_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_15/fft_mag_xlslice_1_0_in_context.xdc] for cell 'fft_mag_i/xlslice_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_15/fft_mag_xlslice_1_0_in_context.xdc] for cell 'fft_mag_i/xlslice_1'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_16/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'fft_mag_i/xlconcat_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_16/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'fft_mag_i/xlconcat_0'
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/p/h/phoebepi/Documents/6.111/Nexys4FFTDemo-master/src/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4_fft_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4_fft_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1487.477 ; gain = 0.004 ; free physical = 1546 ; free virtual = 12680
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram1' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram2' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1547 ; free virtual = 12681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1547 ; free virtual = 12681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/p/h/phoebepi/FFT/FFT.runs/synth_1/.Xil/Vivado-31114-eecs-digital-12/dcp_3/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for fft_mag_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1547 ; free virtual = 12681
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1539 ; free virtual = 12674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 61    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 132   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys4_fft_demo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 126   
Module oversample16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_to_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bram_to_fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module histogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module peak_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
Module pwm11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1539 ; free virtual = 12674
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "db0/clean" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design nexys4_fft_demo has port AUD_SD driven by constant 1
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port SEG[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1539 ; free virtual = 12674
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1539 ; free virtual = 12674

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].new_reg) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[0]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[1]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[2]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[3]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[4]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[5]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[6]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[7]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[8]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[9]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[10]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[11]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[12]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[13]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[14]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[15]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[16]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[17]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[18]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[0].count_reg[19]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].new_reg) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[0]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[1]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[2]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[3]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[4]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[5]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[6]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[7]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[8]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[9]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[10]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[11]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[12]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[13]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[14]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[15]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[16]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[17]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[18]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[1].count_reg[19]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].new_reg) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[0]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[1]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[2]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[3]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[4]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[5]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[6]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[7]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[8]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[9]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[10]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[11]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[12]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[13]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[14]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[15]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[16]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[17]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[18]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[2].count_reg[19]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].new_reg) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[0]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[1]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[2]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[3]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[4]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[5]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[6]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[7]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[8]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[9]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[10]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[11]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[12]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[13]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[14]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[15]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[16]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[17]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[18]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[3].count_reg[19]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].new_reg) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[0]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[1]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[2]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[3]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[4]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[5]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[6]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[7]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[8]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[9]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[10]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[11]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[12]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[13]) is unused and will be removed from module nexys4_fft_demo.
WARNING: [Synth 8-3332] Sequential element (db0/genblk1[7].count_reg[14]) is unused and will be removed from module nexys4_fft_demo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1518 ; free virtual = 12652
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1518 ; free virtual = 12652

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen/clk_out1' to pin 'clockgen/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen/clk_out2' to pin 'clockgen/bbstub_clk_out2/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1489 ; free virtual = 12623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1487 ; free virtual = 12622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1466 ; free virtual = 12600
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1466 ; free virtual = 12600

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1466 ; free virtual = 12600
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1466 ; free virtual = 12600
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1466 ; free virtual = 12600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1465 ; free virtual = 12600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1465 ; free virtual = 12600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1465 ; free virtual = 12600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1465 ; free virtual = 12600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nexys4_fft_demo | hsync_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys4_fft_demo | vsync_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_wiz_0                       |         1|
|2     |xadc_demo                       |         1|
|3     |bram_frame                      |         1|
|4     |fft_mag_axis_register_slice_2_0 |         1|
|5     |fft_mag_c_addsub_0_0            |         1|
|6     |fft_mag_cordic_0_0              |         1|
|7     |fft_mag_mult_gen_0_0            |         1|
|8     |fft_mag_mult_gen_1_0            |         1|
|9     |fft_mag_xfft_0_0                |         1|
|10    |fft_mag_xlconcat_0_0            |         1|
|11    |fft_mag_xlconstant_0_0          |         1|
|12    |fft_mag_xlconstant_1_0          |         1|
|13    |fft_mag_xlconstant_2_0          |         1|
|14    |fft_mag_xlslice_0_0             |         1|
|15    |fft_mag_xlslice_1_0             |         1|
|16    |bram_fft                        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |bram_fft                        |     1|
|2     |bram_frame                      |     1|
|3     |clk_wiz_0                       |     1|
|4     |fft_mag_axis_register_slice_2_0 |     1|
|5     |fft_mag_c_addsub_0_0            |     1|
|6     |fft_mag_cordic_0_0              |     1|
|7     |fft_mag_mult_gen_0_0            |     1|
|8     |fft_mag_mult_gen_1_0            |     1|
|9     |fft_mag_xfft_0_0                |     1|
|10    |fft_mag_xlconcat_0_0            |     1|
|11    |fft_mag_xlconstant_0_0          |     1|
|12    |fft_mag_xlconstant_1_0          |     1|
|13    |fft_mag_xlconstant_2_0          |     1|
|14    |fft_mag_xlslice_0_0             |     1|
|15    |fft_mag_xlslice_1_0             |     1|
|16    |xadc_demo                       |     1|
|17    |CARRY4                          |   106|
|18    |LUT1                            |   377|
|19    |LUT2                            |    59|
|20    |LUT3                            |    31|
|21    |LUT4                            |   168|
|22    |LUT5                            |    41|
|23    |LUT6                            |    69|
|24    |SRL16E                          |     2|
|25    |FDRE                            |   556|
|26    |FDSE                            |     8|
|27    |IBUF                            |    19|
|28    |OBUF                            |    54|
+------+--------------------------------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |  1841|
|2     |  fft_mag_i         |fft_mag        |   291|
|3     |  bram_to_fft_0     |bram_to_fft    |    82|
|4     |  db0               |debounce       |   826|
|5     |  display           |display_8hex   |    53|
|6     |  fft_histogram     |histogram      |   120|
|7     |  osamp16_1         |oversample16   |    90|
|8     |  peak_det          |peak_detector  |    68|
|9     |  pwm_out           |pwm11          |    52|
|10    |  vsync_ltp         |level_to_pulse |     2|
|11    |  vsync_synchronize |synchronize    |     4|
|12    |  xvga1             |xvga           |    88|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1465 ; free virtual = 12600
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.477 ; gain = 106.441 ; free physical = 1465 ; free virtual = 12600
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.477 ; gain = 592.273 ; free physical = 1467 ; free virtual = 12601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1487.477 ; gain = 497.715 ; free physical = 1463 ; free virtual = 12597
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1519.492 ; gain = 0.000 ; free physical = 1462 ; free virtual = 12596
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 12:07:14 2018...
