Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 15 13:53:25 2026
| Host         : LAPTOP-PO39E6RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_timing_summary_routed.rpt -pb TOP_MODULE_timing_summary_routed.pb -rpx TOP_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (13)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 13 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.759        0.000                      0                 3398        0.117        0.000                      0                 3398        4.500        0.000                       0                  1187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.759        0.000                      0                 3398        0.117        0.000                      0                 3398        4.500        0.000                       0                  1187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 1.988ns (21.463%)  route 7.275ns (78.537%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.552     5.103    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  DUT/DUT_04/pipe_dut_in_reg[1][1]/Q
                         net (fo=24, routed)          1.056     6.678    DUT/DUT_04/pipe_dut_in_reg_n_0_[1][1]
    SLICE_X57Y63         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  DUT/DUT_04/pipe_dut_out[6]_i_15/O
                         net (fo=2, routed)           0.666     7.496    DUT/DUT_04/MULT/IN[1]_4__0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326     7.822 r  DUT/DUT_04/pipe_dut_out[6]_i_10/O
                         net (fo=3, routed)           0.815     8.637    DUT/DUT_04/MULT/PP[0]_5
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  DUT/DUT_04/pipe_dut_out[6]_i_6/O
                         net (fo=5, routed)           0.733     9.494    DUT/DUT_04/MULT/PP[1]_4
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.992    10.610    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.734 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.678    11.412    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.536 r  DUT/DUT_04/pipe_dut_out[9]_i_6/O
                         net (fo=4, routed)           0.765    12.302    DUT/DUT_04/MULT/PP[4]_3
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.426 r  DUT/DUT_04/pipe_dut_out[15]_i_23/O
                         net (fo=3, routed)           0.458    12.884    DUT/DUT_04/MULT/CC[5]_3
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.008 r  DUT/DUT_04/pipe_dut_out[15]_i_8/O
                         net (fo=1, routed)           0.675    13.683    DUT/DUT_04/MULT/CC[6]_3
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.807 r  DUT/DUT_04/pipe_dut_out[15]_i_2/O
                         net (fo=2, routed)           0.435    14.242    DUT/DUT_04/MULT/CC[6]_5
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124    14.366 r  DUT/DUT_04/pipe_dut_out[14]_i_1/O
                         net (fo=1, routed)           0.000    14.366    DUT/DUT_04/pipe_dut_out[14]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.501    14.872    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[14]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.029    15.125    DUT/DUT_04/pipe_dut_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.366    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 1.988ns (21.556%)  route 7.234ns (78.444%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.552     5.103    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  DUT/DUT_04/pipe_dut_in_reg[1][1]/Q
                         net (fo=24, routed)          1.056     6.678    DUT/DUT_04/pipe_dut_in_reg_n_0_[1][1]
    SLICE_X57Y63         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  DUT/DUT_04/pipe_dut_out[6]_i_15/O
                         net (fo=2, routed)           0.666     7.496    DUT/DUT_04/MULT/IN[1]_4__0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326     7.822 r  DUT/DUT_04/pipe_dut_out[6]_i_10/O
                         net (fo=3, routed)           0.815     8.637    DUT/DUT_04/MULT/PP[0]_5
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  DUT/DUT_04/pipe_dut_out[6]_i_6/O
                         net (fo=5, routed)           0.733     9.494    DUT/DUT_04/MULT/PP[1]_4
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.992    10.610    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.734 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.678    11.412    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.536 r  DUT/DUT_04/pipe_dut_out[9]_i_6/O
                         net (fo=4, routed)           0.765    12.302    DUT/DUT_04/MULT/PP[4]_3
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.426 r  DUT/DUT_04/pipe_dut_out[15]_i_23/O
                         net (fo=3, routed)           0.602    13.028    DUT/DUT_04/MULT/CC[5]_3
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.152 r  DUT/DUT_04/pipe_dut_out[15]_i_13/O
                         net (fo=2, routed)           0.482    13.634    DUT/DUT_04/MULT/CC[5]_5
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.758 r  DUT/DUT_04/pipe_dut_out[13]_i_2/O
                         net (fo=1, routed)           0.444    14.202    DUT/DUT_04/MULT/PP[5]_7
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.326 r  DUT/DUT_04/pipe_dut_out[13]_i_1/O
                         net (fo=1, routed)           0.000    14.326    DUT/DUT_04/pipe_dut_out[13]_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.500    14.871    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[13]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y65         FDRE (Setup_fdre_C_D)        0.029    15.124    DUT/DUT_04/pipe_dut_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 1.988ns (21.787%)  route 7.137ns (78.213%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.552     5.103    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  DUT/DUT_04/pipe_dut_in_reg[1][1]/Q
                         net (fo=24, routed)          1.056     6.678    DUT/DUT_04/pipe_dut_in_reg_n_0_[1][1]
    SLICE_X57Y63         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  DUT/DUT_04/pipe_dut_out[6]_i_15/O
                         net (fo=2, routed)           0.666     7.496    DUT/DUT_04/MULT/IN[1]_4__0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326     7.822 r  DUT/DUT_04/pipe_dut_out[6]_i_10/O
                         net (fo=3, routed)           0.815     8.637    DUT/DUT_04/MULT/PP[0]_5
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  DUT/DUT_04/pipe_dut_out[6]_i_6/O
                         net (fo=5, routed)           0.733     9.494    DUT/DUT_04/MULT/PP[1]_4
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.992    10.610    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.734 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.678    11.412    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.536 r  DUT/DUT_04/pipe_dut_out[9]_i_6/O
                         net (fo=4, routed)           0.765    12.302    DUT/DUT_04/MULT/PP[4]_3
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.426 r  DUT/DUT_04/pipe_dut_out[15]_i_23/O
                         net (fo=3, routed)           0.458    12.884    DUT/DUT_04/MULT/CC[5]_3
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.008 f  DUT/DUT_04/pipe_dut_out[15]_i_8/O
                         net (fo=1, routed)           0.675    13.683    DUT/DUT_04/MULT/CC[6]_3
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.807 f  DUT/DUT_04/pipe_dut_out[15]_i_2/O
                         net (fo=2, routed)           0.297    14.104    DUT/DUT_04/MULT/CC[6]_5
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.228 r  DUT/DUT_04/pipe_dut_out[15]_i_1/O
                         net (fo=1, routed)           0.000    14.228    DUT/DUT_04/pipe_dut_out[15]_i_1_n_0
    SLICE_X63Y64         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.501    14.872    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[15]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)        0.031    15.127    DUT/DUT_04/pipe_dut_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.988ns (21.870%)  route 7.102ns (78.130%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.552     5.103    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  DUT/DUT_04/pipe_dut_in_reg[1][1]/Q
                         net (fo=24, routed)          1.056     6.678    DUT/DUT_04/pipe_dut_in_reg_n_0_[1][1]
    SLICE_X57Y63         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  DUT/DUT_04/pipe_dut_out[6]_i_15/O
                         net (fo=2, routed)           0.666     7.496    DUT/DUT_04/MULT/IN[1]_4__0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326     7.822 r  DUT/DUT_04/pipe_dut_out[6]_i_10/O
                         net (fo=3, routed)           0.815     8.637    DUT/DUT_04/MULT/PP[0]_5
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  DUT/DUT_04/pipe_dut_out[6]_i_6/O
                         net (fo=5, routed)           0.733     9.494    DUT/DUT_04/MULT/PP[1]_4
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.992    10.610    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.734 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.678    11.412    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.536 r  DUT/DUT_04/pipe_dut_out[9]_i_6/O
                         net (fo=4, routed)           0.765    12.302    DUT/DUT_04/MULT/PP[4]_3
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.426 r  DUT/DUT_04/pipe_dut_out[15]_i_23/O
                         net (fo=3, routed)           0.334    12.760    DUT/DUT_04/MULT/CC[5]_3
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.884 r  DUT/DUT_04/pipe_dut_out[15]_i_10/O
                         net (fo=2, routed)           0.644    13.528    DUT/DUT_04/MULT/PP[5]_5
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.652 r  DUT/DUT_04/pipe_dut_out[13]_i_4/O
                         net (fo=2, routed)           0.418    14.069    DUT/DUT_04/MULT/CC[6]_4
    SLICE_X63Y65         LUT4 (Prop_lut4_I3_O)        0.124    14.193 r  DUT/DUT_04/pipe_dut_out[12]_i_1/O
                         net (fo=1, routed)           0.000    14.193    DUT/DUT_04/pipe_dut_out[12]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.500    14.871    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[12]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.031    15.126    DUT/DUT_04/pipe_dut_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.982ns (22.508%)  route 6.824ns (77.492%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.552     5.103    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  DUT/DUT_04/pipe_dut_in_reg[1][1]/Q
                         net (fo=24, routed)          1.056     6.678    DUT/DUT_04/pipe_dut_in_reg_n_0_[1][1]
    SLICE_X57Y63         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  DUT/DUT_04/pipe_dut_out[6]_i_15/O
                         net (fo=2, routed)           0.666     7.496    DUT/DUT_04/MULT/IN[1]_4__0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326     7.822 r  DUT/DUT_04/pipe_dut_out[6]_i_10/O
                         net (fo=3, routed)           0.815     8.637    DUT/DUT_04/MULT/PP[0]_5
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  DUT/DUT_04/pipe_dut_out[6]_i_6/O
                         net (fo=5, routed)           0.733     9.494    DUT/DUT_04/MULT/PP[1]_4
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.992    10.610    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.734 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.366    11.100    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.224 r  DUT/DUT_04/pipe_dut_out[9]_i_7/O
                         net (fo=7, routed)           0.656    11.880    DUT/DUT_04/MULT/CC[4]_3
    SLICE_X61Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.004 r  DUT/DUT_04/pipe_dut_out[15]_i_25/O
                         net (fo=7, routed)           0.643    12.647    DUT/DUT_04/MULT/CC[4]_5
    SLICE_X64Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.771 r  DUT/DUT_04/pipe_dut_out[11]_i_5/O
                         net (fo=1, routed)           0.446    13.217    DUT/DUT_04/MULT/genblk3[6].genblk1[5].PP_row21/Q0
    SLICE_X62Y62         LUT4 (Prop_lut4_I3_O)        0.124    13.341 r  DUT/DUT_04/pipe_dut_out[11]_i_2/O
                         net (fo=1, routed)           0.450    13.791    DUT/DUT_04/MULT/genblk4[4].PP_row21/Q0
    SLICE_X63Y63         LUT5 (Prop_lut5_I0_O)        0.118    13.909 r  DUT/DUT_04/pipe_dut_out[11]_i_1/O
                         net (fo=1, routed)           0.000    13.909    DUT/DUT_04/pipe_dut_out[11]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.501    14.872    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[11]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.075    15.171    DUT/DUT_04/pipe_dut_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 1.864ns (21.493%)  route 6.809ns (78.507%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.552     5.103    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  DUT/DUT_04/pipe_dut_in_reg[1][1]/Q
                         net (fo=24, routed)          1.056     6.678    DUT/DUT_04/pipe_dut_in_reg_n_0_[1][1]
    SLICE_X57Y63         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  DUT/DUT_04/pipe_dut_out[6]_i_15/O
                         net (fo=2, routed)           0.666     7.496    DUT/DUT_04/MULT/IN[1]_4__0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.326     7.822 r  DUT/DUT_04/pipe_dut_out[6]_i_10/O
                         net (fo=3, routed)           0.815     8.637    DUT/DUT_04/MULT/PP[0]_5
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.761 r  DUT/DUT_04/pipe_dut_out[6]_i_6/O
                         net (fo=5, routed)           0.733     9.494    DUT/DUT_04/MULT/PP[1]_4
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.992    10.610    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.734 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.454    11.187    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.311 r  DUT/DUT_04/pipe_dut_out[9]_i_11/O
                         net (fo=1, routed)           0.577    11.888    DUT/DUT_04/MULT/genblk3[6].genblk1[2].PP_row21/Q0
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.012 r  DUT/DUT_04/pipe_dut_out[9]_i_4/O
                         net (fo=3, routed)           0.794    12.806    DUT/DUT_04/MULT/CC[6]_1
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124    12.930 r  DUT/DUT_04/pipe_dut_out[11]_i_4/O
                         net (fo=3, routed)           0.722    13.652    DUT/DUT_04/MULT/CC[6]_2
    SLICE_X63Y63         LUT4 (Prop_lut4_I3_O)        0.124    13.776 r  DUT/DUT_04/pipe_dut_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.776    DUT/DUT_04/pipe_dut_out[10]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.501    14.872    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[10]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.029    15.125    DUT/DUT_04/pipe_dut_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 1.887ns (23.742%)  route 6.061ns (76.258%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.259     7.852    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X49Y44         LUT6 (Prop_lut6_I2_O)        0.299     8.151 r  DUT/DUT_03/DUT/bram_block[59][8]_i_23/O
                         net (fo=1, routed)           0.000     8.151    DUT/DUT_03/DUT/bram_block[59][8]_i_23_n_0
    SLICE_X49Y44         MUXF7 (Prop_muxf7_I0_O)      0.238     8.389 r  DUT/DUT_03/DUT/bram_block_reg[59][8]_i_21/O
                         net (fo=1, routed)           0.000     8.389    DUT/DUT_03/DUT/bram_block_reg[59][8]_i_21_n_0
    SLICE_X49Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     8.493 r  DUT/DUT_03/DUT/bram_block_reg[59][8]_i_9/O
                         net (fo=1, routed)           1.075     9.568    DUT/DUT_03/DUT/bram_block_reg[59][8]_i_9_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.316     9.884 r  DUT/DUT_03/DUT/bram_block[59][8]_i_4/O
                         net (fo=1, routed)           0.000     9.884    DUT/DUT_03/DUT/bram_block[59][8]_i_4_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    10.098 r  DUT/DUT_03/DUT/bram_block_reg[59][8]_i_2/O
                         net (fo=2, routed)           1.022    11.120    MIDDLEWARE/bram_block__0[8]
    SLICE_X58Y56         LUT3 (Prop_lut3_I0_O)        0.297    11.417 r  MIDDLEWARE/bram_block[59][8]_i_1/O
                         net (fo=60, routed)          1.706    13.122    DUT/DUT_03/DUT/bram_block_reg[59][8]_0
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451    14.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][8]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X47Y43         FDRE (Setup_fdre_C_D)       -0.061    14.906    DUT/DUT_03/DUT/bram_block_reg[38][8]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[37][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.887ns (23.702%)  route 6.074ns (76.298%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.259     7.852    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X49Y44         LUT6 (Prop_lut6_I2_O)        0.299     8.151 r  DUT/DUT_03/DUT/bram_block[59][8]_i_23/O
                         net (fo=1, routed)           0.000     8.151    DUT/DUT_03/DUT/bram_block[59][8]_i_23_n_0
    SLICE_X49Y44         MUXF7 (Prop_muxf7_I0_O)      0.238     8.389 r  DUT/DUT_03/DUT/bram_block_reg[59][8]_i_21/O
                         net (fo=1, routed)           0.000     8.389    DUT/DUT_03/DUT/bram_block_reg[59][8]_i_21_n_0
    SLICE_X49Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     8.493 r  DUT/DUT_03/DUT/bram_block_reg[59][8]_i_9/O
                         net (fo=1, routed)           1.075     9.568    DUT/DUT_03/DUT/bram_block_reg[59][8]_i_9_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I0_O)        0.316     9.884 r  DUT/DUT_03/DUT/bram_block[59][8]_i_4/O
                         net (fo=1, routed)           0.000     9.884    DUT/DUT_03/DUT/bram_block[59][8]_i_4_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    10.098 r  DUT/DUT_03/DUT/bram_block_reg[59][8]_i_2/O
                         net (fo=2, routed)           1.022    11.120    MIDDLEWARE/bram_block__0[8]
    SLICE_X58Y56         LUT3 (Prop_lut3_I0_O)        0.297    11.417 r  MIDDLEWARE/bram_block[59][8]_i_1/O
                         net (fo=60, routed)          1.719    13.136    DUT/DUT_03/DUT/bram_block_reg[59][8]_0
    SLICE_X46Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[37][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451    14.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[37][8]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)       -0.031    14.936    DUT/DUT_03/DUT/bram_block_reg[37][8]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 1.920ns (24.926%)  route 5.783ns (75.074%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.134     7.728    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.299     8.027 r  DUT/DUT_03/DUT/bram_block[59][3]_i_23/O
                         net (fo=1, routed)           0.000     8.027    DUT/DUT_03/DUT/bram_block[59][3]_i_23_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     8.268 r  DUT/DUT_03/DUT/bram_block_reg[59][3]_i_21/O
                         net (fo=1, routed)           0.000     8.268    DUT/DUT_03/DUT/bram_block_reg[59][3]_i_21_n_0
    SLICE_X50Y43         MUXF8 (Prop_muxf8_I0_O)      0.098     8.366 r  DUT/DUT_03/DUT/bram_block_reg[59][3]_i_9/O
                         net (fo=1, routed)           1.033     9.399    DUT/DUT_03/DUT/bram_block_reg[59][3]_i_9_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I0_O)        0.319     9.718 r  DUT/DUT_03/DUT/bram_block[59][3]_i_4/O
                         net (fo=1, routed)           0.000     9.718    DUT/DUT_03/DUT/bram_block[59][3]_i_4_n_0
    SLICE_X59Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     9.935 r  DUT/DUT_03/DUT/bram_block_reg[59][3]_i_2/O
                         net (fo=2, routed)           1.029    10.964    MIDDLEWARE/bram_block__0[3]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.327    11.291 r  MIDDLEWARE/bram_block[59][3]_i_1/O
                         net (fo=60, routed)          1.586    12.877    DUT/DUT_03/DUT/bram_block_reg[59][3]_0
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451    14.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][3]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X47Y43         FDRE (Setup_fdre_C_D)       -0.269    14.698    DUT/DUT_03/DUT/bram_block_reg[38][3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 1.920ns (25.086%)  route 5.734ns (74.914%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.134     7.728    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.299     8.027 r  DUT/DUT_03/DUT/bram_block[59][3]_i_23/O
                         net (fo=1, routed)           0.000     8.027    DUT/DUT_03/DUT/bram_block[59][3]_i_23_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     8.268 r  DUT/DUT_03/DUT/bram_block_reg[59][3]_i_21/O
                         net (fo=1, routed)           0.000     8.268    DUT/DUT_03/DUT/bram_block_reg[59][3]_i_21_n_0
    SLICE_X50Y43         MUXF8 (Prop_muxf8_I0_O)      0.098     8.366 r  DUT/DUT_03/DUT/bram_block_reg[59][3]_i_9/O
                         net (fo=1, routed)           1.033     9.399    DUT/DUT_03/DUT/bram_block_reg[59][3]_i_9_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I0_O)        0.319     9.718 r  DUT/DUT_03/DUT/bram_block[59][3]_i_4/O
                         net (fo=1, routed)           0.000     9.718    DUT/DUT_03/DUT/bram_block[59][3]_i_4_n_0
    SLICE_X59Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     9.935 r  DUT/DUT_03/DUT/bram_block_reg[59][3]_i_2/O
                         net (fo=2, routed)           1.029    10.964    MIDDLEWARE/bram_block__0[3]
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.327    11.291 r  MIDDLEWARE/bram_block[59][3]_i_1/O
                         net (fo=60, routed)          1.537    12.828    DUT/DUT_03/DUT/bram_block_reg[59][3]_0
    SLICE_X48Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.454    14.826    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][3]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)       -0.269    14.701    DUT/DUT_03/DUT/bram_block_reg[32][3]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -12.828    
  -------------------------------------------------------------------
                         slack                                  1.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART_MOD/bufferUART_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/UART_DOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    UART_MOD/CLK
    SLICE_X65Y59         FDRE                                         r  UART_MOD/bufferUART_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UART_MOD/bufferUART_reg[2]/Q
                         net (fo=2, routed)           0.065     1.710    UART_MOD/bufferUART_reg_n_0_[2]
    SLICE_X64Y59         FDRE                                         r  UART_MOD/UART_DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.019    UART_MOD/CLK
    SLICE_X64Y59         FDRE                                         r  UART_MOD/UART_DOUT_reg[2]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.076     1.592    UART_MOD/UART_DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MIDDLEWARE/FIFO_DOUT_reg[9]/Q
                         net (fo=1, routed)           0.054     1.698    UART_FIFO/FIFO_OUT_reg[23]_1[9]
    SLICE_X63Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.743 r  UART_FIFO/FIFO_OUT[9]_i_1/O
                         net (fo=1, routed)           0.000     1.743    UART_FIFO/FIFO_OUT[9]
    SLICE_X63Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.019    UART_FIFO/CLK
    SLICE_X63Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[9]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.092     1.608    UART_FIFO/FIFO_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_MOD/cnt_dt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/cnt_dt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.013%)  route 0.087ns (31.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.586     1.499    UART_MOD/CLK
    SLICE_X65Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  UART_MOD/cnt_dt_reg[0]/Q
                         net (fo=8, routed)           0.087     1.728    UART_MOD/cnt_dt_reg[0]
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  UART_MOD/cnt_dt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    UART_MOD/cnt_dt[4]_i_1_n_0
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.121     1.633    UART_MOD/cnt_dt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_FIFO/shift_uart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/cnt_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    UART_FIFO/CLK
    SLICE_X65Y60         FDSE                                         r  UART_FIFO/shift_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  UART_FIFO/shift_uart_reg[0]/Q
                         net (fo=6, routed)           0.088     1.732    UART_FIFO/shift_uart_reg_n_0_[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  UART_FIFO/cnt_uart[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    UART_FIFO/cnt_uart[0]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  UART_FIFO/cnt_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.018    UART_FIFO/CLK
    SLICE_X64Y60         FDRE                                         r  UART_FIFO/cnt_uart_reg[0]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121     1.636    UART_FIFO/cnt_uart_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    UART_FIFO/CLK
    SLICE_X63Y58         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UART_FIFO/FIFO_OUT_reg[15]/Q
                         net (fo=2, routed)           0.127     1.772    MIDDLEWARE/FIFO_DOUT_reg[8]_0[15]
    SLICE_X61Y58         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.859     2.017    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[15]/C
                         clock pessimism             -0.478     1.538    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.070     1.608    MIDDLEWARE/DUT_DIN_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.144%)  route 0.113ns (37.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    UART_FIFO/CLK
    SLICE_X63Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UART_FIFO/FIFO_OUT_reg[9]/Q
                         net (fo=2, routed)           0.113     1.758    UART_FIFO/Q[9]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.803 r  UART_FIFO/FIFO_OUT[17]_i_1/O
                         net (fo=1, routed)           0.000     1.803    UART_FIFO/FIFO_OUT[17]
    SLICE_X64Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.019    UART_FIFO/CLK
    SLICE_X64Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[17]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.120     1.639    UART_FIFO/FIFO_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DUT/DUT_05/data_dut_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_05/pipe_dut_in_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  DUT/DUT_05/data_dut_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  DUT/DUT_05/data_dut_reg[0][4]/Q
                         net (fo=1, routed)           0.102     1.745    DUT/DUT_05/data_dut_reg_n_0_[0][4]
    SLICE_X60Y59         FDRE                                         r  DUT/DUT_05/pipe_dut_in_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.859     2.017    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  DUT/DUT_05/pipe_dut_in_reg[0][4]/C
                         clock pessimism             -0.498     1.518    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.063     1.581    DUT/DUT_05/pipe_dut_in_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MIDDLEWARE/FIFO_DOUT_reg[13]/Q
                         net (fo=1, routed)           0.086     1.730    UART_FIFO/FIFO_OUT_reg[23]_1[13]
    SLICE_X63Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.775 r  UART_FIFO/FIFO_OUT[13]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UART_FIFO/FIFO_OUT[13]
    SLICE_X63Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.019    UART_FIFO/CLK
    SLICE_X63Y57         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[13]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.091     1.607    UART_FIFO/FIFO_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MIDDLEWARE/FIFO_DOUT_reg[14]/Q
                         net (fo=1, routed)           0.086     1.730    UART_FIFO/FIFO_OUT_reg[23]_1[14]
    SLICE_X63Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.775 r  UART_FIFO/FIFO_OUT[14]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UART_FIFO/FIFO_OUT[14]
    SLICE_X63Y58         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.019    UART_FIFO/CLK
    SLICE_X63Y58         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[14]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.091     1.607    UART_FIFO/FIFO_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART_FIFO/cnt_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    UART_FIFO/CLK
    SLICE_X65Y60         FDRE                                         r  UART_FIFO/cnt_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UART_FIFO/cnt_uart_reg[1]/Q
                         net (fo=5, routed)           0.124     1.768    UART_FIFO/cnt_uart_reg_n_0_[1]
    SLICE_X64Y60         LUT3 (Prop_lut3_I1_O)        0.048     1.816 r  UART_FIFO/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    UART_FIFO/FSM_onehot_state[3]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  UART_FIFO/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.860     2.018    UART_FIFO/CLK
    SLICE_X64Y60         FDRE                                         r  UART_FIFO/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131     1.646    UART_FIFO/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55    DUT/DUT_01/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y57    DUT/DUT_01/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y57    DUT/DUT_01/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55    DUT/DUT_01/DATA_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55    DUT/DUT_01/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57    DUT/DUT_01/DATA_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57    DUT/DUT_01/DATA_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    DUT/DUT_01/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55    DUT/DUT_01/DATA_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55    DUT/DUT_01/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57    DUT/DUT_01/DATA_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57    DUT/DUT_01/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55    DUT/DUT_01/DATA_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.942ns  (logic 5.550ns (46.473%)  route 6.392ns (53.527%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.649     4.535    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.659 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.809     5.468    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.592 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.568     6.159    MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.283 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.118     8.402    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    11.942 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.942    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.892ns  (logic 5.562ns (46.773%)  route 6.330ns (53.227%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.649     4.535    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.659 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.856     5.514    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.638 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.360     5.999    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.123 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.216     8.339    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    11.892 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.892    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.874ns  (logic 5.564ns (46.858%)  route 6.310ns (53.142%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.649     4.535    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.659 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.878     5.536    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.660 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.446     6.106    MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.230 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.089     8.320    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    11.874 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.874    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.829ns  (logic 5.560ns (47.002%)  route 6.269ns (52.998%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.649     4.535    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.659 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.689     5.347    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.445     5.917    MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.041 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.238     8.278    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    11.829 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.829    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 5.565ns (47.294%)  route 6.202ns (52.706%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.649     4.535    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.659 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.385     5.043    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.167 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.650     5.817    MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.124     5.941 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.271     8.212    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    11.768 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.768    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.712ns (45.135%)  route 2.081ns (54.865%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.852     1.133    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.178 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.250     1.427    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.472 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.258     1.730    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.168     1.943    MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.988 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.554     2.542    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     3.793 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.793    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.714ns (45.198%)  route 2.079ns (54.802%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.852     1.133    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.178 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.250     1.427    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.472 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.292     1.764    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.112     1.921    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.966 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.573     2.540    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     3.793 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.793    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.847ns  (logic 1.718ns (44.648%)  route 2.129ns (55.352%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.852     1.133    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.178 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.250     1.427    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.472 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.190     1.662    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.707 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.245     1.951    MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.996 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.594     2.590    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     3.847 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.847    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.858ns  (logic 1.716ns (44.491%)  route 2.141ns (55.509%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.852     1.133    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.178 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.250     1.427    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.472 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.357     1.829    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.170     2.044    MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.045     2.089 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.513     2.602    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.858 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.858    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.862ns  (logic 1.702ns (44.069%)  route 2.160ns (55.931%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.852     1.133    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.178 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        0.250     1.427    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.472 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.336     1.808    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.192     2.045    MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.045     2.090 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.531     2.621    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     3.862 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.230ns  (logic 5.536ns (45.266%)  route 6.694ns (54.734%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.281     7.874    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.299     8.173 r  DUT/DUT_03/DUT/bram_block[59][12]_i_26/O
                         net (fo=1, routed)           0.000     8.173    DUT/DUT_03/DUT/bram_block[59][12]_i_26_n_0
    SLICE_X51Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  DUT/DUT_03/DUT/bram_block_reg[59][12]_i_22/O
                         net (fo=1, routed)           0.000     8.390    DUT/DUT_03/DUT/bram_block_reg[59][12]_i_22_n_0
    SLICE_X51Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     8.484 r  DUT/DUT_03/DUT/bram_block_reg[59][12]_i_9/O
                         net (fo=1, routed)           0.682     9.166    DUT/DUT_03/DUT/bram_block_reg[59][12]_i_9_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.482 r  DUT/DUT_03/DUT/bram_block[59][12]_i_4/O
                         net (fo=1, routed)           0.000     9.482    DUT/DUT_03/DUT/bram_block[59][12]_i_4_n_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     9.696 r  DUT/DUT_03/DUT/bram_block_reg[59][12]_i_2/O
                         net (fo=2, routed)           0.811    10.507    MIDDLEWARE/bram_block__0[12]
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.297    10.804 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.650    11.453    MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.577 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.271    13.848    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    17.404 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.404    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_02/DUT/cnt_sine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.932ns  (logic 4.505ns (37.758%)  route 7.427ns (62.242%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.624     5.175    DUT/DUT_02/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  DUT/DUT_02/DUT/cnt_sine_reg[1]/Q
                         net (fo=14, routed)          0.868     6.462    DUT/DUT_02/DUT/cnt_sine[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.299     6.761 r  DUT/DUT_02/DUT/LED_TEST_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.559     7.320    MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810     8.254    MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.378 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.190    13.568    DEBUG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.108 r  LED_TEST_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.108    LED_TEST[3]
    T10                                                               r  LED_TEST[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.888ns  (logic 5.566ns (46.820%)  route 6.322ns (53.180%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.029     7.623    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.299     7.922 r  DUT/DUT_03/DUT/bram_block[59][14]_i_23/O
                         net (fo=1, routed)           0.000     7.922    DUT/DUT_03/DUT/bram_block[59][14]_i_23_n_0
    SLICE_X53Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     8.160 r  DUT/DUT_03/DUT/bram_block_reg[59][14]_i_21/O
                         net (fo=1, routed)           0.000     8.160    DUT/DUT_03/DUT/bram_block_reg[59][14]_i_21_n_0
    SLICE_X53Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     8.264 r  DUT/DUT_03/DUT/bram_block_reg[59][14]_i_9/O
                         net (fo=1, routed)           1.133     9.397    DUT/DUT_03/DUT/bram_block_reg[59][14]_i_9_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.713 r  DUT/DUT_03/DUT/bram_block[59][14]_i_4/O
                         net (fo=1, routed)           0.000     9.713    DUT/DUT_03/DUT/bram_block[59][14]_i_4_n_0
    SLICE_X62Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     9.930 r  DUT/DUT_03/DUT/bram_block_reg[59][14]_i_2/O
                         net (fo=2, routed)           0.477    10.407    MIDDLEWARE/bram_block__0[14]
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.299    10.706 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.445    11.151    MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.275 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.238    13.513    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    17.063 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.063    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.780ns  (logic 5.603ns (47.561%)  route 6.177ns (52.439%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         1.874     7.468    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X55Y45         LUT6 (Prop_lut6_I2_O)        0.299     7.767 r  DUT/DUT_03/DUT/bram_block[59][15]_i_29/O
                         net (fo=1, routed)           0.000     7.767    DUT/DUT_03/DUT/bram_block[59][15]_i_29_n_0
    SLICE_X55Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     8.012 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_26/O
                         net (fo=1, routed)           0.000     8.012    DUT/DUT_03/DUT/bram_block_reg[59][15]_i_26_n_0
    SLICE_X55Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.116 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_13/O
                         net (fo=1, routed)           0.854     8.970    DUT/DUT_03/DUT/bram_block_reg[59][15]_i_13_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.316     9.286 r  DUT/DUT_03/DUT/bram_block[59][15]_i_8/O
                         net (fo=1, routed)           0.000     9.286    DUT/DUT_03/DUT/bram_block[59][15]_i_8_n_0
    SLICE_X59Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     9.531 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_6/O
                         net (fo=2, routed)           0.872    10.403    MIDDLEWARE/bram_block__0[15]
    SLICE_X60Y57         LUT6 (Prop_lut6_I1_O)        0.298    10.701 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.360    11.061    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.185 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.216    13.402    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    16.954 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.954    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.528ns  (logic 5.571ns (48.321%)  route 5.958ns (51.679%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         2.025     7.619    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I2_O)        0.299     7.918 r  DUT/DUT_03/DUT/bram_block[59][13]_i_23/O
                         net (fo=1, routed)           0.000     7.918    DUT/DUT_03/DUT/bram_block[59][13]_i_23_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I0_O)      0.241     8.159 r  DUT/DUT_03/DUT/bram_block_reg[59][13]_i_21/O
                         net (fo=1, routed)           0.000     8.159    DUT/DUT_03/DUT/bram_block_reg[59][13]_i_21_n_0
    SLICE_X54Y43         MUXF8 (Prop_muxf8_I0_O)      0.098     8.257 r  DUT/DUT_03/DUT/bram_block_reg[59][13]_i_9/O
                         net (fo=1, routed)           0.796     9.053    DUT/DUT_03/DUT/bram_block_reg[59][13]_i_9_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.319     9.372 r  DUT/DUT_03/DUT/bram_block[59][13]_i_4/O
                         net (fo=1, routed)           0.000     9.372    DUT/DUT_03/DUT/bram_block[59][13]_i_4_n_0
    SLICE_X59Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     9.589 r  DUT/DUT_03/DUT/bram_block_reg[59][13]_i_2/O
                         net (fo=2, routed)           0.601    10.190    MIDDLEWARE/bram_block__0[13]
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.299    10.489 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.446    10.935    MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.059 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.089    13.148    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    16.703 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.703    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.282ns  (logic 5.525ns (48.971%)  route 5.757ns (51.029%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419     5.593 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=289, routed)         1.814     7.408    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.299     7.707 r  DUT/DUT_03/DUT/bram_block[59][11]_i_26/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT_03/DUT/bram_block[59][11]_i_26_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.924 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_22/O
                         net (fo=1, routed)           0.000     7.924    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_22_n_0
    SLICE_X48Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.018 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9/O
                         net (fo=1, routed)           0.790     8.807    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.123 r  DUT/DUT_03/DUT/bram_block[59][11]_i_4/O
                         net (fo=1, routed)           0.000     9.123    DUT/DUT_03/DUT/bram_block[59][11]_i_4_n_0
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     9.340 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_2/O
                         net (fo=2, routed)           0.467     9.808    MIDDLEWARE/bram_block__0[11]
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.299    10.107 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.568    10.674    MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.798 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.118    12.917    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    16.457 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.457    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.064ns (45.385%)  route 4.890ns (54.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  MIDDLEWARE/DUT_SEL_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.890    10.583    lopt
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.129 r  LED_TEST_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.129    LED_TEST[2]
    T9                                                                r  LED_TEST[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 3.977ns (44.407%)  route 4.979ns (55.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.616     5.167    UART_MOD/CLK
    SLICE_X65Y66         FDSE                                         r  UART_MOD/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDSE (Prop_fdse_C_Q)         0.456     5.623 r  UART_MOD/TX_reg/Q
                         net (fo=1, routed)           4.979    10.603    UART_TX_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.124 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.124    UART_TX
    D10                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_02/DUT/cnt_sine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.897ns  (logic 4.509ns (50.685%)  route 4.388ns (49.315%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.624     5.175    DUT/DUT_02/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  DUT/DUT_02/DUT/cnt_sine_reg[1]/Q
                         net (fo=14, routed)          0.868     6.462    DUT/DUT_02/DUT/cnt_sine[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.299     6.761 r  DUT/DUT_02/DUT/LED_TEST_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.559     7.320    MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.444 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810     8.254    MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.378 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.151    10.529    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         3.543    14.072 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.072    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.115ns (54.236%)  route 3.472ns (45.764%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.623     5.174    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=2, routed)           0.647     6.278    MIDDLEWARE/shift_test[1]
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.402 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=27, routed)          2.825     9.227    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         3.535    12.762 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.762    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.367ns (76.295%)  route 0.425ns (23.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           0.425     2.069    LED_TEST_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.296 r  LED_TEST_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.296    LED_TEST[0]
    H5                                                                r  LED_TEST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.435ns (68.188%)  route 0.670ns (31.812%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=3, routed)           0.170     1.802    MIDDLEWARE/shift_test[0]
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.099     1.901 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=27, routed)          0.499     2.400    DEBUG_OBUF[2]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.609 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.609    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_05/pipe_dut_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.464ns (68.398%)  route 0.677ns (31.602%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  DUT/DUT_05/pipe_dut_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  DUT/DUT_05/pipe_dut_out_reg[5]/Q
                         net (fo=1, routed)           0.163     1.830    MIDDLEWARE/FIFO_DOUT_reg[15]_1[5]
    SLICE_X60Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.513     2.388    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.643 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.643    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_05/pipe_dut_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.462ns (67.298%)  route 0.711ns (32.702%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  DUT/DUT_05/pipe_dut_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  DUT/DUT_05/pipe_dut_out_reg[7]/Q
                         net (fo=1, routed)           0.137     1.804    MIDDLEWARE/FIFO_DOUT_reg[15]_1[7]
    SLICE_X60Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.849 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.573     2.422    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     3.675 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.675    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_05/pipe_dut_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.497ns (68.287%)  route 0.695ns (31.713%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  DUT/DUT_05/pipe_dut_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  DUT/DUT_05/pipe_dut_out_reg[6]/Q
                         net (fo=1, routed)           0.141     1.792    MIDDLEWARE/FIFO_DOUT_reg[15]_1[6]
    SLICE_X60Y58         LUT5 (Prop_lut5_I0_O)        0.098     1.890 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.554     2.444    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     3.694 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.694    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_05/pipe_dut_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.503ns (67.627%)  route 0.719ns (32.373%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  DUT/DUT_05/pipe_dut_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  DUT/DUT_05/pipe_dut_out_reg[4]/Q
                         net (fo=1, routed)           0.125     1.776    MIDDLEWARE/FIFO_DOUT_reg[15]_1[4]
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.098     1.874 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.594     2.468    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     3.724 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.724    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_05/pipe_dut_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.450ns (64.255%)  route 0.807ns (35.745%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.589     1.502    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  DUT/DUT_05/pipe_dut_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  DUT/DUT_05/pipe_dut_out_reg[3]/Q
                         net (fo=1, routed)           0.275     1.942    MIDDLEWARE/FIFO_DOUT_reg[15]_1[3]
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.987 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.531     2.518    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     3.759 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.759    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.474ns (65.026%)  route 0.793ns (34.974%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.588     1.501    UART_MOD/CLK
    SLICE_X63Y62         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.128     1.629 f  UART_MOD/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.215     1.844    UART_MOD/state[1]
    SLICE_X64Y63         LUT2 (Prop_lut2_I1_O)        0.099     1.943 r  UART_MOD/DEBUG_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.578     2.521    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.247     3.768 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.768    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_05/run_test_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.430ns (59.828%)  route 0.960ns (40.172%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.591     1.504    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  DUT/DUT_05/run_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  DUT/DUT_05/run_test_reg/Q
                         net (fo=21, routed)          0.392     2.038    MIDDLEWARE/DEBUG[1]
    SLICE_X62Y60         LUT5 (Prop_lut5_I0_O)        0.045     2.083 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.568     2.651    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         1.244     3.895 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.895    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.463ns (59.368%)  route 1.001ns (40.632%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.590     1.503    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=3, routed)           0.170     1.802    MIDDLEWARE/shift_test[0]
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.099     1.901 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=27, routed)          0.831     2.732    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         1.236     3.967 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.967    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          1797 Endpoints
Min Delay          1797 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[37][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.205ns  (logic 1.638ns (19.958%)  route 6.567ns (80.042%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.319     8.205    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X46Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[37][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[37][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[42][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.205ns  (logic 1.638ns (19.958%)  route 6.567ns (80.042%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.319     8.205    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X47Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][4]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[42][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.205ns  (logic 1.638ns (19.958%)  route 6.567ns (80.042%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.319     8.205    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X47Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[42][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.205ns  (logic 1.638ns (19.958%)  route 6.567ns (80.042%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.319     8.205    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X47Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[32][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.137ns  (logic 1.638ns (20.124%)  route 6.500ns (79.876%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.251     8.137    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X48Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.454     4.826    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[32][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.137ns  (logic 1.638ns (20.124%)  route 6.500ns (79.876%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.251     8.137    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X48Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.454     4.826    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[46][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.133ns  (logic 1.638ns (20.135%)  route 6.495ns (79.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.247     8.133    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X49Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[46][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.454     4.826    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[46][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 1.638ns (20.320%)  route 6.421ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.173     8.059    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 1.638ns (20.320%)  route 6.421ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.173     8.059    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 1.638ns (20.320%)  route 6.421ns (79.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           2.249     3.762    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.886 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        4.173     8.059    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        1.451     4.823    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.326ns (30.052%)  route 0.759ns (69.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.560     0.841    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.199     1.085    UART_MOD/SR[0]
    SLICE_X65Y66         FDSE                                         r  UART_MOD/TX_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X65Y66         FDSE                                         r  UART_MOD/TX_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.326ns (30.052%)  route 0.759ns (69.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.560     0.841    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.199     1.085    UART_MOD/SR[0]
    SLICE_X65Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X65Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.326ns (30.052%)  route 0.759ns (69.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.560     0.841    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.199     1.085    UART_MOD/SR[0]
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.326ns (30.052%)  route 0.759ns (69.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.560     0.841    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.199     1.085    UART_MOD/SR[0]
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.326ns (30.052%)  route 0.759ns (69.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.560     0.841    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.199     1.085    UART_MOD/SR[0]
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            UART_MOD/cnt_dt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.326ns (30.052%)  route 0.759ns (69.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.560     0.841    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.199     1.085    UART_MOD/SR[0]
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.855     2.013    UART_MOD/CLK
    SLICE_X64Y66         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_04/data_dut_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.326ns (28.407%)  route 0.822ns (71.593%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.599     0.880    MIDDLEWARE/RSTN_IBUF
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.925 r  MIDDLEWARE/data_dut[1][7]_i_1/O
                         net (fo=49, routed)          0.223     1.148    DUT/DUT_04/pipe_dut_out_reg[0]_0[0]
    SLICE_X59Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.858     2.016    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[0][1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_04/data_dut_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.326ns (28.407%)  route 0.822ns (71.593%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.599     0.880    MIDDLEWARE/RSTN_IBUF
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.925 r  MIDDLEWARE/data_dut[1][7]_i_1/O
                         net (fo=49, routed)          0.223     1.148    DUT/DUT_04/pipe_dut_out_reg[0]_0[0]
    SLICE_X59Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.858     2.016    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[0][5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_04/data_dut_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.326ns (28.300%)  route 0.826ns (71.700%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.599     0.880    MIDDLEWARE/RSTN_IBUF
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.925 r  MIDDLEWARE/data_dut[1][7]_i_1/O
                         net (fo=49, routed)          0.227     1.152    DUT/DUT_04/pipe_dut_out_reg[0]_0[0]
    SLICE_X58Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.858     2.016    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[1][1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_04/data_dut_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.326ns (28.300%)  route 0.826ns (71.700%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=8, routed)           0.599     0.880    MIDDLEWARE/RSTN_IBUF
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.925 r  MIDDLEWARE/data_dut[1][7]_i_1/O
                         net (fo=49, routed)          0.227     1.152    DUT/DUT_04/pipe_dut_out_reg[0]_0[0]
    SLICE_X58Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1186, routed)        0.858     2.016    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  DUT/DUT_04/data_dut_reg[1][5]/C





