
---------- Begin Simulation Statistics ----------
final_tick                                37858200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211501                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435520                       # Number of bytes of host memory used
host_op_rate                                   363535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.21                       # Real time elapsed on the host
host_tick_rate                              484031944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16542358                       # Number of instructions simulated
sim_ops                                      28433593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037858                       # Number of seconds simulated
sim_ticks                                 37858200500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.571640                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3497503                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32890                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1223                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       43261734                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.132072                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3353511                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          217                       # TLB misses on write requests
system.cpu0.numCycles                        75716401                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32454667                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6542358                       # Number of instructions committed
system.cpu1.committedOps                      9517213                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.573256                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1271076                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1231623                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       237672                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4733302                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18456                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       62594183                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086406                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1521073                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          244                       # TLB misses on write requests
system.cpu1.numCycles                        75716384                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3316975     34.85%     34.87% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.87% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     34.89% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               706764      7.43%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.32% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.33% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.33% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.34% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.36% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.38% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.45%     42.83% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               256417      2.69%     45.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           708846      7.45%     52.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4476110     47.03%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9517213                       # Class of committed instruction
system.cpu1.tickCycles                       13122201                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       695913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1392869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2871441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5742948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            102                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              73480                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       634137                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61776                       # Transaction distribution
system.membus.trans_dist::ReadExReq            623476                       # Transaction distribution
system.membus.trans_dist::ReadExResp           623475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73480                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2089824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2089824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2089824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85189888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85189888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85189888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            696956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  696956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              696956                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4167590500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3658846000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730335                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730335                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730335                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730335                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1623123                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1623123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1623123                       # number of overall misses
system.cpu0.icache.overall_misses::total      1623123                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  25528554000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  25528554000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  25528554000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  25528554000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3353458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3353458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3353458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3353458                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.484015                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.484015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.484015                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.484015                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15728.046488                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15728.046488                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15728.046488                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15728.046488                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1623107                       # number of writebacks
system.cpu0.icache.writebacks::total          1623107                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1623123                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1623123                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1623123                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1623123                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  23905431000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  23905431000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  23905431000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  23905431000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.484015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.484015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.484015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.484015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14728.046488                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14728.046488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14728.046488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14728.046488                       # average overall mshr miss latency
system.cpu0.icache.replacements               1623107                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1623123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1623123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  25528554000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  25528554000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3353458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3353458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.484015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.484015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15728.046488                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15728.046488                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1623123                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1623123                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  23905431000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  23905431000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.484015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.484015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14728.046488                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14728.046488                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999639                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3353458                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1623123                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.066053                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999639                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28450787                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28450787                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401842                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401842                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401842                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401842                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722848                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722848                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722848                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722848                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  15202352000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15202352000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  15202352000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15202352000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124690                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124690                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124690                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124690                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175249                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175249                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21031.187746                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21031.187746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21031.187746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21031.187746                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       409246                       # number of writebacks
system.cpu0.dcache.writebacks::total           409246                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85451                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85451                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637397                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637397                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11992055000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11992055000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11992055000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11992055000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154532                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18814.106436                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18814.106436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18814.106436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18814.106436                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637381                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466828                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466828                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7550938500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7550938500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192086                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192086                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16174.990575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16174.990575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448743                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448743                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6829039000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6829039000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15218.151592                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15218.151592                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438365                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438365                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       256020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7651413500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7651413500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151099                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151099                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29885.999141                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29885.999141                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67366                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67366                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5163016000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5163016000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27367.646591                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27367.646591                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999662                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039239                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637397                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.337085                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999662                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634917                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634917                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1509910                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1509910                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1509910                       # number of overall hits
system.cpu1.icache.overall_hits::total        1509910                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11096                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11096                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11096                       # number of overall misses
system.cpu1.icache.overall_misses::total        11096                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    288322000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    288322000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    288322000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    288322000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1521006                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1521006                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1521006                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1521006                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007295                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25984.318673                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25984.318673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25984.318673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25984.318673                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11080                       # number of writebacks
system.cpu1.icache.writebacks::total            11080                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11096                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11096                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11096                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11096                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    277226000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    277226000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    277226000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    277226000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007295                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007295                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007295                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007295                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24984.318673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24984.318673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24984.318673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24984.318673                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11080                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1509910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1509910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    288322000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    288322000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1521006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1521006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25984.318673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25984.318673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11096                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11096                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    277226000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    277226000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24984.318673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24984.318673                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999624                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1521006                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11096                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           137.076965                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999624                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12179144                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12179144                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4762487                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4762487                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4762487                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4762487                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       954336                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        954336                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       954336                       # number of overall misses
system.cpu1.dcache.overall_misses::total       954336                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  64761164000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  64761164000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  64761164000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  64761164000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5716823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5716823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5716823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5716823                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166935                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166935                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166935                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166935                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67859.919358                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67859.919358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67859.919358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67859.919358                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       592630                       # number of writebacks
system.cpu1.dcache.writebacks::total           592630                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       354445                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       354445                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       354445                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       354445                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       599891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       599891                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       599891                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       599891                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51205221000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51205221000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51205221000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51205221000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104934                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104934                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104934                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104934                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85357.541620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85357.541620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85357.541620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85357.541620                       # average overall mshr miss latency
system.cpu1.dcache.replacements                599873                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       984135                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         984135                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    342021000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    342021000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       993508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       993508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.009434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36490.024539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36490.024539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    318369000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    318369000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.009099                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009099                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35217.809735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35217.809735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3778352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3778352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       944963                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       944963                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  64419143000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  64419143000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4723315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4723315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68171.074423                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68171.074423                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       354112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       354112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       590851                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       590851                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50886852000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50886852000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86124.677795                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86124.677795                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999647                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5362376                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           599889                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.938947                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999647                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46334473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46334473                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1570550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              587389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9091                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7520                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2174550                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1570550                       # number of overall hits
system.l2.overall_hits::.cpu0.data             587389                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9091                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7520                       # number of overall hits
system.l2.overall_hits::total                 2174550                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             50008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            592371                       # number of demand (read+write) misses
system.l2.demand_misses::total                 696957                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52573                       # number of overall misses
system.l2.overall_misses::.cpu0.data            50008                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2005                       # number of overall misses
system.l2.overall_misses::.cpu1.data           592371                       # number of overall misses
system.l2.overall_misses::total                696957                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4902703000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4560669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    159495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50185953500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59808821000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4902703000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4560669500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    159495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50185953500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59808821000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1623123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          599891                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2871507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1623123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         599891                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2871507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.032390                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.242715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.032390                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.242715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93255.149982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91198.798192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79548.628429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84720.476695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85814.219529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93255.149982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91198.798192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79548.628429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84720.476695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85814.219529                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              634137                       # number of writebacks
system.l2.writebacks::total                    634137                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        52573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        50008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       592371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            696957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        50008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       592371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           696957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4376973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   4060589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    139445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44262263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52839271000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4376973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   4060589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    139445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44262263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52839271000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.032390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.032390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83255.149982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81198.798192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69548.628429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74720.510457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75814.248225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83255.149982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81198.798192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69548.628429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74720.510457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75814.248225                       # average overall mshr miss latency
system.l2.replacements                         696013                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1001876                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1001876                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1001876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1001876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1634187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1634187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1634187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1634187                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156028                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         589455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              623477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3234244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  49947108500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53181353000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       590851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            779505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.180341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.799837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95063.326671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84734.387697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85298.019013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        34022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         623477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2894024500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  44052578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46946603000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.180341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.799837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85063.326671                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74734.421627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75298.051091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1570550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1579641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4902703000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    159495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5062198000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1623123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1634219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.032390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93255.149982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79548.628429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92751.621532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4376973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    139445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4516418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.032390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83255.149982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69548.628429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82751.621532                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       432757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            438881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        15986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1326425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    238845000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1565270000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.322566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82974.164894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81908.436214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82809.755581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        15986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1166565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    209685000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1376250000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.322566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72974.164894                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71908.436214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72809.755581                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.426855                       # Cycle average of tags in use
system.l2.tags.total_refs                     5742944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    697037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.239081                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.610134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      163.386729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      348.108900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.053937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      507.267155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.159557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.339950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.495378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46640621                       # Number of tag accesses
system.l2.tags.data_accesses                 46640621                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       3364672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3200512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37911616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44605120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3364672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3492992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40584768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40584768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          50008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         592369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              696955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       634137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             634137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         88875645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         84539465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3389490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1001410936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1178215536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     88875645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3389490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92265136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1072020526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1072020526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1072020526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        88875645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        84539465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3389490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1001410936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2250236062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    634076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     46887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    592333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1926723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             595881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      696956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     634137                       # Number of write requests accepted
system.mem_ctrls.readBursts                    696956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   634137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39057                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11133030250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3468990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24141742750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16046.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34796.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   595678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  562585                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                696956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               634137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  388644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  268583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    501.114951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.400746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   432.385798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44426     26.20%     26.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38721     22.83%     49.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7691      4.54%     53.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4160      2.45%     56.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3458      2.04%     58.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3019      1.78%     59.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2973      1.75%     61.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3726      2.20%     63.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61412     36.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169586                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.575873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.307671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.844212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          39415     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           32      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.062522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.057406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.431973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38466     97.45%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              310      0.79%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              195      0.49%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              285      0.72%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              181      0.46%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               44403072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  202112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40579328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44605184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40584768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1172.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1071.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1178.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1072.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37858185500                       # Total gap between requests
system.mem_ctrls.avgGap                      28441.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3364672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3000768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37909312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40579328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 88875645.317584484816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79263355.372635841370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3389490.210978200193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1001350077.376234531403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1071876831.546708106995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        50008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       592370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       634137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2201598500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2026523500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     57245000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19856375750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 948964401750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41876.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40523.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28551.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33520.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1496465.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            476138040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            253073370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2333694720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1642107600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2988379680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15819476760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1215884640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24728754810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.194142                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2979258750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1264120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33614821750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            734713140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            390505500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2620023000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1667643840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2988379680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16814876880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        377652960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25593795000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.043622                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    824619500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1264120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35769461000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2092002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1636013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1634187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          297254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           779505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          779503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1634219                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457783                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4869353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1912175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1799653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8614453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    207758720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66985152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1419264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     76321216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              352484352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          696013                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40584768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3567520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005347                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3567418    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    102      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3567520                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5507537000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         908727676                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16662463                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956146398                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2434695977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37858200500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
