{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.72896",
   "Default View_TopLeft":"1440,338",
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"DDR|",
   "comment_0":"VDD",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"6",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 3240 -y 440 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 3240 -y 460 -defaultsOSRD
preplace port leds_8bits -pg 1 -lvl 8 -x 3240 -y 340 -defaultsOSRD
preplace port sws_8bits -pg 1 -lvl 8 -x 3240 -y 420 -defaultsOSRD
preplace port btns_5bits -pg 1 -lvl 8 -x 3240 -y 180 -defaultsOSRD
preplace port VGA_HSYNC -pg 1 -lvl 8 -x 3240 -y 690 -defaultsOSRD
preplace port VGA_VSYNC -pg 1 -lvl 8 -x 3240 -y 730 -defaultsOSRD
preplace portBus VGA_B -pg 1 -lvl 8 -x 3240 -y 650 -defaultsOSRD
preplace portBus VGA_G -pg 1 -lvl 8 -x 3240 -y 670 -defaultsOSRD
preplace portBus VGA_R -pg 1 -lvl 8 -x 3240 -y 710 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x -40 -y 630 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1760 -y 340 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 5 -x 1760 -y 640 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 780 -y 360 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 420 -y 460 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -x 1200 -y 900 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -x 1760 -y 860 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 2250 -y 630 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 4 -x 1200 -y 510 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -x 1200 -y 610 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 4 -x 1200 -y 710 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 3 -x 780 -y 100 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 4 -x 1200 -y 1090 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 4 -x 1200 -y 1370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1200 -y 1470 -defaultsOSRD
preplace inst xlslice_6 -pg 1 -lvl 7 -x 2580 -y 850 -defaultsOSRD
preplace inst xlslice_7 -pg 1 -lvl 7 -x 2580 -y 750 -defaultsOSRD
preplace inst xlslice_8 -pg 1 -lvl 7 -x 2580 -y 650 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 1760 -y 180 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x -40 -y 360 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -x 1200 -y 1230 -defaultsOSRD
preplace inst pixel_stream_correct_0 -pg 1 -lvl 5 -x 1760 -y 520 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 3 240 1210 N 1210 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -290 780 220 360 610 580 1000 440 1440 70 2040
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 0 3 -280 240 NJ 240 590
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 2 600 590 990
preplace netloc xlslice_0_Dout 1 4 1 1410 360n
preplace netloc xlslice_2_Dout 1 4 1 1480 660n
preplace netloc xlslice_3_Dout 1 3 1 960 100n
preplace netloc xlslice_4_Dout 1 4 1 1540 920n
preplace netloc xlslice_5_Dout 1 4 2 1520J 260 2010
preplace netloc xlconstant_0_dout 1 4 2 1510 100 1990
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 2 N 580 2690
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 2 2450 590 2680
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 1 2440 560n
preplace netloc xlslice_8_Dout 1 7 1 N 650
preplace netloc xlslice_7_Dout 1 7 1 2700 670n
preplace netloc xlslice_6_Dout 1 7 1 2710 710n
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1550 60 N 60 2430
preplace netloc xlslice_1_Dout 1 4 1 1400 200n
preplace netloc processing_system7_0_FCLK_CLK1 1 1 5 N 700 N 700 980 450 1490J 450 1970
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 4 1 1550 900n
preplace netloc proc_sys_reset_0_peripheral_reset 1 4 2 1430 80 2020J
preplace netloc axi_vdma_0_m_axis_mm2s_tdata 1 4 1 1470J 520n
preplace netloc pixel_stream_correct_0_o_corrected_data_stream 1 5 1 N 520
preplace netloc axi_vdma_0_m_axis_mm2s_tlast 1 4 2 1450J 440 1960J
preplace netloc v_axi4s_vid_out_0_s_axis_video_tready 1 4 2 1420J 90 2030J
preplace netloc axi_vdma_0_m_axis_mm2s_tuser 1 4 2 1500J 460 1980J
preplace netloc axi_vdma_0_m_axis_mm2s_tvalid 1 4 2 1530J 720 1960J
preplace netloc processing_system7_0_M_AXI_GP0 1 1 2 200 220 N
preplace netloc axi_interconnect_0_M00_AXI 1 0 2 -280 480 190
preplace netloc processing_system7_0_FIXED_IO 1 1 7 210 570 N 570 970 430 N 430 1970 440 N 440 2680
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 950 400n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 2 N 360 1390
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 2 N 320 N
preplace netloc axi_vdma_0_M_AXI_MM2S 1 0 5 -290 160 N 160 N 160 940 170 1380
preplace netloc axi_gpio_1_GPIO 1 5 3 N 180 N 180 N
preplace netloc v_tc_0_vtiming_out 1 5 1 2030 620n
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 2 N 380 1460
preplace netloc processing_system7_0_DDR 1 1 7 230 560 N 560 940 420 N 420 1980 430 N 430 2690
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 2 950 160 N
preplace netloc axi_gpio_2_GPIO 1 5 3 2000 420 N 420 N
preplace netloc axi_gpio_0_GPIO 1 5 3 N 340 N 340 N
preplace cgraphic comment_0 place top -8 32 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -310 -40 420 780 1200 1760 2250 2580 3240
pagesize -pg 1 -db -bbox -sgen -310 -140 3380 1810
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/xlconstant_0",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """"""""""""""""da_axi4_cnt"""""""""""""""":"11",
   """"""""""""""""da_board_cnt"""""""""""""""":"9",
   """"""""""""""""da_clkrst_cnt"""""""""""""""":"4",
   """"""""""""""""da_ps7_cnt"""""""""""""""":"2",
   """"""""""""""da_clkrst_cnt"""""""""""""":"5",
   """""""""""da_board_cnt""""""""""":"1",
   """""""""""da_clkrst_cnt""""""""""":"8",
   """"""""""da_clkrst_cnt"""""""""":"1",
   """"""""da_clkrst_cnt"""""""":"1"
}
{
   "/xlconstant_0/comment_0":"comment_0"
}