FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Performance event support - hardware-specific disambiguation
 *
/* bench 4111.3.0 7ec8f5374fed */
/* bench 4111.3.1 c324ee14260a */
/* bench 4111.3.2 c44501a1e030 */
/* bench 4111.3.3 e2c3a0631751 */
/* bench 4111.3.4 da0872a869ab */
/* bench 4111.3.5 a8365a460c12 */
/* bench 4111.3.6 f864dd4f7add */
/* bench 4111.3.7 9e9f04870ce2 */
/* bench 4111.3.8 98a39cbd41cf */
/* bench 4111.3.9 c301adf269f6 */
/* bench 4111.3.10 086bcecc95b3 */
/* bench 4111.3.11 1003d83b0631 */
/* bench 4111.3.12 7dc74e485196 */
/* bench 4111.3.13 2f3120ec3d35 */
/* bench 18716.1.0 e36ea771a10b */
/* bench 18716.1.1 101f0c242e42 */
/* bench 18716.1.2 14e69c6988d3 */
/* bench 18716.1.3 d853e1284248 */
 *
 * Copyright 2010 Freescale Semiconductor, Inc.
 */

#ifdef CONFIG_PPC_PERF_CTRS
#include <asm/perf_event_server.h>
#else
static inline bool is_sier_available(void) { return false; }
static inline unsigned long get_pmcs_ext_regs(int idx) { return 0; }
#endif

#ifdef CONFIG_FSL_EMB_PERF_EVENT
#include <asm/perf_event_fsl_emb.h>
#endif

#ifdef CONFIG_PERF_EVENTS
#include <asm/ptrace.h>
#include <asm/reg.h>

#define perf_arch_bpf_user_pt_regs(regs) &regs->user_regs

/*
 * Overload regs->result to specify whether we should use the MSR (result
 * is zero) or the SIAR (result is non zero).
 */
#define perf_arch_fetch_caller_regs(regs, __ip)			\
	do {							\
/* bench 1602.1.0 821308b80ad1 */
/* bench 1602.1.1 b6e5a6ecb111 */
/* bench 1602.1.2 08e451dbe0be */
/* bench 1602.1.3 7b63574c590a */
/* bench 1602.1.4 7067cd9ba4a8 */
/* bench 1602.1.5 7a829201a1aa */
/* bench 1602.1.6 a956a4183047 */
/* bench 1602.1.7 ed6cbc5c83e8 */
/* bench 1602.1.8 9c53b07cfa4f */
/* bench 1602.1.9 a1a851662986 */
/* bench 23213.2.0 ef88cd0ebfd5 */
/* bench 23213.2.1 6a7b46a48659 */
/* bench 23213.2.2 4abe0fb58eee */
/* bench 23213.2.3 92abd768fe89 */
/* bench 23213.2.4 62a7ef3e4dbe */
/* bench 23213.2.5 b6fba0fb9d32 */
/* bench 23213.2.6 6c085ef68e5e */
/* bench 1602.1.11 0a2e0d3930bf */
/* bench 1602.1.12 e6c08ec0a6f5 */
/* bench 1602.1.13 88fe7f2bec9d */
/* bench 1602.1.14 4f430867d562 */
		(regs)->gpr[1] = current_stack_frame();		\
		asm volatile("mfmsr %0" : "=r" ((regs)->msr));	\
	} while (0)

/* To support perf_regs sier update */
extern bool is_sier_available(void);
extern unsigned long get_pmcs_ext_regs(int idx);
/* To define perf extended regs mask value */
extern u64 PERF_REG_EXTENDED_MASK;
#define PERF_REG_EXTENDED_MASK	PERF_REG_EXTENDED_MASK
#endif
