$date
	Sun Mar  6 20:56:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module t_CLA_32bit $end
$var reg 32 ! A [31:0] $end
$upscope $end
$scope module t_CLA_32bit $end
$var reg 32 " B [31:0] $end
$upscope $end
$scope module t_CLA_32bit $end
$var reg 1 # ci $end
$upscope $end
$scope module t_CLA_32bit $end
$var wire 32 $ sum [31:0] $end
$upscope $end
$scope module t_CLA_32bit $end
$var wire 1 % co $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
0#
b0 "
b0 !
$end
#2000
b1011010111100100101101001011110 $
b1011010111100100101101001011110 !
#4500
b1011010111100100101101001011111 $
1#
#7500
1%
b1011010111100100101101001011110 $
b11111111111111111111111111111111 "
#11500
b11111111111111111111111111111111 $
1%
b11111111111111111111111111111111 !
#12500
