;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; Blue_Pin
Blue_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Blue_Pin__0__MASK EQU 0x04
Blue_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC2
Blue_Pin__0__PORT EQU 15
Blue_Pin__0__SHIFT EQU 2
Blue_Pin__AG EQU CYREG_PRT15_AG
Blue_Pin__AMUX EQU CYREG_PRT15_AMUX
Blue_Pin__BIE EQU CYREG_PRT15_BIE
Blue_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Blue_Pin__BYP EQU CYREG_PRT15_BYP
Blue_Pin__CTL EQU CYREG_PRT15_CTL
Blue_Pin__DM0 EQU CYREG_PRT15_DM0
Blue_Pin__DM1 EQU CYREG_PRT15_DM1
Blue_Pin__DM2 EQU CYREG_PRT15_DM2
Blue_Pin__DR EQU CYREG_PRT15_DR
Blue_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Blue_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Blue_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Blue_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Blue_Pin__MASK EQU 0x04
Blue_Pin__PORT EQU 15
Blue_Pin__PRT EQU CYREG_PRT15_PRT
Blue_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Blue_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Blue_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Blue_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Blue_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Blue_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Blue_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Blue_Pin__PS EQU CYREG_PRT15_PS
Blue_Pin__SHIFT EQU 2
Blue_Pin__SLW EQU CYREG_PRT15_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Direction_L
Direction_L_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_L_Sync_ctrl_reg__0__POS EQU 0
Direction_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Direction_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Direction_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Direction_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Direction_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Direction_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Direction_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Direction_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Direction_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Direction_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Direction_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Direction_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Direction_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Direction_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Direction_L_Sync_ctrl_reg__MASK EQU 0x01
Direction_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Direction_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Direction_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; Direction_R
Direction_R_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_R_Sync_ctrl_reg__0__POS EQU 0
Direction_R_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Direction_R_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Direction_R_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Direction_R_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Direction_R_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Direction_R_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Direction_R_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Direction_R_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Direction_R_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Direction_R_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Direction_R_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Direction_R_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Direction_R_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Direction_R_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Direction_R_Sync_ctrl_reg__MASK EQU 0x01
Direction_R_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Direction_R_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Direction_R_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Echo
Echo_sts_sts_reg__0__MASK EQU 0x01
Echo_sts_sts_reg__0__POS EQU 0
Echo_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Echo_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Echo_sts_sts_reg__MASK EQU 0x01
Echo_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
Echo_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Echo_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Echo_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Echo_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Echo_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Echo_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST
Echo0__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Echo0__0__MASK EQU 0x02
Echo0__0__PC EQU CYREG_PRT0_PC1
Echo0__0__PORT EQU 0
Echo0__0__SHIFT EQU 1
Echo0__AG EQU CYREG_PRT0_AG
Echo0__AMUX EQU CYREG_PRT0_AMUX
Echo0__BIE EQU CYREG_PRT0_BIE
Echo0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo0__BYP EQU CYREG_PRT0_BYP
Echo0__CTL EQU CYREG_PRT0_CTL
Echo0__DM0 EQU CYREG_PRT0_DM0
Echo0__DM1 EQU CYREG_PRT0_DM1
Echo0__DM2 EQU CYREG_PRT0_DM2
Echo0__DR EQU CYREG_PRT0_DR
Echo0__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo0__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo0__MASK EQU 0x02
Echo0__PORT EQU 0
Echo0__PRT EQU CYREG_PRT0_PRT
Echo0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo0__PS EQU CYREG_PRT0_PS
Echo0__SHIFT EQU 1
Echo0__SLW EQU CYREG_PRT0_SLW
Echo1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Echo1__0__MASK EQU 0x02
Echo1__0__PC EQU CYREG_PRT3_PC1
Echo1__0__PORT EQU 3
Echo1__0__SHIFT EQU 1
Echo1__AG EQU CYREG_PRT3_AG
Echo1__AMUX EQU CYREG_PRT3_AMUX
Echo1__BIE EQU CYREG_PRT3_BIE
Echo1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Echo1__BYP EQU CYREG_PRT3_BYP
Echo1__CTL EQU CYREG_PRT3_CTL
Echo1__DM0 EQU CYREG_PRT3_DM0
Echo1__DM1 EQU CYREG_PRT3_DM1
Echo1__DM2 EQU CYREG_PRT3_DM2
Echo1__DR EQU CYREG_PRT3_DR
Echo1__INP_DIS EQU CYREG_PRT3_INP_DIS
Echo1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Echo1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Echo1__LCD_EN EQU CYREG_PRT3_LCD_EN
Echo1__MASK EQU 0x02
Echo1__PORT EQU 3
Echo1__PRT EQU CYREG_PRT3_PRT
Echo1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Echo1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Echo1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Echo1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Echo1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Echo1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Echo1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Echo1__PS EQU CYREG_PRT3_PS
Echo1__SHIFT EQU 1
Echo1__SLW EQU CYREG_PRT3_SLW
Echo2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Echo2__0__MASK EQU 0x08
Echo2__0__PC EQU CYREG_PRT12_PC3
Echo2__0__PORT EQU 12
Echo2__0__SHIFT EQU 3
Echo2__AG EQU CYREG_PRT12_AG
Echo2__BIE EQU CYREG_PRT12_BIE
Echo2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Echo2__BYP EQU CYREG_PRT12_BYP
Echo2__DM0 EQU CYREG_PRT12_DM0
Echo2__DM1 EQU CYREG_PRT12_DM1
Echo2__DM2 EQU CYREG_PRT12_DM2
Echo2__DR EQU CYREG_PRT12_DR
Echo2__INP_DIS EQU CYREG_PRT12_INP_DIS
Echo2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Echo2__MASK EQU 0x08
Echo2__PORT EQU 12
Echo2__PRT EQU CYREG_PRT12_PRT
Echo2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Echo2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Echo2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Echo2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Echo2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Echo2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Echo2__PS EQU CYREG_PRT12_PS
Echo2__SHIFT EQU 3
Echo2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Echo2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Echo2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Echo2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Echo2__SLW EQU CYREG_PRT12_SLW
Echo3__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Echo3__0__MASK EQU 0x01
Echo3__0__PC EQU CYREG_PRT0_PC0
Echo3__0__PORT EQU 0
Echo3__0__SHIFT EQU 0
Echo3__AG EQU CYREG_PRT0_AG
Echo3__AMUX EQU CYREG_PRT0_AMUX
Echo3__BIE EQU CYREG_PRT0_BIE
Echo3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo3__BYP EQU CYREG_PRT0_BYP
Echo3__CTL EQU CYREG_PRT0_CTL
Echo3__DM0 EQU CYREG_PRT0_DM0
Echo3__DM1 EQU CYREG_PRT0_DM1
Echo3__DM2 EQU CYREG_PRT0_DM2
Echo3__DR EQU CYREG_PRT0_DR
Echo3__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo3__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo3__MASK EQU 0x01
Echo3__PORT EQU 0
Echo3__PRT EQU CYREG_PRT0_PRT
Echo3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo3__PS EQU CYREG_PRT0_PS
Echo3__SHIFT EQU 0
Echo3__SLW EQU CYREG_PRT0_SLW

; Flag
Flag__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Flag__0__MASK EQU 0x04
Flag__0__PC EQU CYREG_PRT2_PC2
Flag__0__PORT EQU 2
Flag__0__SHIFT EQU 2
Flag__AG EQU CYREG_PRT2_AG
Flag__AMUX EQU CYREG_PRT2_AMUX
Flag__BIE EQU CYREG_PRT2_BIE
Flag__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Flag__BYP EQU CYREG_PRT2_BYP
Flag__CTL EQU CYREG_PRT2_CTL
Flag__DM0 EQU CYREG_PRT2_DM0
Flag__DM1 EQU CYREG_PRT2_DM1
Flag__DM2 EQU CYREG_PRT2_DM2
Flag__DR EQU CYREG_PRT2_DR
Flag__INP_DIS EQU CYREG_PRT2_INP_DIS
Flag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Flag__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Flag__LCD_EN EQU CYREG_PRT2_LCD_EN
Flag__MASK EQU 0x04
Flag__PORT EQU 2
Flag__PRT EQU CYREG_PRT2_PRT
Flag__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Flag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Flag__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Flag__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Flag__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Flag__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Flag__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Flag__PS EQU CYREG_PRT2_PS
Flag__SHIFT EQU 2
Flag__SLW EQU CYREG_PRT2_SLW

; Green_Pin
Green_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Green_Pin__0__MASK EQU 0x20
Green_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC5
Green_Pin__0__PORT EQU 15
Green_Pin__0__SHIFT EQU 5
Green_Pin__AG EQU CYREG_PRT15_AG
Green_Pin__AMUX EQU CYREG_PRT15_AMUX
Green_Pin__BIE EQU CYREG_PRT15_BIE
Green_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Green_Pin__BYP EQU CYREG_PRT15_BYP
Green_Pin__CTL EQU CYREG_PRT15_CTL
Green_Pin__DM0 EQU CYREG_PRT15_DM0
Green_Pin__DM1 EQU CYREG_PRT15_DM1
Green_Pin__DM2 EQU CYREG_PRT15_DM2
Green_Pin__DR EQU CYREG_PRT15_DR
Green_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Green_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Green_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Green_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Green_Pin__MASK EQU 0x20
Green_Pin__PORT EQU 15
Green_Pin__PRT EQU CYREG_PRT15_PRT
Green_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Green_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Green_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Green_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Green_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Green_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Green_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Green_Pin__PS EQU CYREG_PRT15_PS
Green_Pin__SHIFT EQU 5
Green_Pin__SLW EQU CYREG_PRT15_SLW

; IDAC8
IDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDAC8_viDAC8__D EQU CYREG_DAC0_D
IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_viDAC8__PM_ACT_MSK EQU 0x01
IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_viDAC8__PM_STBY_MSK EQU 0x01
IDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDAC8_viDAC8__TR EQU CYREG_DAC0_TR
IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDAC8_viDAC8__TST EQU CYREG_DAC0_TST

; Motor_L_1
Motor_L_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Motor_L_1__0__MASK EQU 0x40
Motor_L_1__0__PC EQU CYREG_PRT1_PC6
Motor_L_1__0__PORT EQU 1
Motor_L_1__0__SHIFT EQU 6
Motor_L_1__AG EQU CYREG_PRT1_AG
Motor_L_1__AMUX EQU CYREG_PRT1_AMUX
Motor_L_1__BIE EQU CYREG_PRT1_BIE
Motor_L_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_L_1__BYP EQU CYREG_PRT1_BYP
Motor_L_1__CTL EQU CYREG_PRT1_CTL
Motor_L_1__DM0 EQU CYREG_PRT1_DM0
Motor_L_1__DM1 EQU CYREG_PRT1_DM1
Motor_L_1__DM2 EQU CYREG_PRT1_DM2
Motor_L_1__DR EQU CYREG_PRT1_DR
Motor_L_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_L_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_L_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_L_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_L_1__MASK EQU 0x40
Motor_L_1__PORT EQU 1
Motor_L_1__PRT EQU CYREG_PRT1_PRT
Motor_L_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_L_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_L_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_L_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_L_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_L_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_L_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_L_1__PS EQU CYREG_PRT1_PS
Motor_L_1__SHIFT EQU 6
Motor_L_1__SLW EQU CYREG_PRT1_SLW

; Motor_L_2
Motor_L_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Motor_L_2__0__MASK EQU 0x80
Motor_L_2__0__PC EQU CYREG_PRT1_PC7
Motor_L_2__0__PORT EQU 1
Motor_L_2__0__SHIFT EQU 7
Motor_L_2__AG EQU CYREG_PRT1_AG
Motor_L_2__AMUX EQU CYREG_PRT1_AMUX
Motor_L_2__BIE EQU CYREG_PRT1_BIE
Motor_L_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_L_2__BYP EQU CYREG_PRT1_BYP
Motor_L_2__CTL EQU CYREG_PRT1_CTL
Motor_L_2__DM0 EQU CYREG_PRT1_DM0
Motor_L_2__DM1 EQU CYREG_PRT1_DM1
Motor_L_2__DM2 EQU CYREG_PRT1_DM2
Motor_L_2__DR EQU CYREG_PRT1_DR
Motor_L_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_L_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_L_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_L_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_L_2__MASK EQU 0x80
Motor_L_2__PORT EQU 1
Motor_L_2__PRT EQU CYREG_PRT1_PRT
Motor_L_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_L_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_L_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_L_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_L_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_L_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_L_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_L_2__PS EQU CYREG_PRT1_PS
Motor_L_2__SHIFT EQU 7
Motor_L_2__SLW EQU CYREG_PRT1_SLW

; Motor_R_1
Motor_R_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Motor_R_1__0__MASK EQU 0x10
Motor_R_1__0__PC EQU CYREG_PRT1_PC4
Motor_R_1__0__PORT EQU 1
Motor_R_1__0__SHIFT EQU 4
Motor_R_1__AG EQU CYREG_PRT1_AG
Motor_R_1__AMUX EQU CYREG_PRT1_AMUX
Motor_R_1__BIE EQU CYREG_PRT1_BIE
Motor_R_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_R_1__BYP EQU CYREG_PRT1_BYP
Motor_R_1__CTL EQU CYREG_PRT1_CTL
Motor_R_1__DM0 EQU CYREG_PRT1_DM0
Motor_R_1__DM1 EQU CYREG_PRT1_DM1
Motor_R_1__DM2 EQU CYREG_PRT1_DM2
Motor_R_1__DR EQU CYREG_PRT1_DR
Motor_R_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_R_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_R_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_R_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_R_1__MASK EQU 0x10
Motor_R_1__PORT EQU 1
Motor_R_1__PRT EQU CYREG_PRT1_PRT
Motor_R_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_R_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_R_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_R_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_R_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_R_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_R_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_R_1__PS EQU CYREG_PRT1_PS
Motor_R_1__SHIFT EQU 4
Motor_R_1__SLW EQU CYREG_PRT1_SLW

; Motor_R_2
Motor_R_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Motor_R_2__0__MASK EQU 0x20
Motor_R_2__0__PC EQU CYREG_PRT1_PC5
Motor_R_2__0__PORT EQU 1
Motor_R_2__0__SHIFT EQU 5
Motor_R_2__AG EQU CYREG_PRT1_AG
Motor_R_2__AMUX EQU CYREG_PRT1_AMUX
Motor_R_2__BIE EQU CYREG_PRT1_BIE
Motor_R_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_R_2__BYP EQU CYREG_PRT1_BYP
Motor_R_2__CTL EQU CYREG_PRT1_CTL
Motor_R_2__DM0 EQU CYREG_PRT1_DM0
Motor_R_2__DM1 EQU CYREG_PRT1_DM1
Motor_R_2__DM2 EQU CYREG_PRT1_DM2
Motor_R_2__DR EQU CYREG_PRT1_DR
Motor_R_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_R_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_R_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_R_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_R_2__MASK EQU 0x20
Motor_R_2__PORT EQU 1
Motor_R_2__PRT EQU CYREG_PRT1_PRT
Motor_R_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_R_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_R_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_R_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_R_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_R_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_R_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_R_2__PS EQU CYREG_PRT1_PS
Motor_R_2__SHIFT EQU 5
Motor_R_2__SLW EQU CYREG_PRT1_SLW

; PD
PD__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
PD__0__MASK EQU 0x01
PD__0__PC EQU CYREG_PRT2_PC0
PD__0__PORT EQU 2
PD__0__SHIFT EQU 0
PD__AG EQU CYREG_PRT2_AG
PD__AMUX EQU CYREG_PRT2_AMUX
PD__BIE EQU CYREG_PRT2_BIE
PD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PD__BYP EQU CYREG_PRT2_BYP
PD__CTL EQU CYREG_PRT2_CTL
PD__DM0 EQU CYREG_PRT2_DM0
PD__DM1 EQU CYREG_PRT2_DM1
PD__DM2 EQU CYREG_PRT2_DM2
PD__DR EQU CYREG_PRT2_DR
PD__INP_DIS EQU CYREG_PRT2_INP_DIS
PD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PD__LCD_EN EQU CYREG_PRT2_LCD_EN
PD__MASK EQU 0x01
PD__PORT EQU 2
PD__PRT EQU CYREG_PRT2_PRT
PD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PD__PS EQU CYREG_PRT2_PS
PD__SHIFT EQU 0
PD__SLW EQU CYREG_PRT2_SLW

; PWM_L
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_L_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_L_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_L_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_L_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_L_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_L_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_L_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_L_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_L_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_L_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_L_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_L_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_L_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_L_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_L_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_L_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_L_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_L_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_L_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_L_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_L_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_L_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_L_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_L_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_L_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_L_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_L_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_L_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB10_A0
PWM_L_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB10_A1
PWM_L_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_L_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB10_D0
PWM_L_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB10_D1
PWM_L_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_L_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_L_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB10_F0
PWM_L_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB10_F1

; PWM_R
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_R_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_R_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_R_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_R_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_R_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_R_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_R_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_R_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_R_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_R_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_R_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_R_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_R_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_R_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_R_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_R_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_R_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_R_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_R_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_R_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_R_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_R_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_R_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_R_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_R_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_R_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_R_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_R_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_R_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_R_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_R_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_R_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_R_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_R_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1

; Phase_L_A
Phase_L_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Phase_L_A__0__MASK EQU 0x40
Phase_L_A__0__PC EQU CYREG_PRT0_PC6
Phase_L_A__0__PORT EQU 0
Phase_L_A__0__SHIFT EQU 6
Phase_L_A__AG EQU CYREG_PRT0_AG
Phase_L_A__AMUX EQU CYREG_PRT0_AMUX
Phase_L_A__BIE EQU CYREG_PRT0_BIE
Phase_L_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Phase_L_A__BYP EQU CYREG_PRT0_BYP
Phase_L_A__CTL EQU CYREG_PRT0_CTL
Phase_L_A__DM0 EQU CYREG_PRT0_DM0
Phase_L_A__DM1 EQU CYREG_PRT0_DM1
Phase_L_A__DM2 EQU CYREG_PRT0_DM2
Phase_L_A__DR EQU CYREG_PRT0_DR
Phase_L_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Phase_L_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Phase_L_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Phase_L_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Phase_L_A__MASK EQU 0x40
Phase_L_A__PORT EQU 0
Phase_L_A__PRT EQU CYREG_PRT0_PRT
Phase_L_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Phase_L_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Phase_L_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Phase_L_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Phase_L_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Phase_L_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Phase_L_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Phase_L_A__PS EQU CYREG_PRT0_PS
Phase_L_A__SHIFT EQU 6
Phase_L_A__SLW EQU CYREG_PRT0_SLW

; Phase_L_B
Phase_L_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Phase_L_B__0__MASK EQU 0x80
Phase_L_B__0__PC EQU CYREG_PRT0_PC7
Phase_L_B__0__PORT EQU 0
Phase_L_B__0__SHIFT EQU 7
Phase_L_B__AG EQU CYREG_PRT0_AG
Phase_L_B__AMUX EQU CYREG_PRT0_AMUX
Phase_L_B__BIE EQU CYREG_PRT0_BIE
Phase_L_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Phase_L_B__BYP EQU CYREG_PRT0_BYP
Phase_L_B__CTL EQU CYREG_PRT0_CTL
Phase_L_B__DM0 EQU CYREG_PRT0_DM0
Phase_L_B__DM1 EQU CYREG_PRT0_DM1
Phase_L_B__DM2 EQU CYREG_PRT0_DM2
Phase_L_B__DR EQU CYREG_PRT0_DR
Phase_L_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Phase_L_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Phase_L_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Phase_L_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Phase_L_B__MASK EQU 0x80
Phase_L_B__PORT EQU 0
Phase_L_B__PRT EQU CYREG_PRT0_PRT
Phase_L_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Phase_L_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Phase_L_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Phase_L_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Phase_L_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Phase_L_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Phase_L_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Phase_L_B__PS EQU CYREG_PRT0_PS
Phase_L_B__SHIFT EQU 7
Phase_L_B__SLW EQU CYREG_PRT0_SLW

; Phase_R_A
Phase_R_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Phase_R_A__0__MASK EQU 0x80
Phase_R_A__0__PC EQU CYREG_PRT3_PC7
Phase_R_A__0__PORT EQU 3
Phase_R_A__0__SHIFT EQU 7
Phase_R_A__AG EQU CYREG_PRT3_AG
Phase_R_A__AMUX EQU CYREG_PRT3_AMUX
Phase_R_A__BIE EQU CYREG_PRT3_BIE
Phase_R_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Phase_R_A__BYP EQU CYREG_PRT3_BYP
Phase_R_A__CTL EQU CYREG_PRT3_CTL
Phase_R_A__DM0 EQU CYREG_PRT3_DM0
Phase_R_A__DM1 EQU CYREG_PRT3_DM1
Phase_R_A__DM2 EQU CYREG_PRT3_DM2
Phase_R_A__DR EQU CYREG_PRT3_DR
Phase_R_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Phase_R_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Phase_R_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Phase_R_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Phase_R_A__MASK EQU 0x80
Phase_R_A__PORT EQU 3
Phase_R_A__PRT EQU CYREG_PRT3_PRT
Phase_R_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Phase_R_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Phase_R_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Phase_R_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Phase_R_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Phase_R_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Phase_R_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Phase_R_A__PS EQU CYREG_PRT3_PS
Phase_R_A__SHIFT EQU 7
Phase_R_A__SLW EQU CYREG_PRT3_SLW

; Phase_R_B
Phase_R_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Phase_R_B__0__MASK EQU 0x40
Phase_R_B__0__PC EQU CYREG_PRT3_PC6
Phase_R_B__0__PORT EQU 3
Phase_R_B__0__SHIFT EQU 6
Phase_R_B__AG EQU CYREG_PRT3_AG
Phase_R_B__AMUX EQU CYREG_PRT3_AMUX
Phase_R_B__BIE EQU CYREG_PRT3_BIE
Phase_R_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Phase_R_B__BYP EQU CYREG_PRT3_BYP
Phase_R_B__CTL EQU CYREG_PRT3_CTL
Phase_R_B__DM0 EQU CYREG_PRT3_DM0
Phase_R_B__DM1 EQU CYREG_PRT3_DM1
Phase_R_B__DM2 EQU CYREG_PRT3_DM2
Phase_R_B__DR EQU CYREG_PRT3_DR
Phase_R_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Phase_R_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Phase_R_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Phase_R_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Phase_R_B__MASK EQU 0x40
Phase_R_B__PORT EQU 3
Phase_R_B__PRT EQU CYREG_PRT3_PRT
Phase_R_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Phase_R_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Phase_R_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Phase_R_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Phase_R_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Phase_R_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Phase_R_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Phase_R_B__PS EQU CYREG_PRT3_PS
Phase_R_B__SHIFT EQU 6
Phase_R_B__SLW EQU CYREG_PRT3_SLW

; QuadDec_L
QuadDec_L_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_L_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_L_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_L_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QuadDec_L_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_L_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_L_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_L_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_L_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_L_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST

; QuadDec_R
QuadDec_R_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_R_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_R_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_R_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDec_R_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_R_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_R_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_R_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_R_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_R_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_R_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; Red_Pin
Red_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Red_Pin__0__MASK EQU 0x01
Red_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC0
Red_Pin__0__PORT EQU 15
Red_Pin__0__SHIFT EQU 0
Red_Pin__AG EQU CYREG_PRT15_AG
Red_Pin__AMUX EQU CYREG_PRT15_AMUX
Red_Pin__BIE EQU CYREG_PRT15_BIE
Red_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Red_Pin__BYP EQU CYREG_PRT15_BYP
Red_Pin__CTL EQU CYREG_PRT15_CTL
Red_Pin__DM0 EQU CYREG_PRT15_DM0
Red_Pin__DM1 EQU CYREG_PRT15_DM1
Red_Pin__DM2 EQU CYREG_PRT15_DM2
Red_Pin__DR EQU CYREG_PRT15_DR
Red_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Red_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Red_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Red_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Red_Pin__MASK EQU 0x01
Red_Pin__PORT EQU 15
Red_Pin__PRT EQU CYREG_PRT15_PRT
Red_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Red_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Red_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Red_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Red_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Red_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Red_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Red_Pin__PS EQU CYREG_PRT15_PS
Red_Pin__SHIFT EQU 0
Red_Pin__SLW EQU CYREG_PRT15_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; TIA_SC
TIA_SC__BST EQU CYREG_SC0_BST
TIA_SC__CLK EQU CYREG_SC0_CLK
TIA_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_SC__CMPINV_MASK EQU 0x01
TIA_SC__CPTR EQU CYREG_SC_CPTR
TIA_SC__CPTR_MASK EQU 0x01
TIA_SC__CR0 EQU CYREG_SC0_CR0
TIA_SC__CR1 EQU CYREG_SC0_CR1
TIA_SC__CR2 EQU CYREG_SC0_CR2
TIA_SC__MSK EQU CYREG_SC_MSK
TIA_SC__MSK_MASK EQU 0x01
TIA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_SC__PM_ACT_MSK EQU 0x01
TIA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_SC__PM_STBY_MSK EQU 0x01
TIA_SC__SR EQU CYREG_SC_SR
TIA_SC__SR_MASK EQU 0x01
TIA_SC__SW0 EQU CYREG_SC0_SW0
TIA_SC__SW10 EQU CYREG_SC0_SW10
TIA_SC__SW2 EQU CYREG_SC0_SW2
TIA_SC__SW3 EQU CYREG_SC0_SW3
TIA_SC__SW4 EQU CYREG_SC0_SW4
TIA_SC__SW6 EQU CYREG_SC0_SW6
TIA_SC__SW7 EQU CYREG_SC0_SW7
TIA_SC__SW8 EQU CYREG_SC0_SW8
TIA_SC__WRK1 EQU CYREG_SC_WRK1
TIA_SC__WRK1_MASK EQU 0x01

; Trigger
Trigger_Sync_ctrl_reg__0__MASK EQU 0x01
Trigger_Sync_ctrl_reg__0__POS EQU 0
Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Trigger_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Trigger_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Trigger_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Trigger_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Trigger_Sync_ctrl_reg__MASK EQU 0x01
Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Trigger_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Trigger0__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Trigger0__0__MASK EQU 0x10
Trigger0__0__PC EQU CYREG_PRT0_PC4
Trigger0__0__PORT EQU 0
Trigger0__0__SHIFT EQU 4
Trigger0__AG EQU CYREG_PRT0_AG
Trigger0__AMUX EQU CYREG_PRT0_AMUX
Trigger0__BIE EQU CYREG_PRT0_BIE
Trigger0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trigger0__BYP EQU CYREG_PRT0_BYP
Trigger0__CTL EQU CYREG_PRT0_CTL
Trigger0__DM0 EQU CYREG_PRT0_DM0
Trigger0__DM1 EQU CYREG_PRT0_DM1
Trigger0__DM2 EQU CYREG_PRT0_DM2
Trigger0__DR EQU CYREG_PRT0_DR
Trigger0__INP_DIS EQU CYREG_PRT0_INP_DIS
Trigger0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trigger0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trigger0__LCD_EN EQU CYREG_PRT0_LCD_EN
Trigger0__MASK EQU 0x10
Trigger0__PORT EQU 0
Trigger0__PRT EQU CYREG_PRT0_PRT
Trigger0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trigger0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trigger0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trigger0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trigger0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trigger0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trigger0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trigger0__PS EQU CYREG_PRT0_PS
Trigger0__SHIFT EQU 4
Trigger0__SLW EQU CYREG_PRT0_SLW
Trigger1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Trigger1__0__MASK EQU 0x01
Trigger1__0__PC EQU CYREG_PRT3_PC0
Trigger1__0__PORT EQU 3
Trigger1__0__SHIFT EQU 0
Trigger1__AG EQU CYREG_PRT3_AG
Trigger1__AMUX EQU CYREG_PRT3_AMUX
Trigger1__BIE EQU CYREG_PRT3_BIE
Trigger1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Trigger1__BYP EQU CYREG_PRT3_BYP
Trigger1__CTL EQU CYREG_PRT3_CTL
Trigger1__DM0 EQU CYREG_PRT3_DM0
Trigger1__DM1 EQU CYREG_PRT3_DM1
Trigger1__DM2 EQU CYREG_PRT3_DM2
Trigger1__DR EQU CYREG_PRT3_DR
Trigger1__INP_DIS EQU CYREG_PRT3_INP_DIS
Trigger1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Trigger1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Trigger1__LCD_EN EQU CYREG_PRT3_LCD_EN
Trigger1__MASK EQU 0x01
Trigger1__PORT EQU 3
Trigger1__PRT EQU CYREG_PRT3_PRT
Trigger1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Trigger1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Trigger1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Trigger1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Trigger1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Trigger1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Trigger1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Trigger1__PS EQU CYREG_PRT3_PS
Trigger1__SHIFT EQU 0
Trigger1__SLW EQU CYREG_PRT3_SLW
Trigger2__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Trigger2__0__MASK EQU 0x10
Trigger2__0__PC EQU CYREG_PRT3_PC4
Trigger2__0__PORT EQU 3
Trigger2__0__SHIFT EQU 4
Trigger2__AG EQU CYREG_PRT3_AG
Trigger2__AMUX EQU CYREG_PRT3_AMUX
Trigger2__BIE EQU CYREG_PRT3_BIE
Trigger2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Trigger2__BYP EQU CYREG_PRT3_BYP
Trigger2__CTL EQU CYREG_PRT3_CTL
Trigger2__DM0 EQU CYREG_PRT3_DM0
Trigger2__DM1 EQU CYREG_PRT3_DM1
Trigger2__DM2 EQU CYREG_PRT3_DM2
Trigger2__DR EQU CYREG_PRT3_DR
Trigger2__INP_DIS EQU CYREG_PRT3_INP_DIS
Trigger2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Trigger2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Trigger2__LCD_EN EQU CYREG_PRT3_LCD_EN
Trigger2__MASK EQU 0x10
Trigger2__PORT EQU 3
Trigger2__PRT EQU CYREG_PRT3_PRT
Trigger2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Trigger2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Trigger2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Trigger2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Trigger2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Trigger2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Trigger2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Trigger2__PS EQU CYREG_PRT3_PS
Trigger2__SHIFT EQU 4
Trigger2__SLW EQU CYREG_PRT3_SLW
Trigger3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Trigger3__0__MASK EQU 0x04
Trigger3__0__PC EQU CYREG_PRT12_PC2
Trigger3__0__PORT EQU 12
Trigger3__0__SHIFT EQU 2
Trigger3__AG EQU CYREG_PRT12_AG
Trigger3__BIE EQU CYREG_PRT12_BIE
Trigger3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Trigger3__BYP EQU CYREG_PRT12_BYP
Trigger3__DM0 EQU CYREG_PRT12_DM0
Trigger3__DM1 EQU CYREG_PRT12_DM1
Trigger3__DM2 EQU CYREG_PRT12_DM2
Trigger3__DR EQU CYREG_PRT12_DR
Trigger3__INP_DIS EQU CYREG_PRT12_INP_DIS
Trigger3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Trigger3__MASK EQU 0x04
Trigger3__PORT EQU 12
Trigger3__PRT EQU CYREG_PRT12_PRT
Trigger3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Trigger3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Trigger3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Trigger3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Trigger3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Trigger3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Trigger3__PS EQU CYREG_PRT12_PS
Trigger3__SHIFT EQU 2
Trigger3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Trigger3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Trigger3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Trigger3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Trigger3__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

; UClock
UClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UClock__CFG2_SRC_SEL_MASK EQU 0x07
UClock__INDEX EQU 0x02
UClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UClock__PM_ACT_MSK EQU 0x04
UClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UClock__PM_STBY_MSK EQU 0x04

; USelect
USelect_Sync_ctrl_reg__0__MASK EQU 0x01
USelect_Sync_ctrl_reg__0__POS EQU 0
USelect_Sync_ctrl_reg__1__MASK EQU 0x02
USelect_Sync_ctrl_reg__1__POS EQU 1
USelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
USelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
USelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
USelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
USelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
USelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
USelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
USelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
USelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
USelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
USelect_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
USelect_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
USelect_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
USelect_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
USelect_Sync_ctrl_reg__MASK EQU 0x03
USelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
USelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
USelect_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; UTimer
UTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
UTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
UTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
UTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
UTimer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
UTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
UTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
UTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
UTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
UTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
UTimer_TimerHW__PM_ACT_MSK EQU 0x01
UTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
UTimer_TimerHW__PM_STBY_MSK EQU 0x01
UTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
UTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
UTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Miscellaneous
autoVrefComparator_0__CLK EQU CYREG_CMP2_CLK
autoVrefComparator_0__CMP_MASK EQU 0x04
autoVrefComparator_0__CMP_NUMBER EQU 2
autoVrefComparator_0__CR EQU CYREG_CMP2_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT2_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x04
autoVrefComparator_0__LUT__MSK_SHIFT EQU 2
autoVrefComparator_0__LUT__MX EQU CYREG_LUT2_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x04
autoVrefComparator_0__LUT__SR_SHIFT EQU 2
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x04
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x04
autoVrefComparator_0__SW0 EQU CYREG_CMP2_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP2_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP2_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP2_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP2_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP2_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP2_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x04
autoVrefComparator_0__WRK_SHIFT EQU 2
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
