

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Tue Mar 19 12:02:14 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lab42
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |    Modules   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |          |          |     |
    |    & Loops   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +--------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ matrixmul   |     -|  1.66|      160|  1.600e+03|         -|      161|     -|        no|     -|  1 (1%)|  46 (~0%)|  197 (1%)|    -|
    | o Row        |     -|  7.30|      159|  1.590e+03|        53|        -|     3|        no|     -|       -|         -|         -|    -|
    |  o Col       |     -|  7.30|       51|    510.000|        17|        -|     3|        no|     -|       -|         -|         -|    -|
    |   o Product  |     -|  7.30|       15|    150.000|         5|        -|     3|        no|     -|       -|         -|         -|    -|
    +--------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| a_address0   | out       | 4        |
| a_q0         | in        | 8        |
| b_address0   | out       | 4        |
| b_q0         | in        | 8        |
| res_address0 | out       | 4        |
| res_d0       | out       | 16       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+-----------------------------------+-----+--------+------------+-----+-----------+---------+
| + matrixmul                       | 1   |        |            |     |           |         |
|   add_ln9_fu_139_p2               |     |        | add_ln9    | add | fabric    | 0       |
|   sub_ln18_fu_157_p2              |     |        | sub_ln18   | sub | fabric    | 0       |
|   add_ln12_fu_169_p2              |     |        | add_ln12   | add | fabric    | 0       |
|   add_ln15_fu_179_p2              |     |        | add_ln15   | add | fabric    | 0       |
|   add_ln16_fu_199_p2              |     |        | add_ln16   | add | fabric    | 0       |
|   add_ln18_1_fu_209_p2            |     |        | add_ln18_1 | add | fabric    | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | mul_ln18   | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | add_ln18   | add | dsp_slice | 3       |
+-----------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------------------------+
| Type     | Options | Location                                              |
+----------+---------+-------------------------------------------------------+
| pipeline | off     | ../../../labs/Lab4/Lab4/matrixmul.cpp:10 in matrixmul |
| pipeline | off     | ../../../labs/Lab4/Lab4/matrixmul.cpp:13 in matrixmul |
| pipeline | off     | ../../../labs/Lab4/Lab4/matrixmul.cpp:17 in matrixmul |
+----------+---------+-------------------------------------------------------+


