{
  "section_index": 174,
  "section_id": "3.1.4.11",
  "title": "3.1.4.11 Offset 38h: CMBLOC – Controller Memory Buffer Location",
  "level": 4,
  "pages": {
    "start": 90,
    "end": 90,
    "count": 1
  },
  "content": {
    "text": "This optional property defines the location of the Controller Memory Buffer (refer to section 8.2.1). If the\ncontroller does not support the Controller Memory Buffer (CAP.CMBS), this property is reserved. If the\ncontroller supports the Controller Memory Buffer and CMBMSC.CRE is cleared to ‘0’, this property shall be\ncleared to 0h.",
    "tables": [],
    "figures": [
      {
        "id": "figure_90_372",
        "page": 90,
        "bbox": [
          114.0,
          372.0,
          881.0,
          907.0
        ],
        "detected_title": "Figure 47: Offset 38h: CMBLOC – Controller Memory Buffer Location",
        "title": "Figure 47: Offset 38h: CMBLOC – Controller Memory Buffer Location",
        "image_path": "Figure_3_1_4_11_Offset_38h_CMBLOC_Controller_Memory_Buffer_Location.png"
      }
    ]
  },
  "statistics": {
    "table_count": 0,
    "figure_count": 1
  }
}