// Seed: 1819568505
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output tri1 id_4,
    input logic id_5,
    input reg id_6,
    input logic id_7,
    output reg id_8,
    input id_9,
    output id_10,
    output logic id_11,
    input id_12
);
  always @({1 << 1,
    id_9
  })
  begin
    if (1) id_1 <= 1 == id_7;
    else begin
      id_8 <= id_6;
      id_4[1] = 1;
    end
  end
endmodule
