##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_1_IntClock
		4.3::Critical Path Report for UART_2_IntClock
		4.4::Critical Path Report for UART_3_IntClock
		4.5::Critical Path Report for UART_6_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_6_IntClock:R)
		5.2::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
		5.3::Critical Path Report for (UART_3_IntClock:R vs. UART_3_IntClock:R)
		5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.5::Critical Path Report for (UART_6_IntClock:R vs. UART_6_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_SAR_L_theACLK          | N/A                   | Target: 1.29 MHz   | 
Clock: ADC_SAR_L_theACLK(routed)  | N/A                   | Target: 1.26 MHz   | 
Clock: ADC_SAR_R_theACLK          | N/A                   | Target: 1.13 MHz   | 
Clock: ADC_SAR_R_theACLK(routed)  | N/A                   | Target: 1.13 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 75.04 MHz  | Target: 53.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 53.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 53.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 59.98 MHz  | Target: 0.91 MHz   | 
Clock: UART_2_IntClock            | Frequency: 59.62 MHz  | Target: 0.91 MHz   | 
Clock: UART_3_IntClock            | Frequency: 56.02 MHz  | Target: 0.91 MHz   | 
Clock: UART_6_IntClock            | Frequency: 55.34 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_6_IntClock  18867.9          5542        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.09434e+006     1077666     N/A              N/A         N/A              N/A         N/A              N/A         
UART_2_IntClock  UART_2_IntClock  1.09434e+006     1077566     N/A              N/A         N/A              N/A         N/A              N/A         
UART_3_IntClock  UART_3_IntClock  1.09434e+006     1076489     N/A              N/A         N/A              N/A         N/A              N/A         
UART_6_IntClock  UART_6_IntClock  1.30189e+007     13000799    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_1(0)_PAD  32117         UART_1_IntClock:R  
Tx_2(0)_PAD  29850         UART_2_IntClock:R  
Tx_3(0)_PAD  30403         UART_3_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.04 MHz | Target: 53.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15398

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                          synccell        1020   1020   5542  RISE       1
\UART_6:BUART:rx_postpoll\/main_2         macrocell14     3192   4212   5542  RISE       1
\UART_6:BUART:rx_postpoll\/q              macrocell14     3350   7562   5542  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2294   9856   5542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 59.98 MHz | Target: 0.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell19     1250   1250  1077666  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell2      3571   4821  1077666  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   8171  1077666  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  10483  1077666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_2_IntClock
*********************************************
Clock: UART_2_IntClock
Frequency: 59.62 MHz | Target: 0.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell24     1250   1250  1077566  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell6      3691   4941  1077566  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell6      3350   8291  1077566  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2292  10583  1077566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_3_IntClock
*********************************************
Clock: UART_3_IntClock
Frequency: 56.02 MHz | Target: 0.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1076489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q                      macrocell28     1250   1250  1076489  RISE       1
\UART_3:BUART:counter_load_not\/main_0           macrocell10     4805   6055  1076489  RISE       1
\UART_3:BUART:counter_load_not\/q                macrocell10     3350   9405  1076489  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2256  11661  1076489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_6_IntClock
*********************************************
Clock: UART_6_IntClock
Frequency: 55.34 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_1\/q
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13000799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3470
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015398

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_1\/q              macrocell39     1250   1250  13000799  RISE       1
\UART_6:BUART:rx_postpoll\/main_0         macrocell14     7705   8955  13000799  RISE       1
\UART_6:BUART:rx_postpoll\/q              macrocell14     3350  12305  13000799  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2294  14599  13000799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_6_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15398

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                          synccell        1020   1020   5542  RISE       1
\UART_6:BUART:rx_postpoll\/main_2         macrocell14     3192   4212   5542  RISE       1
\UART_6:BUART:rx_postpoll\/q              macrocell14     3350   7562   5542  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2294   9856   5542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell24     1250   1250  1077566  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell6      3691   4941  1077566  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell6      3350   8291  1077566  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2292  10583  1077566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (UART_3_IntClock:R vs. UART_3_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1076489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q                      macrocell28     1250   1250  1076489  RISE       1
\UART_3:BUART:counter_load_not\/main_0           macrocell10     4805   6055  1076489  RISE       1
\UART_3:BUART:counter_load_not\/q                macrocell10     3350   9405  1076489  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2256  11661  1076489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell19     1250   1250  1077666  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell2      3571   4821  1077666  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   8171  1077666  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  10483  1077666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (UART_6_IntClock:R vs. UART_6_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_1\/q
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13000799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3470
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015398

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_1\/q              macrocell39     1250   1250  13000799  RISE       1
\UART_6:BUART:rx_postpoll\/main_0         macrocell14     7705   8955  13000799  RISE       1
\UART_6:BUART:rx_postpoll\/q              macrocell14     3350  12305  13000799  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2294  14599  13000799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15398

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                          synccell        1020   1020   5542  RISE       1
\UART_6:BUART:rx_postpoll\/main_2         macrocell14     3192   4212   5542  RISE       1
\UART_6:BUART:rx_postpoll\/q              macrocell14     3350   7562   5542  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2294   9856   5542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:rx_state_0\/main_10
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 10954p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                   synccell      1020   1020   5542  RISE       1
\UART_6:BUART:rx_state_0\/main_10  macrocell33   3384   4404  10954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:rx_state_2\/main_9
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 10954p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                  synccell      1020   1020   5542  RISE       1
\UART_6:BUART:rx_state_2\/main_9  macrocell36   3384   4404  10954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:rx_status_3\/main_7
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 10961p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                   synccell      1020   1020   5542  RISE       1
\UART_6:BUART:rx_status_3\/main_7  macrocell41   3377   4397  10961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:rx_last\/main_0
Capture Clock  : \UART_6:BUART:rx_last\/clock_0
Path slack     : 10961p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out               synccell      1020   1020   5542  RISE       1
\UART_6:BUART:rx_last\/main_0  macrocell42   3377   4397  10961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:pollcount_1\/main_4
Capture Clock  : \UART_6:BUART:pollcount_1\/clock_0
Path slack     : 11146p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                   synccell      1020   1020   5542  RISE       1
\UART_6:BUART:pollcount_1\/main_4  macrocell39   3192   4212  11146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_1(0)_SYNC/out
Path End       : \UART_6:BUART:pollcount_0\/main_3
Capture Clock  : \UART_6:BUART:pollcount_0\/clock_0
Path slack     : 11146p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#690 vs. UART_6_IntClock:R#2)   18868
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RX_1(0)_SYNC/out                   synccell      1020   1020   5542  RISE       1
\UART_6:BUART:pollcount_0\/main_3  macrocell40   3192   4212  11146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1076489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q                      macrocell28     1250   1250  1076489  RISE       1
\UART_3:BUART:counter_load_not\/main_0           macrocell10     4805   6055  1076489  RISE       1
\UART_3:BUART:counter_load_not\/q                macrocell10     3350   9405  1076489  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2256  11661  1076489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell24     1250   1250  1077566  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell6      3691   4941  1077566  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell6      3350   8291  1077566  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2292  10583  1077566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell19     1250   1250  1077666  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell2      3571   4821  1077666  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   8171  1077666  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  10483  1077666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_2:BUART:sTX:TxSts\/clock
Path slack     : 1078083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1093840

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15757
-------------------------------------   ----- 
End-of-path arrival time (ps)           15757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1078083  RISE       1
\UART_2:BUART:tx_status_0\/main_3                 macrocell7      3260   6840  1078083  RISE       1
\UART_2:BUART:tx_status_0\/q                      macrocell7      3350  10190  1078083  RISE       1
\UART_2:BUART:sTX:TxSts\/status_0                 statusicell2    5567  15757  1078083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_3:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_3:BUART:sTX:TxSts\/clock
Path slack     : 1079924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1093840

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13916
-------------------------------------   ----- 
End-of-path arrival time (ps)           13916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1079924  RISE       1
\UART_3:BUART:tx_status_0\/main_3                 macrocell11     4118   7698  1079924  RISE       1
\UART_3:BUART:tx_status_0\/q                      macrocell11     3350  11048  1079924  RISE       1
\UART_3:BUART:sTX:TxSts\/status_0                 statusicell3    2868  13916  1079924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1081032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1093840

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12807
-------------------------------------   ----- 
End-of-path arrival time (ps)           12807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1081032  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell3      3561   7141  1081032  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell3      3350  10491  1081032  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2316  12807  1081032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_3:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1081604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q                macrocell29     1250   1250  1078221  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   5475   6725  1081604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_3:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1082215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q                macrocell28     1250   1250  1076489  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4864   6114  1082215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1083069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                macrocell23     1250   1250  1078961  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4011   5261  1083069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_3:BUART:tx_state_0\/main_3
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1083131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1079924  RISE       1
\UART_3:BUART:tx_state_0\/main_3                  macrocell29     4118   7698  1083131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1083273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1081032  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell19     3976   7556  1083273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1083498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell19     1250   1250  1077666  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3581   4831  1083498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1083548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q      macrocell29   1250   1250  1078221  RISE       1
\UART_3:BUART:tx_bitclk\/main_1  macrocell31   6031   7281  1083548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_2:BUART:txn\/main_3
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1083561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1083561  RISE       1
\UART_2:BUART:txn\/main_3                macrocell22     2899   7269  1083561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_state_1\/main_1
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1083621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q       macrocell29   1250   1250  1078221  RISE       1
\UART_3:BUART:tx_state_1\/main_1  macrocell28   5959   7209  1083621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_state_2\/main_1
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1083621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q       macrocell29   1250   1250  1078221  RISE       1
\UART_3:BUART:tx_state_2\/main_1  macrocell30   5959   7209  1083621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1083686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell18     1250   1250  1077854  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3393   4643  1083686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1083989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1078083  RISE       1
\UART_2:BUART:tx_state_0\/main_3                  macrocell24     3260   6840  1083989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_3:BUART:txn\/main_3
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1084146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1084146  RISE       1
\UART_3:BUART:txn\/main_3                macrocell27     2314   6684  1084146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1084169p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1084169  RISE       1
\UART_1:BUART:txn\/main_3                macrocell17     2290   6660  1084169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:txn\/main_1
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1084262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q  macrocell23   1250   1250  1078961  RISE       1
\UART_2:BUART:txn\/main_1    macrocell22   5317   6567  1084262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1084281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                macrocell24     1250   1250  1077566  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   2799   4049  1084281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:txn\/main_2
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1084571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q  macrocell29   1250   1250  1078221  RISE       1
\UART_3:BUART:txn\/main_2    macrocell27   5008   6258  1084571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1084577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1079704  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   3563   3753  1084577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1084748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3582
-------------------------------------   ---- 
End-of-path arrival time (ps)           3582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1078886  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3392   3582  1084748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_state_0\/main_0
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1084775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q       macrocell28   1250   1250  1076489  RISE       1
\UART_3:BUART:tx_state_0\/main_0  macrocell29   4805   6055  1084775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1084826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1080106  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   3314   3504  1084826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1085270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q      macrocell28   1250   1250  1076489  RISE       1
\UART_3:BUART:tx_bitclk\/main_0  macrocell31   4310   5560  1085270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_state_0\/main_4
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1085282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q       macrocell30   1250   1250  1076996  RISE       1
\UART_3:BUART:tx_state_0\/main_4  macrocell29   4297   5547  1085282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:txn\/main_4
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1085476p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q  macrocell25   1250   1250  1078966  RISE       1
\UART_2:BUART:txn\/main_4    macrocell22   4103   5353  1085476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:txn\/main_1
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1085665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q  macrocell28   1250   1250  1076489  RISE       1
\UART_3:BUART:txn\/main_1    macrocell27   3915   5165  1085665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1085856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell23   1250   1250  1078961  RISE       1
\UART_2:BUART:tx_state_0\/main_0  macrocell24   3724   4974  1085856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1085856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q      macrocell23   1250   1250  1078961  RISE       1
\UART_2:BUART:tx_bitclk\/main_0  macrocell26   3724   4974  1085856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:txn\/main_2
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1085881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q  macrocell24   1250   1250  1077566  RISE       1
\UART_2:BUART:txn\/main_2    macrocell22   3699   4949  1085881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1085888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell24   1250   1250  1077566  RISE       1
\UART_2:BUART:tx_state_1\/main_1  macrocell23   3691   4941  1085888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1085888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell24   1250   1250  1077566  RISE       1
\UART_2:BUART:tx_state_2\/main_1  macrocell25   3691   4941  1085888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell19   1250   1250  1077666  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell18   3439   4689  1086140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell19   1250   1250  1077666  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell19   3439   4689  1086140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell19   1250   1250  1077666  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell20   3439   4689  1086140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:txn\/main_4
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1086173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q  macrocell30   1250   1250  1076996  RISE       1
\UART_3:BUART:txn\/main_4    macrocell27   3407   4657  1086173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1086177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell19   1250   1250  1077666  RISE       1
\UART_1:BUART:txn\/main_2    macrocell17   3402   4652  1086177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1086177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell19   1250   1250  1077666  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell21   3402   4652  1086177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1086185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q      macrocell30   1250   1250  1076996  RISE       1
\UART_3:BUART:tx_bitclk\/main_3  macrocell31   3394   4644  1086185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell18   1250   1250  1077854  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell18   3384   4634  1086195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell18   1250   1250  1077854  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell19   3384   4634  1086195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell18   1250   1250  1077854  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell20   3384   4634  1086195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:tx_state_1\/main_5
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q        macrocell31   1250   1250  1086208  RISE       1
\UART_3:BUART:tx_state_1\/main_5  macrocell28   3372   4622  1086208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:tx_state_2\/main_5
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1086208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q        macrocell31   1250   1250  1086208  RISE       1
\UART_3:BUART:tx_state_2\/main_5  macrocell30   3372   4622  1086208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:tx_state_0\/main_5
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1086225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q        macrocell31   1250   1250  1086208  RISE       1
\UART_3:BUART:tx_state_0\/main_5  macrocell29   3355   4605  1086225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1086357p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell26   1250   1250  1086357  RISE       1
\UART_2:BUART:tx_state_1\/main_5  macrocell23   3222   4472  1086357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1086357p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell26   1250   1250  1086357  RISE       1
\UART_2:BUART:tx_state_2\/main_5  macrocell25   3222   4472  1086357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:txn\/main_6
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1086371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q  macrocell26   1250   1250  1086357  RISE       1
\UART_2:BUART:txn\/main_6   macrocell22   3208   4458  1086371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1086372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell25   1250   1250  1078966  RISE       1
\UART_2:BUART:tx_state_0\/main_4  macrocell24   3208   4458  1086372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1086372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q      macrocell25   1250   1250  1078966  RISE       1
\UART_2:BUART:tx_bitclk\/main_3  macrocell26   3208   4458  1086372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_state_1\/main_2
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1080106  RISE       1
\UART_3:BUART:tx_state_1\/main_2               macrocell28     4213   4403  1086427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_state_2\/main_2
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1086427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1080106  RISE       1
\UART_3:BUART:tx_state_2\/main_2               macrocell30     4213   4403  1086427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1086463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell20   1250   1250  1078130  RISE       1
\UART_1:BUART:txn\/main_4    macrocell17   3116   4366  1086463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1086463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell20   1250   1250  1078130  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell21   3116   4366  1086463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1086493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell18   1250   1250  1077854  RISE       1
\UART_1:BUART:txn\/main_1    macrocell17   3087   4337  1086493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1086493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell18   1250   1250  1077854  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell21   3087   4337  1086493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:txn\/main_5
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1086506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1086506  RISE       1
\UART_2:BUART:txn\/main_5                      macrocell22     4134   4324  1086506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_state_0\/main_1
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1086507p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q       macrocell29   1250   1250  1078221  RISE       1
\UART_3:BUART:tx_state_0\/main_1  macrocell29   3073   4323  1086507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell20   1250   1250  1078130  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell18   2951   4201  1086629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell20   1250   1250  1078130  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell19   2951   4201  1086629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell20   1250   1250  1078130  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell20   2951   4201  1086629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1086794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell24   1250   1250  1077566  RISE       1
\UART_2:BUART:tx_state_0\/main_1  macrocell24   2785   4035  1086794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1086794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q      macrocell24   1250   1250  1077566  RISE       1
\UART_2:BUART:tx_bitclk\/main_1  macrocell26   2785   4035  1086794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_3:BUART:tx_state_1\/main_4
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086904p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1086904  RISE       1
\UART_3:BUART:tx_state_1\/main_4               macrocell28     3735   3925  1086904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_3:BUART:tx_state_2\/main_4
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1086904p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1086904  RISE       1
\UART_3:BUART:tx_state_2\/main_4               macrocell30     3735   3925  1086904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:txn\/main_6
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1086945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q  macrocell31   1250   1250  1086208  RISE       1
\UART_3:BUART:txn\/main_6   macrocell27   2634   3884  1086945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1086963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell17   1250   1250  1086963  RISE       1
\UART_1:BUART:txn\/main_0  macrocell17   2616   3866  1086963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:txn\/q
Path End       : \UART_2:BUART:txn\/main_0
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1086998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:txn\/q       macrocell22   1250   1250  1086998  RISE       1
\UART_2:BUART:txn\/main_0  macrocell22   2581   3831  1086998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1086999p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell21   1250   1250  1086999  RISE       1
\UART_1:BUART:txn\/main_6   macrocell17   2581   3831  1086999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1087000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell21   1250   1250  1086999  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell18   2580   3830  1087000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1087000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell21   1250   1250  1086999  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell19   2580   3830  1087000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1087000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell21   1250   1250  1086999  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell20   2580   3830  1087000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1087083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           3746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1079704  RISE       1
\UART_2:BUART:tx_state_0\/main_2               macrocell24     3556   3746  1087083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1087083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           3746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1079704  RISE       1
\UART_2:BUART:tx_bitclk\/main_2                macrocell26     3556   3746  1087083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1087238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3591
-------------------------------------   ---- 
End-of-path arrival time (ps)           3591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1078886  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell21     3401   3591  1087238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:txn\/q
Path End       : \UART_3:BUART:txn\/main_0
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1087269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:txn\/q       macrocell27   1250   1250  1087269  RISE       1
\UART_3:BUART:txn\/main_0  macrocell27   2310   3560  1087269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1087270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell26   1250   1250  1086357  RISE       1
\UART_2:BUART:tx_state_0\/main_5  macrocell24   2310   3560  1087270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_state_1\/main_3
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1087274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q       macrocell30   1250   1250  1076996  RISE       1
\UART_3:BUART:tx_state_1\/main_3  macrocell28   2306   3556  1087274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_state_2\/main_3
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1087274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q       macrocell30   1250   1250  1076996  RISE       1
\UART_3:BUART:tx_state_2\/main_3  macrocell30   2306   3556  1087274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_state_1\/main_0
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1087280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q       macrocell28   1250   1250  1076489  RISE       1
\UART_3:BUART:tx_state_1\/main_0  macrocell28   2300   3550  1087280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_state_2\/main_0
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1087280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q       macrocell28   1250   1250  1076489  RISE       1
\UART_3:BUART:tx_state_2\/main_0  macrocell30   2300   3550  1087280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1087282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell23   1250   1250  1078961  RISE       1
\UART_2:BUART:tx_state_1\/main_0  macrocell23   2297   3547  1087282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1087282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell23   1250   1250  1078961  RISE       1
\UART_2:BUART:tx_state_2\/main_0  macrocell25   2297   3547  1087282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1087288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell25   1250   1250  1078966  RISE       1
\UART_2:BUART:tx_state_1\/main_3  macrocell23   2291   3541  1087288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1087288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell25   1250   1250  1078966  RISE       1
\UART_2:BUART:tx_state_2\/main_3  macrocell25   2291   3541  1087288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1087335p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1080106  RISE       1
\UART_3:BUART:tx_bitclk\/main_2                macrocell31     3305   3495  1087335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1087505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           3325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1078886  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell18     3135   3325  1087505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1087505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           3325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1078886  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell19     3135   3325  1087505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1087505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           3325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1078886  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell20     3135   3325  1087505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_3:BUART:txn\/main_5
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1087813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           3016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1086904  RISE       1
\UART_3:BUART:txn\/main_5                      macrocell27     2826   3016  1087813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1087852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2977
-------------------------------------   ---- 
End-of-path arrival time (ps)           2977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1087852  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell18     2787   2977  1087852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1087852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2977
-------------------------------------   ---- 
End-of-path arrival time (ps)           2977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1087852  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell20     2787   2977  1087852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1087859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2970
-------------------------------------   ---- 
End-of-path arrival time (ps)           2970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1087852  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell17     2780   2970  1087859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell17         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1088016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2814
-------------------------------------   ---- 
End-of-path arrival time (ps)           2814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1086506  RISE       1
\UART_2:BUART:tx_state_1\/main_4               macrocell23     2624   2814  1088016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1088016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2814
-------------------------------------   ---- 
End-of-path arrival time (ps)           2814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1086506  RISE       1
\UART_2:BUART:tx_state_2\/main_4               macrocell25     2624   2814  1088016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1088026p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1079704  RISE       1
\UART_2:BUART:tx_state_1\/main_2               macrocell23     2614   2804  1088026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1088026p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1079704  RISE       1
\UART_2:BUART:tx_state_2\/main_2               macrocell25     2614   2804  1088026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_state_0\/main_2
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1088392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2438
-------------------------------------   ---- 
End-of-path arrival time (ps)           2438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1080106  RISE       1
\UART_3:BUART:tx_state_0\/main_2               macrocell29     2248   2438  1088392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_6:BUART:sRX:RxBitCounter\/clock
Path slack     : 13001997p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013508

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q            macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_counter_load\/main_0  macrocell13   4642   5892  13001997  RISE       1
\UART_6:BUART:rx_counter_load\/q       macrocell13   3350   9242  13001997  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/load   count7cell    2269  11510  13001997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_1\/q
Path End       : \UART_6:BUART:rx_status_3\/main_5
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13002188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13170
-------------------------------------   ----- 
End-of-path arrival time (ps)           13170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_1\/q       macrocell39   1250   1250  13000799  RISE       1
\UART_6:BUART:rx_status_3\/main_5  macrocell41  11920  13170  13002188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_1\/q
Path End       : \UART_6:BUART:rx_state_0\/main_8
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13002721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_1\/q      macrocell39   1250   1250  13000799  RISE       1
\UART_6:BUART:rx_state_0\/main_8  macrocell33  11387  12637  13002721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13012858

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8860
-------------------------------------   ---- 
End-of-path arrival time (ps)           8860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q                macrocell32     1250   1250  13001997  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   7610   8860  13003998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_6:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_6:BUART:sRX:RxSts\/clock
Path slack     : 13005582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13018368

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12786
-------------------------------------   ----- 
End-of-path arrival time (ps)           12786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13005582  RISE       1
\UART_6:BUART:rx_status_4\/main_1                 macrocell15     2924   6504  13005582  RISE       1
\UART_6:BUART:rx_status_4\/q                      macrocell15     3350   9854  13005582  RISE       1
\UART_6:BUART:sRX:RxSts\/status_4                 statusicell4    2932  12786  13005582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxSts\/clock                             statusicell4        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_1\/q
Path End       : \UART_6:BUART:pollcount_1\/main_2
Capture Clock  : \UART_6:BUART:pollcount_1\/clock_0
Path slack     : 13006403p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_1\/q       macrocell39   1250   1250  13000799  RISE       1
\UART_6:BUART:pollcount_1\/main_2  macrocell39   7705   8955  13006403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13007076p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13012858

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q                macrocell33     1250   1250  13003952  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4532   5782  13007076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_bitclk_enable\/q
Path End       : \UART_6:BUART:rx_state_0\/main_2
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13007300p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13007300  RISE       1
\UART_6:BUART:rx_state_0\/main_2   macrocell33   6807   8057  13007300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_bitclk_enable\/q
Path End       : \UART_6:BUART:rx_state_3\/main_2
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13007300p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13007300  RISE       1
\UART_6:BUART:rx_state_3\/main_2   macrocell35   6807   8057  13007300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_bitclk_enable\/q
Path End       : \UART_6:BUART:rx_state_2\/main_2
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13007300p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13007300  RISE       1
\UART_6:BUART:rx_state_2\/main_2   macrocell36   6807   8057  13007300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_6:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q               macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/main_0  macrocell38   6266   7516  13007842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:rx_state_0\/main_0
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13007855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q       macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_state_0\/main_0  macrocell33   6253   7503  13007855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:rx_state_3\/main_0
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13007855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q       macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_state_3\/main_0  macrocell35   6253   7503  13007855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:rx_state_2\/main_0
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13007855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q       macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_state_2\/main_0  macrocell36   6253   7503  13007855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_0\/q
Path End       : \UART_6:BUART:rx_state_0\/main_9
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13008689p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_0\/q      macrocell40   1250   1250  13005300  RISE       1
\UART_6:BUART:rx_state_0\/main_9  macrocell33   5419   6669  13008689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_0\/q
Path End       : \UART_6:BUART:rx_status_3\/main_6
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13008697p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_0\/q       macrocell40   1250   1250  13005300  RISE       1
\UART_6:BUART:rx_status_3\/main_6  macrocell41   5411   6661  13008697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_bitclk_enable\/q
Path End       : \UART_6:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13008761p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_bitclk_enable\/q   macrocell37   1250   1250  13007300  RISE       1
\UART_6:BUART:rx_load_fifo\/main_2  macrocell34   5346   6596  13008761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_bitclk_enable\/q
Path End       : \UART_6:BUART:rx_status_3\/main_2
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13008761p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13007300  RISE       1
\UART_6:BUART:rx_status_3\/main_2  macrocell41   5346   6596  13008761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_bitclk_enable\/q
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008958p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13012858

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_bitclk_enable\/q          macrocell37     1250   1250  13007300  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   2650   3900  13008958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_3\/q
Path End       : \UART_6:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_6:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_3\/q               macrocell35   1250   1250  13003266  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/main_2  macrocell38   4656   5906  13009452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13009466p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q         macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_load_fifo\/main_0  macrocell34   4642   5892  13009466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_1\/q
Path End       : \UART_6:BUART:rx_status_3\/main_0
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13009466p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_1\/q        macrocell32   1250   1250  13001997  RISE       1
\UART_6:BUART:rx_status_3\/main_0  macrocell41   4642   5892  13009466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_load_fifo\/q
Path End       : \UART_6:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_6:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009510p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015738

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13007493  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4978   6228  13009510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_6:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_6:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13009838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13009838  RISE       1
\UART_6:BUART:rx_bitclk_enable\/main_1   macrocell37   3580   5520  13009838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_6:BUART:pollcount_1\/main_1
Capture Clock  : \UART_6:BUART:pollcount_1\/clock_0
Path slack     : 13009838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13009838  RISE       1
\UART_6:BUART:pollcount_1\/main_1        macrocell39   3580   5520  13009838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_6:BUART:pollcount_0\/main_1
Capture Clock  : \UART_6:BUART:pollcount_0\/clock_0
Path slack     : 13009838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13009838  RISE       1
\UART_6:BUART:pollcount_0\/main_1        macrocell40   3580   5520  13009838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_6:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_6:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13009843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13009843  RISE       1
\UART_6:BUART:rx_bitclk_enable\/main_0   macrocell37   3575   5515  13009843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_6:BUART:pollcount_1\/main_0
Capture Clock  : \UART_6:BUART:pollcount_1\/clock_0
Path slack     : 13009843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13009843  RISE       1
\UART_6:BUART:pollcount_1\/main_0        macrocell39   3575   5515  13009843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_6:BUART:pollcount_0\/main_0
Capture Clock  : \UART_6:BUART:pollcount_0\/clock_0
Path slack     : 13009843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13009843  RISE       1
\UART_6:BUART:pollcount_0\/main_0        macrocell40   3575   5515  13009843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_6:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_6:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13009845p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13009845  RISE       1
\UART_6:BUART:rx_bitclk_enable\/main_2   macrocell37   3573   5513  13009845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_2\/q
Path End       : \UART_6:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_6:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13010344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_2\/q               macrocell36   1250   1250  13003655  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/main_3  macrocell38   3764   5014  13010344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_6:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13010509p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q               macrocell33   1250   1250  13003952  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/main_1  macrocell38   3598   4848  13010509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_6:BUART:rx_state_0\/main_6
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_0\/main_6         macrocell33   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_6:BUART:rx_state_3\/main_6
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_3\/main_6         macrocell35   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_6:BUART:rx_state_2\/main_6
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_2\/main_6         macrocell36   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_6:BUART:rx_state_0\/main_7
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_0\/main_7         macrocell33   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_6:BUART:rx_state_3\/main_7
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_3\/main_7         macrocell35   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_6:BUART:rx_state_2\/main_7
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_2\/main_7         macrocell36   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_6:BUART:rx_state_0\/main_5
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_0\/main_5         macrocell33   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_6:BUART:rx_state_3\/main_5
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_3\/main_5         macrocell35   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_6:BUART:rx_state_2\/main_5
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13010692p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_state_2\/main_5         macrocell36   2726   4666  13010692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_6:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13010719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_load_fifo\/main_7       macrocell34   2699   4639  13010719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_6:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13010726p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_load_fifo\/main_6       macrocell34   2692   4632  13010726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_6:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13010729p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13010692  RISE       1
\UART_6:BUART:rx_load_fifo\/main_5       macrocell34   2689   4629  13010729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_3\/q
Path End       : \UART_6:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13010734p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_3\/q         macrocell35   1250   1250  13003266  RISE       1
\UART_6:BUART:rx_load_fifo\/main_3  macrocell34   3374   4624  13010734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_3\/q
Path End       : \UART_6:BUART:rx_status_3\/main_3
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13010734p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_3\/q        macrocell35   1250   1250  13003266  RISE       1
\UART_6:BUART:rx_status_3\/main_3  macrocell41   3374   4624  13010734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_0\/q
Path End       : \UART_6:BUART:pollcount_1\/main_3
Capture Clock  : \UART_6:BUART:pollcount_1\/clock_0
Path slack     : 13010905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_0\/q       macrocell40   1250   1250  13005300  RISE       1
\UART_6:BUART:pollcount_1\/main_3  macrocell39   3203   4453  13010905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_1\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:pollcount_0\/q
Path End       : \UART_6:BUART:pollcount_0\/main_2
Capture Clock  : \UART_6:BUART:pollcount_0\/clock_0
Path slack     : 13010905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:pollcount_0\/q       macrocell40   1250   1250  13005300  RISE       1
\UART_6:BUART:pollcount_0\/main_2  macrocell40   3203   4453  13010905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:pollcount_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_3\/q
Path End       : \UART_6:BUART:rx_state_0\/main_3
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13010998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_3\/q       macrocell35   1250   1250  13003266  RISE       1
\UART_6:BUART:rx_state_0\/main_3  macrocell33   3110   4360  13010998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_3\/q
Path End       : \UART_6:BUART:rx_state_3\/main_3
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13010998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_3\/q       macrocell35   1250   1250  13003266  RISE       1
\UART_6:BUART:rx_state_3\/main_3  macrocell35   3110   4360  13010998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_3\/q
Path End       : \UART_6:BUART:rx_state_2\/main_3
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13010998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_3\/q       macrocell35   1250   1250  13003266  RISE       1
\UART_6:BUART:rx_state_2\/main_3  macrocell36   3110   4360  13010998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_2\/q
Path End       : \UART_6:BUART:rx_state_0\/main_4
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13011113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_2\/q       macrocell36   1250   1250  13003655  RISE       1
\UART_6:BUART:rx_state_0\/main_4  macrocell33   2995   4245  13011113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_2\/q
Path End       : \UART_6:BUART:rx_state_3\/main_4
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13011113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_2\/q       macrocell36   1250   1250  13003655  RISE       1
\UART_6:BUART:rx_state_3\/main_4  macrocell35   2995   4245  13011113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_2\/q
Path End       : \UART_6:BUART:rx_state_2\/main_4
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13011113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_2\/q       macrocell36   1250   1250  13003655  RISE       1
\UART_6:BUART:rx_state_2\/main_4  macrocell36   2995   4245  13011113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_2\/q
Path End       : \UART_6:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13011123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_2\/q         macrocell36   1250   1250  13003655  RISE       1
\UART_6:BUART:rx_load_fifo\/main_4  macrocell34   2985   4235  13011123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_2\/q
Path End       : \UART_6:BUART:rx_status_3\/main_4
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13011123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_2\/q        macrocell36   1250   1250  13003655  RISE       1
\UART_6:BUART:rx_status_3\/main_4  macrocell41   2985   4235  13011123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:rx_state_0\/main_1
Capture Clock  : \UART_6:BUART:rx_state_0\/clock_0
Path slack     : 13011409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q       macrocell33   1250   1250  13003952  RISE       1
\UART_6:BUART:rx_state_0\/main_1  macrocell33   2699   3949  13011409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:rx_state_3\/main_1
Capture Clock  : \UART_6:BUART:rx_state_3\/clock_0
Path slack     : 13011409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q       macrocell33   1250   1250  13003952  RISE       1
\UART_6:BUART:rx_state_3\/main_1  macrocell35   2699   3949  13011409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:rx_state_2\/main_1
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13011409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q       macrocell33   1250   1250  13003952  RISE       1
\UART_6:BUART:rx_state_2\/main_1  macrocell36   2699   3949  13011409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_6:BUART:rx_load_fifo\/clock_0
Path slack     : 13011421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q         macrocell33   1250   1250  13003952  RISE       1
\UART_6:BUART:rx_load_fifo\/main_1  macrocell34   2687   3937  13011421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_state_0\/q
Path End       : \UART_6:BUART:rx_status_3\/main_1
Capture Clock  : \UART_6:BUART:rx_status_3\/clock_0
Path slack     : 13011421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_state_0\/q        macrocell33   1250   1250  13003952  RISE       1
\UART_6:BUART:rx_status_3\/main_1  macrocell41   2687   3937  13011421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_last\/q
Path End       : \UART_6:BUART:rx_state_2\/main_8
Capture Clock  : \UART_6:BUART:rx_state_2\/clock_0
Path slack     : 13011870p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13015358

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_last\/q          macrocell42   1250   1250  13011870  RISE       1
\UART_6:BUART:rx_state_2\/main_8  macrocell36   2238   3488  13011870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_6:BUART:rx_status_3\/q
Path End       : \UART_6:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_6:BUART:sRX:RxSts\/clock
Path slack     : 13013500p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_6_IntClock:R#1 vs. UART_6_IntClock:R#2)   13018868
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13018368

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_6:BUART:rx_status_3\/q       macrocell41    1250   1250  13013500  RISE       1
\UART_6:BUART:sRX:RxSts\/status_3  statusicell4   3618   4868  13013500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_6:BUART:sRX:RxSts\/clock                             statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

