#ifndef _RDM_MB_Register_
#define _RDM_MB_Register_

enum RDM_REGISTER_INDEX{
/*
 Input signal
*/

//Input signal 0
RDM_REGISTER_RW_INPUT_0 = 6001,                   
//Input signal 1
RDM_REGISTER_RW_INPUT_1,                    
//Input signal 2
RDM_REGISTER_RW_INPUT_2,                   
//Input signal 3
RDM_REGISTER_RW_INPUT_3,                   
//Input signal 4
RDM_REGISTER_RW_INPUT_4,                  
//Input signal 5
RDM_REGISTER_RW_INPUT_5,                  
//Input signal 6
RDM_REGISTER_RW_INPUT_6,                  
//Input signal 7
RDM_REGISTER_RW_INPUT_7,                  
//Input signal 8
RDM_REGISTER_RW_INPUT_8,                  
//Input signal 9
RDM_REGISTER_RW_INPUT_9,                  
//Input signal 10
RDM_REGISTER_RW_INPUT_10,                  
//Input signal 11
RDM_REGISTER_RW_INPUT_11,                  
//Input signal 12
RDM_REGISTER_RW_INPUT_12,                  
//Input signal 13
RDM_REGISTER_RW_INPUT_13,                  
//Input signal 14
RDM_REGISTER_RW_INPUT_14,                  
//Input signal 15
RDM_REGISTER_RW_INPUT_15,                  

/*
 Output signal
*/

//Output signal 0
RDM_REGISTER_RW_OUTPUT_0 ,
//Output signal 1
RDM_REGISTER_RW_OUTPUT_1,
//Output signal 2
RDM_REGISTER_RW_OUTPUT_2,
//Output signal 3
RDM_REGISTER_RW_OUTPUT_3,
//Output signal 4
RDM_REGISTER_RW_OUTPUT_4,
//Output signal 5
RDM_REGISTER_RW_OUTPUT_5,
//Output signal 6
RDM_REGISTER_RW_OUTPUT_6,
//Output signal 7
RDM_REGISTER_RW_OUTPUT_7,
//Output signal 8
RDM_REGISTER_RW_OUTPUT_8,
//Output signal 9
RDM_REGISTER_RW_OUTPUT_9,
//Output signal 10
RDM_REGISTER_RW_OUTPUT_10,
//Output signal 11
RDM_REGISTER_RW_OUTPUT_11,
//Output signal 12
RDM_REGISTER_RW_OUTPUT_12,
//Output signal 13
RDM_REGISTER_RW_OUTPUT_13,
//Output signal 14
RDM_REGISTER_RW_OUTPUT_14,
//Output signal 15
RDM_REGISTER_RW_OUTPUT_15,
};

#endif