INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_fadd_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod33
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod34
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col2_layer3_weights_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_col_layer2_weights_31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_loop1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_loop11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_nn_inference_Pipeline_loop13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_temp_output2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_temp_output3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_temp_output_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_nn_inference_0_0/sim/design_1_nn_inference_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_nn_inference_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_fix_address_0_0/sim/design_1_fix_address_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fix_address_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_not_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_nn_ctrl_0_0/sim/design_1_nn_ctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_nn_ctrl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/FPGA_AI/src/vhdl/fix_address.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fix_address'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/FPGA_AI/src/vhdl/not_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'not_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/FPGA_AI/src/vhdl/nn_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nn_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_100M_0'
