<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 10 11:55:25 2021

C:/lscc/diamond/3.12/ispfpga\bin\nt64\par -f Test403_impl1.p2t
Test403_impl1_map.ncd Test403_impl1.dir Test403_impl1.prf -gui -msgset
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/promote.xml


Preference file: Test403_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            3.830        0            0.207        0            39           Completed
* : Design saved.

Total (real) run time for 1-seed: 39 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;Test403_impl1_map.ncd&quot;
Wed Mar 10 11:55:25 2021


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 Test403_impl1_map.ncd Test403_impl1.dir/5_1.ncd Test403_impl1.prf
Preference file: Test403_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Test403_impl1_map.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application par from file &apos;ec5a97x146.nph&apos; in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      30/524           5% used
                     30/380           7% bonded

   SLICE            591/33264         1% used

   JTAG               1/1           100% used
   EBR              114/240          47% used


Set delay estimator push_ratio: 95
Number of Signals: 1559
Number of Connections: 9251

Pin Constraint Summary:
   30 out of 30 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: ep5chub/genblk5_jtage_u, clk load #: 406)
    Clkanalys (driver: Clk, clk load #: 375)
    Clk_FPGA_c (driver: Clk_FPGA, clk load #: 18)


The following 4 signals are selected to use the secondary clock routing resources:
    top_reveal_coretop_instance/core0/reset_rvl_n (driver: SLICE_515, clk load #: 0, sr load #: 359, ce load #: 0)
    jtaghub16_jrstn (driver: ep5chub/genblk5_jtage_u, clk load #: 0, sr load #: 178, ce load #: 0)
    jtaghub16_ip_enable0 (driver: ep5chub/SLICE_418, clk load #: 0, sr load #: 0, ce load #: 31)
    top_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i (driver: top_reveal_coretop_instance/core0/SLICE_479, clk load #: 0, sr load #: 0, ce load #: 28)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 5 secs 

.   
Starting Placer Phase 1.
.....................
Placer score = 1441011.
Finished Placer Phase 1.  REAL time: 12 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 13 secs 
.   
..  ..
.   
Placer score =  4324532
Finished Placer Phase 2.  REAL time: 14 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  General PIO: 1 out of 520 (0%)
  PLL        : 0 out of 10 (0%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY &quot;jtaghub16_jtck&quot; from JTCK on comp &quot;ep5chub/genblk5_jtage_u&quot; on site &quot;JTAG&quot;, clk load = 406
  PRIMARY &quot;Clkanalys&quot; from comp &quot;Clk&quot; on CLK_PIN site &quot;U20 (PR46A)&quot;, clk load = 375
  PRIMARY &quot;Clk_FPGA_c&quot; from comp &quot;Clk_FPGA&quot; on PIO site &quot;M3 (PL43E_C)&quot;, clk load = 18
  SECONDARY &quot;top_reveal_coretop_instance/core0/reset_rvl_n&quot; from F1 on comp &quot;SLICE_515&quot; on site &quot;R87C75A&quot;, clk load = 0, ce load = 0, sr load = 359
  SECONDARY &quot;jtaghub16_jrstn&quot; from JRSTN on comp &quot;ep5chub/genblk5_jtage_u&quot; on site &quot;JTAG&quot;, clk load = 0, ce load = 0, sr load = 178
  SECONDARY &quot;jtaghub16_ip_enable0&quot; from Q0 on comp &quot;ep5chub/SLICE_418&quot; on site &quot;R45C145B&quot;, clk load = 0, ce load = 31, sr load = 0
  SECONDARY &quot;top_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i&quot; from F0 on comp &quot;top_reveal_coretop_instance/core0/SLICE_479&quot; on site &quot;R2C75A&quot;, clk load = 0, ce load = 28, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
     DCS   : 0 out of 2 (0%)
     DCC   : 3 out of 6 (50%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.




I/O Usage Summary (final):
   30 out of 524 (5.7%) PIO sites used.
   30 out of 380 (7.9%) bonded PIO sites used.
   Number of PIO comps: 30; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   0 / 60  (  0%) |  OFF  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |  17 / 71  ( 23%) | 3.3V  |    OFF / OFF    |               
    6     |  11 / 79  ( 13%) | 3.3V  |    OFF / OFF    |               
    7     |   1 / 56  (  1%) | 3.3V  |    OFF / OFF    |               
    8     |   1 / 24  (  4%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 13 secs 

Dumping design to file Test403_impl1.dir/5_1.ncd.

0 connections routed; 9251 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 28 secs 

Start NBR router at 11:55:53 03/10/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:55:54 03/10/21

Start NBR section for initial routing at 11:55:54 03/10/21
Level 1, iteration 1
1(0.00%) conflict; 7458(80.62%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.600ns/0.000ns; real time: 29 secs 
Level 2, iteration 1
2(0.00%) conflicts; 7453(80.56%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.497ns/0.000ns; real time: 29 secs 
Level 3, iteration 1
3(0.00%) conflicts; 7438(80.40%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.314ns/0.000ns; real time: 29 secs 
Level 4, iteration 1
429(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.336ns/0.000ns; real time: 32 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:55:57 03/10/21
Level 1, iteration 1
5(0.00%) conflicts; 1046(11.31%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.336ns/0.000ns; real time: 33 secs 
Level 4, iteration 1
256(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.336ns/0.000ns; real time: 33 secs 
Level 4, iteration 2
144(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.307ns/0.000ns; real time: 34 secs 
Level 4, iteration 3
49(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.307ns/0.000ns; real time: 34 secs 
Level 4, iteration 4
23(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.307ns/0.000ns; real time: 35 secs 
Level 4, iteration 5
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.258ns/0.000ns; real time: 35 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.258ns/0.000ns; real time: 35 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.072ns/0.000ns; real time: 35 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 4.072ns/0.000ns; real time: 35 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:56:00 03/10/21

Start NBR section for re-routing at 11:56:01 03/10/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.830ns/0.000ns; real time: 36 secs 

Start NBR section for post-routing at 11:56:01 03/10/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 3.830ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 36 secs 
Total REAL time: 37 secs 
Completely routed.
End of route.  9251 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Test403_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 3.830
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.207
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 38 secs 
Total REAL time to completion: 39 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
