C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity slot_id_test_wrapper
-- Compiling architecture rtl of slot_id_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd(145): Entity ../../objects/modelsim/work.slot_id not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd(145): No default binding for component: "slot_id". (No entity named "slot_id" was found)
-- Loading entity hex2ascii

} {10.0 12.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package card_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity card_id_test_wrapper
-- Compiling architecture rtl of card_id_test_wrapper
-- Loading entity card_id
-- Loading entity hex2ascii
-- Loading package std_logic_unsigned
-- Loading entity counter
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd(360): Synthesis Warning: Signal ascii_data is read by the process 
but is NOT in the sensitivity list

} {16.0 17.0} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package dip_switch_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package all_test_pack
-- Compiling entity all_test
-- Compiling architecture behaviour of all_test
-- Loading entity async_rx
-- Loading entity async_tx
-- Loading entity async_clk
-- Loading entity all_test_reset
-- Loading entity all_test_idle
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(305): No default binding for component: "led_test_wrapper". (No entity named "led_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(329): Entity ../../objects/modelsim/work.watchdog_pack not selected for default binding because entity is out of date and needs to be recompiled
** Error: ../../objects/modelsim/work/watchdog_test_wrapper/_primary.dat(45): cannot find expanded name: work.watchdog_pack
** Error: ../../objects/modelsim/work/watchdog_test_wrapper/_primary.dat(45): Unknown field: watchdog_pack.
-- Loading entity watchdog_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(329): Port "tx_busy_i" is on entity "watchdog_test_wrapper" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(329): A use of this default binding for this component instantiation will result in an elaboration error.
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(329): Port "tx_ack_i" is on entity "watchdog_test_wrapper" used for default binding, but is not on the component declaration.
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(329): A use of this default binding for this component instantiation will result in an elaboration error.
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity lvds_tx_test_wrapper
-- Loading entity lvds_rx_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(405): No default binding for component: "dip_switch_test_wrapper". (No entity named "dip_switch_test_wrapper" was found)
-- Loading entity slot_id_test_wrapper
-- Loading package card_id_pack
-- Loading entity card_id_test_wrapper
-- Loading entity rs232_data_tx
** Error: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(588): VHDL Compiler exiting

} {19.0 23.0 24.0 28.0 33.0 34.0 38.0 39.0} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package cc_test_pack
-- Compiling entity cc_test_idle
-- Compiling architecture behaviour of cc_test_idle

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
-- Compiling entity bc_dac_xtalk_test_wrapper
-- Compiling architecture rtl of bc_dac_xtalk_test_wrapper
-- Loading entity counter
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd(179): Entity ../../objects/modelsim/components.write_spi_with_cs not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd(179): No default binding for component: "write_spi_with_cs". (No entity named "write_spi_with_cs" was found)

} {16.0 18.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_data_1_wire
-- Compiling architecture behav of write_data_1_wire
-- Loading entity us_timer
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lvds_rx
-- Compiling architecture rtl of lvds_rx
-- Loading entity async_rx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd(89): No default binding for component: "async_rx". (Port "rx_clk_i" is not on the entity)

} {8.0 9.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ac_core_power_ripple
-- Compiling architecture behav of ac_core_power_ripple
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd(60): No default binding for component: "pll_in25m_out400m200m25m". (No entity named "pll_in25m_out400m200m25m" was found)
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd(65): No default binding for component: "counter1". (No entity named "counter1" was found)

} {7.0 9.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity ac_io_toggle
-- Compiling architecture rtl of ac_io_toggle
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd(88): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package card_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package slot_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package async_pack

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Compiling package ac_dac_ctrl_pack
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd(45): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd(46): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd(47): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd(48): Type error in bit string literal. Type std_logic_vector is not an array of bit.
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd(58): VHDL Compiler exiting

} {7.0 12.0} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ramp
-- Compiling architecture beh of tb_ac_dac_ramp
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd(83): Entity ../../objects/modelsim/work.ac_dac_ramp not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd(83): No default binding for component: "ac_dac_ramp". (No entity named "ac_dac_ramp" was found)
-- Compiling configuration cfg_tb_ac_dac_ramp
-- Loading entity tb_ac_dac_ramp
-- Loading architecture beh of tb_ac_dac_ramp

} {11.0 13.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity async_rx
-- Compiling architecture behaviour of async_rx

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Compiling entity tb_async
-- Compiling architecture behaviour of tb_async
-- Loading entity async_rx
-- Loading entity async_tx

} {} {}} C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity crc
-- Compiling architecture behav of crc

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd(95): Synthesis Warning: Signal slow_clk is read by the process 
but is NOT in the sensitivity list

} {10.0 11.0} {}} C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity sram_test_wrapper
-- Compiling architecture rtl of sram_test_wrapper
-- Loading entity shift_reg
-- Loading package std_logic_unsigned
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_card_id_top
-- Compiling architecture beh of tb_card_id_top
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd(141): Entity ../../objects/modelsim/work.card_id not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd(141): No default binding for component: "card_id". (No entity named "card_id" was found)

} {10.0 12.0} {}} C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package issue_reply_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/work.fibre_rx_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(73): cannot find expanded name: work.fibre_rx_pack
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(73): Unknown field: fibre_rx_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(80): VHDL Compiler exiting

} {12.0 16.0} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package simple_reply_fsm_pack

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd(65): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd(65): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd(70): VHDL Compiler exiting

} {8.0 11.0 14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity fo_test
-- Compiling architecture rtl of fo_test
-- Loading package altera_mf_components
-- Loading entity pll
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd(107): No default binding for component: "pll". (Port "e1" is not on the entity)

} {11.0 12.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_rx
-- Compiling architecture beh of tb_lvds_rx
-- Loading entity lvds_rx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity lvds_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Compiling entity tb_frame_timing
-- Compiling architecture beh of tb_frame_timing
WARNING[1]: C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd(54): No default binding for component: "frame_timing". (No entity named "frame_timing" was found)
-- Compiling configuration tb_frame_timing_conf
-- Loading entity tb_frame_timing
-- Loading architecture beh of tb_frame_timing

} {12.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter_xstep
-- Compiling architecture behav of counter_xstep

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_read_data_1_wire
-- Compiling architecture beh of tb_read_data_1_wire
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity read_data_1_wire

} {} {}} C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package io_pack

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd {1 {vcom -work sys_param -87 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package data_types_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rs232_rx
-- Compiling architecture rtl of rs232_rx
-- Loading entity async_rx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd(86): No default binding for component: "async_rx". (Port "rx_clk_i" is not on the entity)

} {8.0 9.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd(60): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd(60): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd(64): VHDL Compiler exiting

} {8.0 11.0 14.0 15.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity rc_io_toggle
-- Compiling architecture rtl of rc_io_toggle
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd(111): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
-- Compiling entity bc_dac_ramp_test_wrapper
-- Compiling architecture rtl of bc_dac_ramp_test_wrapper
-- Loading entity counter
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd(160): Entity ../../objects/modelsim/components.write_spi_with_cs not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd(160): No default binding for component: "write_spi_with_cs". (No entity named "write_spi_with_cs" was found)

} {16.0 18.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity slot_id
-- Compiling architecture rtl of slot_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd(129): Entity ../../objects/modelsim/components.slave_ctrl not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity slave_ctrl

} {12.0 13.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package card_id_pack
-- Compiling entity card_id
-- Compiling architecture rtl of card_id
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(251): Synthesis Warning: Signal serial_num_hold is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(260): Synthesis Warning: Signal serial_num_hold is read by the process 
but is NOT in the sensitivity list
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(309): Entity ../../objects/modelsim/components.init_1_wire not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(309): No default binding for component: "init_1_wire". (No entity named "init_1_wire" was found)
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(319): Entity ../../objects/modelsim/components.write_data_1_wire not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(319): No default binding for component: "write_data_1_wire". (No entity named "write_data_1_wire" was found)
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(328): Entity ../../objects/modelsim/components.read_data_1_wire not selected for default binding because entity is out of date and needs to be recompiled
-- Loading package std_logic_unsigned
-- Loading entity read_data_1_wire
-- Loading entity crc
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(399): Entity ../../objects/modelsim/components.slave_ctrl not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity slave_ctrl

} {12.0 13.0 14.0 15.0 16.0 21.0 24.0 25.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd(73): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd(73): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd(80): VHDL Compiler exiting

} {8.0 11.0 15.0 16.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/frame_timing_pack.vhd {1 {vcom -work sys_param -93 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/frame_timing_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Compiling package frame_timing_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/dip_leds_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/dip_leds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity dip_leds_test
-- Compiling architecture beh of dip_leds_test

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling package cc_test_pack

} {} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_control.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_control.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_control.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram_test_wrapper
-- Compiling architecture beh of tb_sram_test_wrapper
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity sram_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd(125): No default binding for component: "sram_test_wrapper". (Port "tx_busy_i" is not on the entity)
-- Loading package std_logic_unsigned
-- Loading entity sram_pass

} {13.0 14.0} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_protocol.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_protocol.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_protocol.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity array_id_test_wrapper
-- Compiling architecture rtl of array_id_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(143): Entity ../../objects/modelsim/work.array_id not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(143): No default binding for component: "array_id". (No entity named "array_id" was found)
-- Loading entity hex2ascii
WARNING: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(277): Synthesis Warning: Signal array_id_ascii is read by the process 
but is NOT in the sensitivity list

} {10.0 12.0 13.0 14.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_init_1_wire
-- Compiling architecture beh of tb_init_1_wire
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity init_1_wire

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package dip_switch_pack

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package sram_ctrl_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity watchdog
-- Compiling architecture rtl of watchdog
-- Loading package std_logic_unsigned
-- Loading entity us_timer
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(120): Unknown identifier: watchdog_addr
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(120): Bad expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(120): Bad expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(120): Bad expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(120): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(133): Unknown identifier: watchdog_addr
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(133): Bad expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(133): Bad expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(133): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd(135): VHDL Compiler exiting

} {13.0 23.0} {}} C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package tx_fifo_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity lvds_tx
-- Compiling architecture rtl of lvds_tx
-- Loading entity async_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd(90): No default binding for component: "async_tx". (Port "tx_clk_i" is not on the entity)

} {10.0 11.0} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work sys_param -93 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: (vcom-13) Recompile ../../objects/modelsim/work.watchdog_pack because ../../objects/modelsim/sys_param.wishbone_pack has changed.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(29): cannot find expanded name: work.watchdog_pack
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(29): Unknown field: watchdog_pack.
-- Loading package wishbone_pack
-- Loading package general_pack
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(35): VHDL Compiler exiting

} {7.0 10.0 12.0 13.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Compiling entity tb_simple_reply_fsm
-- Loading package std_logic_1164
-- Loading package simple_reply_fsm_pack
-- Compiling architecture bench of tb_simple_reply_fsm
-- Loading package numeric_std
-- Loading entity simple_reply_fsm

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity lvds_rx_test_wrapper
-- Compiling architecture behaviour of lvds_rx_test_wrapper
-- Loading entity async_rx
-- Loading entity prand
-- Loading entity hex2ascii

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity cc_test_reset
-- Compiling architecture behaviour of cc_test_reset

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity ac_dac_xtalk
-- Compiling architecture rtl of ac_dac_xtalk
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd(111): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {13.0 14.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity tb_slot_id
-- Compiling architecture beh of tb_slot_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd(85): Entity ../../objects/modelsim/work.slot_id not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd(85): No default binding for component: "slot_id". (No entity named "slot_id" was found)

} {11.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity read_spi
-- Compiling architecture rtl of read_spi
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_rx
-- Compiling architecture beh of tb_async_rx
-- Loading entity async_rx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd(85): No default binding for component: "async_rx". (Port "valid_o" is not on the entity)

} {8.0 9.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Loading package ac_test_pack
-- Compiling entity ac_test_idle
-- Compiling architecture behaviour of ac_test_idle
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd(111): Synthesis Warning: Reset signal "tx_buffer( )" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd(111): Synthesis Warning: Reset signal "tx_buffer(  + 1" is not in process "transmit"'s senstivity list.

} {10.0 12.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity array_id
-- Compiling architecture rtl of array_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd(140): Entity ../../objects/modelsim/components.slave_ctrl not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity slave_ctrl

} {12.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity async_tx
-- Compiling architecture behaviour of async_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_counter
-- Compiling architecture beh of tb_counter
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity issue_reply_test_pll
-- Compiling architecture syn of issue_reply_test_pll
-- Loading entity altpll

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity bc_test_reset
-- Compiling architecture behaviour of bc_test_reset
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd(95): Synthesis Warning: Reset signal "message( )" is not in process "tx_word"'s senstivity list.

} {8.0 9.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_ctrl
-- Compiling architecture rtl of eeprom_ctrl
WARNING: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(302): Synthesis Warning: Signal eeprom_clk is read by the process 
but is NOT in the sensitivity list
WARNING[1]: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(1335): Entity ../../objects/modelsim/components.write_spi not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity write_spi
WARNING[1]: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(1352): Entity ../../objects/modelsim/components.read_spi not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(1352): No default binding for component: "read_spi". (No entity named "read_spi" was found)
-- Loading entity ns_timer

} {12.0 13.0 14.0 15.0 16.0 18.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd(67): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd(67): Unknown field: frame_timing_pack.
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd(72): VHDL Compiler exiting

} {6.0 9.0 12.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_write_data_1_wire
-- Compiling architecture beh of tb_write_data_1_wire
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity write_data_1_wire

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity all_test_reset
-- Compiling architecture behaviour of all_test_reset

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_tx
-- Compiling architecture beh of tb_lvds_tx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity lvds_tx

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_lvds
-- Compiling architecture behav of cc_lvds
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd(52): No default binding for component: "cc_lvds_pll". (No entity named "cc_lvds_pll" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity sram_ctrl
-- Compiling architecture behav of sram_ctrl
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package dip_switch_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package array_id_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_spi
-- Compiling architecture rtl of write_spi
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
** Error: (vcom-11) Could not find ../../objects/modelsim/work.async_fifo_pack.
** Error: C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo.vhd(47): cannot find expanded name: work.async_fifo_pack
** Error: C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo.vhd(47): Unknown field: async_fifo_pack.
** Error: C:/scuba2_repository/cards/clk_card/tx_fifo/source/rtl/tx_fifo.vhd(49): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package dip_switch_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Loading package all_test_pack
-- Compiling entity all_test_idle
-- Compiling architecture behaviour of all_test_idle

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_rx
-- Compiling architecture beh of tb_rs232_rx
-- Loading entity rs232_rx
-- Loading entity rs232_tx

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rs232_tx
-- Compiling architecture rtl of rs232_tx
-- Loading entity async_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd(84): No default binding for component: "async_tx". (Port "tx_clk_i" is not on the entity)

} {8.0 9.0} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/adder8.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/adder8.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-19) Failed to access library 'lpm' at "lpm".
No such file or directory. (errno = ENOENT)
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/adder8.vhd(40): Library lpm not found.
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/adder8.vhd(41): Unknown identifier: lpm
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/adder8.vhd(43): VHDL Compiler exiting

} {5.0 6.0 7.0 10.0} {}} C:/scuba2_repository/cards/clk_card/tx_control/source/rtl/tx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/tx_control/source/rtl/tx_control.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tx_control
-- Compiling architecture rtl of tx_control

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_pack.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_pack.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package rc_test_pack
-- Compiling entity rc_test_idle
-- Compiling architecture behaviour of rc_test_idle

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity leds
-- Compiling architecture rtl of leds
** Error: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(142): Unknown identifier: leds_addr
** Error: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(142): Unknown identifier: leds_addr
WARNING[1]: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(165): Entity ../../objects/modelsim/components.slave_ctrl not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity slave_ctrl
** Error: C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd(167): VHDL Compiler exiting

} {12.0 15.0 16.0 17.0} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ctrl_test
-- Compiling architecture beh of tb_ac_dac_ctrl_test
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd(83): Entity ../../objects/modelsim/sys_param.frame_timing_pack not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd(83): No default binding for component: "ac_dac_ctrl_test". (No entity named "ac_dac_ctrl_test" was found)
-- Compiling configuration cfg_tb_ac_dac_ctrl_test
-- Loading entity tb_ac_dac_ctrl_test
-- Loading architecture beh of tb_ac_dac_ctrl_test
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: ../../objects/modelsim/work/ac_dac_ctrl_test/_primary.dat(52): cannot find expanded name: sys_param.frame_timing_pack
** Error: ../../objects/modelsim/work/ac_dac_ctrl_test/_primary.dat(52): Unknown field: frame_timing_pack.
-- Loading entity ac_dac_ctrl_test
** Error: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd(141): VHDL Compiler exiting

} {11.0 13.0 18.0 20.0 21.0 22.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_ctrl
-- Compiling architecture beh of tb_eeprom_ctrl
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading entity eeprom_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram
-- Compiling architecture beh of tb_sram
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd(83): No default binding for component: "sram". (No entity named "sram" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity simple_reply_fsm
-- Compiling architecture rtl of simple_reply_fsm
WARNING: C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd(195): Synthesis Warning: Reset signal "memory" is not in process "initialise_reply"'s senstivity list.
WARNING: C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd(195): Synthesis Warning: Reset signal "cmd_code_i" is not in process "initialise_reply"'s senstivity list.

} {8.0 10.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package rc_test_pack
-- Compiling entity rc_test
-- Compiling architecture behaviour of rc_test
-- Loading package altera_mf_components
-- Loading entity pll
-- Loading entity async_rx
-- Loading entity async_tx
-- Loading entity async_clk
-- Loading entity rc_test_reset
-- Loading entity rc_test_idle
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity lvds_tx_test_wrapper
-- Loading entity lvds_rx_test_wrapper
-- Loading entity rs232_data_tx
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(412): Entity ../../objects/modelsim/work.sram_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(412): No default binding for component: "sram_test_wrapper". (No entity named "sram_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(428): Entity ../../objects/modelsim/work.rc_serial_dac_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(428): No default binding for component: "rc_serial_dac_test_wrapper". (No entity named "rc_serial_dac_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(445): Entity ../../objects/modelsim/work.rc_parallel_dac_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(445): No default binding for component: "rc_parallel_dac_test_wrapper". (No entity named "rc_parallel_dac_test_wrapper" was found)

} {24.0 30.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test_idle
-- Compiling architecture behaviour of bc_test_idle
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(121): Synthesis Warning: Reset signal "tx_buffer( )" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(121): Synthesis Warning: Reset signal "tx_buffer(  + 1" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "rx_valid_i" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "rx_ack_i" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "done" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.

} {9.0 14.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity ac_test_reset
-- Compiling architecture behaviour of ac_test_reset
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd(98): Synthesis Warning: Reset signal "message( )" is not in process "tx_word"'s senstivity list.

} {8.0 9.0} {}} C:/scuba2_repository/cards/clk_card/tx_control/source/rtl/tx_control_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/tx_control/source/rtl/tx_control_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package tx_control_pack

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_card_id_test_wrapper
-- Compiling architecture beh of tb_card_id_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd(125): Entity ../../objects/modelsim/work.card_id_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd(125): No default binding for component: "card_id_test_wrapper". (No entity named "card_id_test_wrapper" was found)

} {10.0 12.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_slot_id_test_wrapper
-- Compiling architecture beh of tb_slot_id_test_wrapper
-- Loading package std_logic_arith
-- Loading package slot_id_pack
-- Loading entity slot_id_test_wrapper

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package command_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity addr_card_io_connectivity_chk
-- Compiling architecture rtl of addr_card_io_connectivity_chk

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd(56): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd(56): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd(62): VHDL Compiler exiting

} {9.0 12.0 14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Compiling entity tb_sram_ctrl
-- Compiling architecture beh of tb_sram_ctrl
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(156): Entity ../../objects/modelsim/work.sram_ctrl not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(156): No default binding for component: "sram_ctrl". (No entity named "sram_ctrl" was found)
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(167): No default binding for component: "sram". (No entity named "sram" was found)

} {11.0 14.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rs232_data_tx
-- Compiling architecture rtl of rs232_data_tx

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Compiling package ac_test_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Compiling package component_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity init_1_wire
-- Compiling architecture behav of init_1_wire
-- Loading entity us_timer

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ramp
-- Compiling architecture rtl of ac_dac_ramp
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_tx
-- Compiling architecture beh of tb_async_tx
-- Loading entity async_tx
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd(78): No default binding for component: "async_tx". (Port "tx_clk_i" is not on the entity)

} {8.0 9.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package async_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/work.ac_test_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(63): cannot find expanded name: work.ac_test_pack
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(63): Unknown field: ac_test_pack.
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(65): VHDL Compiler exiting

} {7.0 11.0} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/tb/tb_fibre_rx.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/tb/tb_fibre_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/tb/tb_fibre_rx.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(65): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(65): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(72): VHDL Compiler exiting

} {8.0 11.0 15.0 16.0} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package cc_test_pack
-- Compiling entity cc_test
-- Compiling architecture behaviour of cc_test
** Error: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(141): near "is": expecting: END

} {12.0 13.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(92): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(92): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(98): VHDL Compiler exiting

} {9.0 12.0 14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_fifo.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx_fifo.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ram_dp_16x256.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ram_dp_16x256.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ram_dp_16x256
-- Compiling architecture syn of ram_dp_16x256
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd {1 {vcom -work sys_param -93 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package wishbone_pack

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package dip_switch_pack
-- Loading package slot_id_pack
-- Loading package array_id_pack
-- Compiling package all_test_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity lvds_test
-- Compiling architecture beh of lvds_test

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
-- Loading package altera_mf_components
-- Loading entity pll
-- Loading entity async_rx
-- Loading entity async_tx
-- Loading entity async_clk
-- Loading entity bc_test_reset
-- Loading entity bc_test_idle
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(272): Entity ../../objects/modelsim/work.lvds_tx_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(272): No default binding for component: "lvds_tx_test_wrapper". (No entity named "lvds_tx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(295): Entity ../../objects/modelsim/work.lvds_rx_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(295): No default binding for component: "lvds_rx_test_wrapper". (No entity named "lvds_rx_test_wrapper" was found)
-- Loading entity rs232_data_tx
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(360): Entity ../../objects/modelsim/work.dac_ctrl_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(360): No default binding for component: "dac_ctrl_test_wrapper". (No entity named "dac_ctrl_test_wrapper" was found)

} {17.0 21.0 22.0 24.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity tb_slave_ctrl
-- Compiling architecture beh of tb_slave_ctrl
WARNING[1]: C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd(103): Entity ../../objects/modelsim/components.slave_ctrl not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity slave_ctrl

} {12.0 13.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_pass
-- Compiling architecture behav of sram_pass
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Compiling package eeprom_ctrl_pack

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_tx
-- Compiling architecture beh of tb_rs232_tx
-- Loading entity rs232_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_crc
-- Compiling architecture beh of tb_crc
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity crc
-- Compiling configuration cfg_tb_crc
-- Loading entity tb_crc
-- Loading architecture beh of tb_crc

} {} {}} C:/scuba2_repository/cards/readout_card/pll/source/rtl/pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/readout_card/pll/source/rtl/pll.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package rc_test_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd(257): near "is": expecting: END

} {7.0 8.0} {}} C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Compiling entity tb_leds
-- Compiling architecture beh of tb_leds
** Error: C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd(34): Unknown identifier: leds_addr
** Error: C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd(78): Unknown identifier: leds_addr
** Error: C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd(78): Unknown identifier: leds_addr
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity leds
** Error: C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd(256): VHDL Compiler exiting

} {11.0 14.0 17.0 18.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_fail
-- Compiling architecture behav of sram_fail
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_dac_ctrl_test_wrapper
-- Compiling architecture beh of tb_dac_ctrl_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd(106): Entity ../../objects/modelsim/work.dac_ctrl_test_wrapper not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd(106): No default binding for component: "dac_ctrl_test_wrapper". (No entity named "dac_ctrl_test_wrapper" was found)
-- Compiling configuration cfg_tb_dac_ctrl_test_wrapper
-- Loading entity tb_dac_ctrl_test_wrapper
-- Loading architecture beh of tb_dac_ctrl_test_wrapper

} {7.0 9.0} {}} C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package bc_test_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_spi_with_cs
-- Compiling architecture rtl of write_spi_with_cs
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package async_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity lvds_tx_test_wrapper
-- Compiling architecture behaviour of lvds_tx_test_wrapper
-- Loading entity async_tx
-- Loading entity prand

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile ../../objects/modelsim/sys_param.frame_timing_pack because ../../objects/modelsim/sys_param.data_types_pack has changed.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(65): cannot find expanded name: sys_param.frame_timing_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(65): Unknown field: frame_timing_pack.
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(71): VHDL Compiler exiting

} {8.0 11.0 14.0 15.0} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package leds_pack

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity tb_array_id
-- Compiling architecture beh of tb_array_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd(88): Entity ../../objects/modelsim/work.array_id not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd(88): No default binding for component: "array_id". (No entity named "array_id" was found)
-- Compiling configuration tb_array_id_conf
-- Loading entity tb_array_id
-- Loading architecture beh of tb_array_id

} {11.0 13.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package dac_ctrl_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity read_data_1_wire
-- Compiling architecture behav of read_data_1_wire
-- Loading entity us_timer
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/clk_card/fibre_rx/source/tb/tb_fibre_rx_protocol.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fibre_rx/source/tb/tb_fibre_rx_protocol.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/fibre_rx/source/tb/tb_fibre_rx_protocol.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl_test
-- Compiling architecture rtl of ac_dac_ctrl_test
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/readout_card/test/source/rc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rc_test_reset
-- Compiling architecture behaviour of rc_test_reset

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}}
