s5_sfifo_64x96b.v,verilog,xil_defaultlib,../../../../scfifo.srcs/sources_1/ip/s5_sfifo_64x96b/sim/s5_sfifo_64x96b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
