

================================================================
== Vivado HLS Report for 'FC_1u_800u_500u_s'
================================================================
* Date:           Sat Aug  1 10:33:55 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+--------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1    |  400000|  400000|         2|          1|          1|  400000|    yes   |
        |- Loop 2    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        | + L1       |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |  ++ L1.1   |     800|     800|         2|          1|          1|     800|    yes   |
        |  ++ L2_L3  |       ?|       ?|         6|          1|          1|       ?|    yes   |
        |- Loop 3    |       ?|       ?|         2|          1|          1|       ?|    yes   |
        +------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 6, States = { 18 19 20 21 22 23 }
  Pipeline-3 : II = 1, D = 2, States = { 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	25  / (tmp_s)
	9  / (!tmp_s & !tmp_93)
	13  / (!tmp_s & tmp_93)
9 --> 
	10  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
13 --> 
	14  / (!exitcond2)
	12  / (exitcond2)
14 --> 
	15  / (tmp_104)
	13  / (!tmp_104)
15 --> 
	17  / (tmp_105)
	16  / (!tmp_105)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	24  / (exitcond_flatten8)
	19  / (!exitcond_flatten8)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	18  / true
24 --> 
	14  / true
25 --> 
	26  / true
26 --> 
	12  / (exitcond_flatten)
	27  / (!exitcond_flatten)
27 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:26]   --->   Operation 28 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/fully_connected.h:28]   --->   Operation 29 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_158 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:30]   --->   Operation 30 'read' 'tmp_V_158' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_158)" [LeNet_wrapper/../hw_library/fully_connected.h:32]   --->   Operation 31 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_160 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:34]   --->   Operation 32 'read' 'tmp_V_160' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_160)" [LeNet_wrapper/../hw_library/fully_connected.h:36]   --->   Operation 33 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V_162 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:38]   --->   Operation 34 'read' 'tmp_V_162' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 35 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_162)" [LeNet_wrapper/../hw_library/fully_connected.h:40]   --->   Operation 35 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V_164 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:42]   --->   Operation 36 'read' 'tmp_V_164' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_164)" [LeNet_wrapper/../hw_library/fully_connected.h:44]   --->   Operation 37 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_V_166 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:46]   --->   Operation 38 'read' 'tmp_V_166' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 39 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_166)" [LeNet_wrapper/../hw_library/fully_connected.h:48]   --->   Operation 39 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V_168 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:50]   --->   Operation 40 'read' 'tmp_V_168' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_168)" [LeNet_wrapper/../hw_library/fully_connected.h:52]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i8]* @A_V_1_0, [32 x i8]* @A_V_1_1, [32 x i8]* @A_V_1_2, [32 x i8]* @A_V_1_3, [32 x i8]* @A_V_1_4, [32 x i8]* @A_V_1_5, [32 x i8]* @A_V_1_6, [32 x i8]* @A_V_1_7, [32 x i8]* @A_V_1_8, [32 x i8]* @A_V_1_9, [32 x i8]* @A_V_1_10, [32 x i8]* @A_V_1_11, [32 x i8]* @A_V_1_12, [32 x i8]* @A_V_1_13, [32 x i8]* @A_V_1_14, [32 x i8]* @A_V_1_15, [32 x i8]* @A_V_1_16, [32 x i8]* @A_V_1_17, [32 x i8]* @A_V_1_18, [32 x i8]* @A_V_1_19, [32 x i8]* @A_V_1_20, [32 x i8]* @A_V_1_21, [32 x i8]* @A_V_1_22, [32 x i8]* @A_V_1_23, [32 x i8]* @A_V_1_24, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fully_connected.h:17]   --->   Operation 44 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16000 x i8]* @B_V_1_0, [16000 x i8]* @B_V_1_1, [16000 x i8]* @B_V_1_2, [16000 x i8]* @B_V_1_3, [16000 x i8]* @B_V_1_4, [16000 x i8]* @B_V_1_5, [16000 x i8]* @B_V_1_6, [16000 x i8]* @B_V_1_7, [16000 x i8]* @B_V_1_8, [16000 x i8]* @B_V_1_9, [16000 x i8]* @B_V_1_10, [16000 x i8]* @B_V_1_11, [16000 x i8]* @B_V_1_12, [16000 x i8]* @B_V_1_13, [16000 x i8]* @B_V_1_14, [16000 x i8]* @B_V_1_15, [16000 x i8]* @B_V_1_16, [16000 x i8]* @B_V_1_17, [16000 x i8]* @B_V_1_18, [16000 x i8]* @B_V_1_19, [16000 x i8]* @B_V_1_20, [16000 x i8]* @B_V_1_21, [16000 x i8]* @B_V_1_22, [16000 x i8]* @B_V_1_23, [16000 x i8]* @B_V_1_24, [1 x i8]* @p_str1, [13 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fully_connected.h:18]   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (3.63ns)   --->   "%tmp_V_170 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:54]   --->   Operation 46 'read' 'tmp_V_170' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 47 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_170)" [LeNet_wrapper/../hw_library/fully_connected.h:56]   --->   Operation 47 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 48 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 3" [LeNet_wrapper/../hw_library/fully_connected.h:72]   --->   Operation 48 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%B_COL_2_load = load i32* @B_COL_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 49 'load' 'B_COL_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%B_ROW_2_load = load i32* @B_ROW_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 50 'load' 'B_ROW_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [LeNet_wrapper/../hw_library/fully_connected.h:72]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_93 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/fully_connected.h:95]   --->   Operation 52 'icmp' 'tmp_93' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_93, label %.preheader320.preheader, label %16" [LeNet_wrapper/../hw_library/fully_connected.h:95]   --->   Operation 53 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (8.51ns)   --->   "%tmp25 = mul i32 %tmp_V_160, %tmp_V_160" [LeNet_wrapper/../hw_library/fully_connected.h:145]   --->   Operation 54 'mul' 'tmp25' <Predicate = (!tmp_s & !tmp_93)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (8.51ns)   --->   "%tmp26 = mul i32 %tmp_V_162, %tmp_V_166" [LeNet_wrapper/../hw_library/fully_connected.h:145]   --->   Operation 55 'mul' 'tmp26' <Predicate = (!tmp_s & !tmp_93)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_95 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %B_COL_2_load, i5 0)" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 56 'bitconcatenate' 'tmp_95' <Predicate = (!tmp_s & tmp_93)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader320" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 57 'br' <Predicate = (!tmp_s & tmp_93)> <Delay = 1.76>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %tmp_V_166, i32* @B_COL_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:74]   --->   Operation 58 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_160, %tmp_V_162" [LeNet_wrapper/../hw_library/fully_connected.h:75]   --->   Operation 59 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %tmp_V_168, i32* @OFMDim_current_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:76]   --->   Operation 60 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 61 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp26, %tmp25" [LeNet_wrapper/../hw_library/fully_connected.h:145]   --->   Operation 61 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (1.76ns)   --->   "br label %17" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %16 ], [ %i_8, %18 ]"   --->   Operation 63 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 64 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (2.55ns)   --->   "%i_8 = add i32 %i3, 1" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 65 'add' 'i_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %18" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 67 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:151]   --->   Operation 68 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (3.63ns)   --->   "%tmp_V_173 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:152]   --->   Operation 69 'read' 'tmp_V_173' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 70 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_173)" [LeNet_wrapper/../hw_library/fully_connected.h:153]   --->   Operation 70 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)" [LeNet_wrapper/../hw_library/fully_connected.h:154]   --->   Operation 71 'specregionend' 'empty_120' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "br label %17" [LeNet_wrapper/../hw_library/fully_connected.h:150]   --->   Operation 72 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 73 'br' <Predicate = (!tmp_s & !tmp_93)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "br label %.loopexit323"   --->   Operation 74 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit323"   --->   Operation 75 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/fully_connected.h:156]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 8.51>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ 0, %.preheader320.preheader ], [ %num_imag_3, %.preheader320.loopexit ]"   --->   Operation 77 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %num_imag, %tmp_V_158" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 78 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (2.55ns)   --->   "%num_imag_3 = add nsw i32 %num_imag, 1" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 79 'add' 'num_imag_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit914, label %7" [LeNet_wrapper/../hw_library/fully_connected.h:96]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%OFMDim_current_2_loa = load i32* @OFMDim_current_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:98]   --->   Operation 81 'load' 'OFMDim_current_2_loa' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_2_loa, %OFMDim_current_2_loa" [LeNet_wrapper/../hw_library/fully_connected.h:98]   --->   Operation 82 'mul' 'A_COL_ITER' <Predicate = (!exitcond2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %B_ROW_2_load, i32* @A_ROW_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:99]   --->   Operation 83 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.76ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 84 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 85 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.45>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_3, %.critedge ]" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 86 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 87 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (2.47ns)   --->   "%tmp_104 = icmp slt i32 %iter_cast, %A_COL_ITER" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 88 'icmp' 'tmp_104' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (2.52ns)   --->   "%iter_3 = add i31 %iter, 1" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 89 'add' 'iter_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_104, label %.preheader318.preheader, label %.preheader320.loopexit" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader318" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 91 'br' <Predicate = (tmp_104)> <Delay = 1.76>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader320"   --->   Operation 92 'br' <Predicate = (!tmp_104)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.47>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%j2 = phi i10 [ %j_8, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 93 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (1.77ns)   --->   "%tmp_105 = icmp eq i10 %j2, -224" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 94 'icmp' 'tmp_105' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 95 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (1.73ns)   --->   "%j_8 = add i10 %j2, 1" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 96 'add' 'j_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_105, label %.preheader.preheader.critedge, label %9" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%j2_cast = zext i10 %j2 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 98 'zext' 'j2_cast' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)" [LeNet_wrapper/../hw_library/fully_connected.h:106]   --->   Operation 99 'specregionbegin' 'tmp_83' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:107]   --->   Operation 100 'specpipeline' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%A_ROW_2_load = load i32* @A_ROW_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:108]   --->   Operation 101 'load' 'A_ROW_2_load' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (2.47ns)   --->   "%tmp_106 = icmp ult i32 %j2_cast, %A_ROW_2_load" [LeNet_wrapper/../hw_library/fully_connected.h:108]   --->   Operation 102 'icmp' 'tmp_106' <Predicate = (!tmp_105)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_106, label %10, label %12" [LeNet_wrapper/../hw_library/fully_connected.h:108]   --->   Operation 103 'br' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j2, i32 5, i32 9)" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 104 'partselect' 'tmp_108' <Predicate = (!tmp_105 & !tmp_106)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i10 %j2 to i5" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 105 'trunc' 'tmp_123' <Predicate = (!tmp_105 & !tmp_106)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (1.42ns)   --->   "switch i5 %tmp_108, label %branch49 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 106 'switch' <Predicate = (!tmp_105 & !tmp_106)> <Delay = 1.42>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 107 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 23)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 108 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 22)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 109 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 21)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 110 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 20)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 111 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 19)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 112 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 18)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 113 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 17)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 114 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 16)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 115 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 15)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 116 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 14)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 117 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 13)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 118 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 12)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 119 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 11)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 120 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 10)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 121 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 9)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 122 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 8)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 123 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 7)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 124 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 6)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 125 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 5)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 126 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 4)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 127 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 3)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 128 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 2)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 129 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 1)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 130 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 0)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 131 'br' <Predicate = (!tmp_105 & !tmp_106 & tmp_108 == 31) | (!tmp_105 & !tmp_106 & tmp_108 == 30) | (!tmp_105 & !tmp_106 & tmp_108 == 29) | (!tmp_105 & !tmp_106 & tmp_108 == 28) | (!tmp_105 & !tmp_106 & tmp_108 == 27) | (!tmp_105 & !tmp_106 & tmp_108 == 26) | (!tmp_105 & !tmp_106 & tmp_108 == 25) | (!tmp_105 & !tmp_106 & tmp_108 == 24)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j2, i32 5, i32 9)" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 132 'partselect' 'tmp_107' <Predicate = (!tmp_105 & tmp_106)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i10 %j2 to i5" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 133 'trunc' 'tmp_122' <Predicate = (!tmp_105 & tmp_106)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.42ns)   --->   "switch i5 %tmp_107, label %branch24 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 134 'switch' <Predicate = (!tmp_105 & tmp_106)> <Delay = 1.42>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 135 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 23)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 136 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 22)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 137 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 21)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 138 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 20)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 139 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 19)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 140 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 18)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 141 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 17)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 142 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 16)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 143 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 15)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 144 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 14)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 145 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 13)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 146 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 12)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 147 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 11)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 148 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 10)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 149 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 9)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 150 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 8)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 151 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 7)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 152 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 6)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 153 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 5)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 154 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 4)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 155 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 3)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 156 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 2)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 157 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 1)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 158 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 0)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 159 'br' <Predicate = (!tmp_105 & tmp_106 & tmp_107 == 31) | (!tmp_105 & tmp_106 & tmp_107 == 30) | (!tmp_105 & tmp_106 & tmp_107 == 29) | (!tmp_105 & tmp_106 & tmp_107 == 28) | (!tmp_105 & tmp_106 & tmp_107 == 27) | (!tmp_105 & tmp_106 & tmp_107 == 26) | (!tmp_105 & tmp_106 & tmp_107 == 25) | (!tmp_105 & tmp_106 & tmp_107 == 24)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_83)" [LeNet_wrapper/../hw_library/fully_connected.h:115]   --->   Operation 160 'specregionend' 'empty_117' <Predicate = (!tmp_105)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader318" [LeNet_wrapper/../hw_library/fully_connected.h:105]   --->   Operation 161 'br' <Predicate = (!tmp_105)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 5.95>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%newIndex1 = zext i5 %tmp_123 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 162 'zext' 'newIndex1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%A_V_1_0_addr_1 = getelementptr [32 x i8]* @A_V_1_0, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 163 'getelementptr' 'A_V_1_0_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%A_V_1_1_addr_1 = getelementptr [32 x i8]* @A_V_1_1, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 164 'getelementptr' 'A_V_1_1_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%A_V_1_10_addr_1 = getelementptr [32 x i8]* @A_V_1_10, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 165 'getelementptr' 'A_V_1_10_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%A_V_1_11_addr_1 = getelementptr [32 x i8]* @A_V_1_11, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 166 'getelementptr' 'A_V_1_11_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%A_V_1_12_addr_1 = getelementptr [32 x i8]* @A_V_1_12, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 167 'getelementptr' 'A_V_1_12_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%A_V_1_13_addr_1 = getelementptr [32 x i8]* @A_V_1_13, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 168 'getelementptr' 'A_V_1_13_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%A_V_1_14_addr_1 = getelementptr [32 x i8]* @A_V_1_14, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 169 'getelementptr' 'A_V_1_14_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%A_V_1_15_addr_1 = getelementptr [32 x i8]* @A_V_1_15, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 170 'getelementptr' 'A_V_1_15_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%A_V_1_16_addr_1 = getelementptr [32 x i8]* @A_V_1_16, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 171 'getelementptr' 'A_V_1_16_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%A_V_1_17_addr_1 = getelementptr [32 x i8]* @A_V_1_17, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 172 'getelementptr' 'A_V_1_17_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%A_V_1_18_addr_1 = getelementptr [32 x i8]* @A_V_1_18, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 173 'getelementptr' 'A_V_1_18_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%A_V_1_19_addr_1 = getelementptr [32 x i8]* @A_V_1_19, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 174 'getelementptr' 'A_V_1_19_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%A_V_1_2_addr_1 = getelementptr [32 x i8]* @A_V_1_2, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 175 'getelementptr' 'A_V_1_2_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%A_V_1_20_addr_1 = getelementptr [32 x i8]* @A_V_1_20, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 176 'getelementptr' 'A_V_1_20_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_1_21_addr_1 = getelementptr [32 x i8]* @A_V_1_21, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 177 'getelementptr' 'A_V_1_21_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%A_V_1_22_addr_1 = getelementptr [32 x i8]* @A_V_1_22, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 178 'getelementptr' 'A_V_1_22_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%A_V_1_23_addr_1 = getelementptr [32 x i8]* @A_V_1_23, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 179 'getelementptr' 'A_V_1_23_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%A_V_1_24_addr_1 = getelementptr [32 x i8]* @A_V_1_24, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 180 'getelementptr' 'A_V_1_24_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%A_V_1_3_addr_1 = getelementptr [32 x i8]* @A_V_1_3, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 181 'getelementptr' 'A_V_1_3_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%A_V_1_4_addr_1 = getelementptr [32 x i8]* @A_V_1_4, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 182 'getelementptr' 'A_V_1_4_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%A_V_1_5_addr_1 = getelementptr [32 x i8]* @A_V_1_5, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 183 'getelementptr' 'A_V_1_5_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%A_V_1_6_addr_1 = getelementptr [32 x i8]* @A_V_1_6, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 184 'getelementptr' 'A_V_1_6_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%A_V_1_7_addr_1 = getelementptr [32 x i8]* @A_V_1_7, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 185 'getelementptr' 'A_V_1_7_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_1_8_addr_1 = getelementptr [32 x i8]* @A_V_1_8, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 186 'getelementptr' 'A_V_1_8_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_1_9_addr_1 = getelementptr [32 x i8]* @A_V_1_9, i64 0, i64 %newIndex1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 187 'getelementptr' 'A_V_1_9_addr_1' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_23_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 188 'store' <Predicate = (!tmp_106 & tmp_108 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 189 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_22_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 189 'store' <Predicate = (!tmp_106 & tmp_108 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 190 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_21_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 190 'store' <Predicate = (!tmp_106 & tmp_108 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 191 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_20_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 191 'store' <Predicate = (!tmp_106 & tmp_108 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 192 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_19_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 192 'store' <Predicate = (!tmp_106 & tmp_108 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 193 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_18_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 193 'store' <Predicate = (!tmp_106 & tmp_108 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 194 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_17_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 194 'store' <Predicate = (!tmp_106 & tmp_108 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 195 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_16_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 195 'store' <Predicate = (!tmp_106 & tmp_108 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 196 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_15_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 196 'store' <Predicate = (!tmp_106 & tmp_108 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 197 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_14_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 197 'store' <Predicate = (!tmp_106 & tmp_108 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 198 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_13_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 198 'store' <Predicate = (!tmp_106 & tmp_108 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 199 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_12_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 199 'store' <Predicate = (!tmp_106 & tmp_108 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 200 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_11_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 200 'store' <Predicate = (!tmp_106 & tmp_108 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 201 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_10_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 201 'store' <Predicate = (!tmp_106 & tmp_108 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 202 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 202 'store' <Predicate = (!tmp_106 & tmp_108 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 203 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 203 'store' <Predicate = (!tmp_106 & tmp_108 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 204 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 204 'store' <Predicate = (!tmp_106 & tmp_108 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 205 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 205 'store' <Predicate = (!tmp_106 & tmp_108 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 206 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 206 'store' <Predicate = (!tmp_106 & tmp_108 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 207 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 207 'store' <Predicate = (!tmp_106 & tmp_108 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 208 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_3_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 208 'store' <Predicate = (!tmp_106 & tmp_108 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 209 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_2_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 209 'store' <Predicate = (!tmp_106 & tmp_108 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 210 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_1_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 210 'store' <Predicate = (!tmp_106 & tmp_108 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 211 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 211 'store' <Predicate = (!tmp_106 & tmp_108 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 212 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_1_24_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:113]   --->   Operation 212 'store' <Predicate = (!tmp_106 & tmp_108 == 31) | (!tmp_106 & tmp_108 == 30) | (!tmp_106 & tmp_108 == 29) | (!tmp_106 & tmp_108 == 28) | (!tmp_106 & tmp_108 == 27) | (!tmp_106 & tmp_108 == 26) | (!tmp_106 & tmp_108 == 25) | (!tmp_106 & tmp_108 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 213 'br' <Predicate = (!tmp_106)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (3.63ns)   --->   "%tmp_V_178 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:109]   --->   Operation 214 'read' 'tmp_V_178' <Predicate = (tmp_106)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_V_178 to i8" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 215 'trunc' 'tmp_121' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%newIndex9 = zext i5 %tmp_122 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 216 'zext' 'newIndex9' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%A_V_1_0_addr = getelementptr [32 x i8]* @A_V_1_0, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 217 'getelementptr' 'A_V_1_0_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%A_V_1_1_addr = getelementptr [32 x i8]* @A_V_1_1, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 218 'getelementptr' 'A_V_1_1_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%A_V_1_10_addr = getelementptr [32 x i8]* @A_V_1_10, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 219 'getelementptr' 'A_V_1_10_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%A_V_1_11_addr = getelementptr [32 x i8]* @A_V_1_11, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 220 'getelementptr' 'A_V_1_11_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%A_V_1_12_addr = getelementptr [32 x i8]* @A_V_1_12, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 221 'getelementptr' 'A_V_1_12_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%A_V_1_13_addr = getelementptr [32 x i8]* @A_V_1_13, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 222 'getelementptr' 'A_V_1_13_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%A_V_1_14_addr = getelementptr [32 x i8]* @A_V_1_14, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 223 'getelementptr' 'A_V_1_14_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%A_V_1_15_addr = getelementptr [32 x i8]* @A_V_1_15, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 224 'getelementptr' 'A_V_1_15_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%A_V_1_16_addr = getelementptr [32 x i8]* @A_V_1_16, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 225 'getelementptr' 'A_V_1_16_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%A_V_1_17_addr = getelementptr [32 x i8]* @A_V_1_17, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 226 'getelementptr' 'A_V_1_17_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%A_V_1_18_addr = getelementptr [32 x i8]* @A_V_1_18, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 227 'getelementptr' 'A_V_1_18_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%A_V_1_19_addr = getelementptr [32 x i8]* @A_V_1_19, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 228 'getelementptr' 'A_V_1_19_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%A_V_1_2_addr = getelementptr [32 x i8]* @A_V_1_2, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 229 'getelementptr' 'A_V_1_2_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%A_V_1_20_addr = getelementptr [32 x i8]* @A_V_1_20, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 230 'getelementptr' 'A_V_1_20_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%A_V_1_21_addr = getelementptr [32 x i8]* @A_V_1_21, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 231 'getelementptr' 'A_V_1_21_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%A_V_1_22_addr = getelementptr [32 x i8]* @A_V_1_22, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 232 'getelementptr' 'A_V_1_22_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%A_V_1_23_addr = getelementptr [32 x i8]* @A_V_1_23, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 233 'getelementptr' 'A_V_1_23_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%A_V_1_24_addr = getelementptr [32 x i8]* @A_V_1_24, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 234 'getelementptr' 'A_V_1_24_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%A_V_1_3_addr = getelementptr [32 x i8]* @A_V_1_3, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 235 'getelementptr' 'A_V_1_3_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%A_V_1_4_addr = getelementptr [32 x i8]* @A_V_1_4, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 236 'getelementptr' 'A_V_1_4_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%A_V_1_5_addr = getelementptr [32 x i8]* @A_V_1_5, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 237 'getelementptr' 'A_V_1_5_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%A_V_1_6_addr = getelementptr [32 x i8]* @A_V_1_6, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 238 'getelementptr' 'A_V_1_6_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%A_V_1_7_addr = getelementptr [32 x i8]* @A_V_1_7, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 239 'getelementptr' 'A_V_1_7_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_1_8_addr = getelementptr [32 x i8]* @A_V_1_8, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 240 'getelementptr' 'A_V_1_8_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_1_9_addr = getelementptr [32 x i8]* @A_V_1_9, i64 0, i64 %newIndex9" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 241 'getelementptr' 'A_V_1_9_addr' <Predicate = (tmp_106)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_23_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 242 'store' <Predicate = (tmp_106 & tmp_107 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 243 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_22_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 243 'store' <Predicate = (tmp_106 & tmp_107 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 244 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_21_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 244 'store' <Predicate = (tmp_106 & tmp_107 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 245 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_20_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 245 'store' <Predicate = (tmp_106 & tmp_107 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 246 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_19_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 246 'store' <Predicate = (tmp_106 & tmp_107 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 247 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_18_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 247 'store' <Predicate = (tmp_106 & tmp_107 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 248 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_17_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 248 'store' <Predicate = (tmp_106 & tmp_107 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 249 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_16_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 249 'store' <Predicate = (tmp_106 & tmp_107 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 250 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_15_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 250 'store' <Predicate = (tmp_106 & tmp_107 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 251 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_14_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 251 'store' <Predicate = (tmp_106 & tmp_107 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 252 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_13_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 252 'store' <Predicate = (tmp_106 & tmp_107 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 253 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_12_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 253 'store' <Predicate = (tmp_106 & tmp_107 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 254 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_11_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 254 'store' <Predicate = (tmp_106 & tmp_107 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 255 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_10_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 255 'store' <Predicate = (tmp_106 & tmp_107 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 256 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_9_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 256 'store' <Predicate = (tmp_106 & tmp_107 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 257 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_8_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 257 'store' <Predicate = (tmp_106 & tmp_107 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 258 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_7_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 258 'store' <Predicate = (tmp_106 & tmp_107 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 259 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_6_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 259 'store' <Predicate = (tmp_106 & tmp_107 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 260 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_5_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 260 'store' <Predicate = (tmp_106 & tmp_107 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 261 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_4_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 261 'store' <Predicate = (tmp_106 & tmp_107 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 262 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_3_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 262 'store' <Predicate = (tmp_106 & tmp_107 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 263 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_2_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 263 'store' <Predicate = (tmp_106 & tmp_107 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 264 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_1_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 264 'store' <Predicate = (tmp_106 & tmp_107 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 265 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_0_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 265 'store' <Predicate = (tmp_106 & tmp_107 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 266 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %A_V_1_24_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:110]   --->   Operation 266 'store' <Predicate = (tmp_106 & tmp_107 == 31) | (tmp_106 & tmp_107 == 30) | (tmp_106 & tmp_107 == 29) | (tmp_106 & tmp_107 == 28) | (tmp_106 & tmp_107 == 27) | (tmp_106 & tmp_107 == 26) | (tmp_106 & tmp_107 == 25) | (tmp_106 & tmp_107 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "br label %14" [LeNet_wrapper/../hw_library/fully_connected.h:111]   --->   Operation 267 'br' <Predicate = (tmp_106)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 1.76>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str13) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:120]   --->   Operation 268 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str13)" [LeNet_wrapper/../hw_library/fully_connected.h:120]   --->   Operation 269 'specregionbegin' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (1.76ns)   --->   "br label %15" [LeNet_wrapper/../hw_library/fully_connected.h:121]   --->   Operation 270 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 12> <Delay = 8.44>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i37 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]"   --->   Operation 271 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_116_mid2_v, %ifFalse ]" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 272 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%p_8 = phi i25 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 273 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%ic = phi i6 [ 0, %.preheader.preheader.critedge ], [ %ic_2, %ifFalse ]"   --->   Operation 274 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (2.51ns)   --->   "%exitcond_flatten8 = icmp eq i37 %indvar_flatten6, %tmp_95" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 275 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [1/1] (2.75ns)   --->   "%indvar_flatten_next7 = add i37 %indvar_flatten6, 1"   --->   Operation 276 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.critedge, label %.reset" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] (2.55ns)   --->   "%ib_3 = add nsw i32 1, %ib" [LeNet_wrapper/../hw_library/fully_connected.h:121]   --->   Operation 278 'add' 'ib_3' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (1.42ns)   --->   "%exitcond9 = icmp eq i6 %ic, -32" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 279 'icmp' 'exitcond9' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/1] (1.18ns)   --->   "%ic_mid2 = select i1 %exitcond9, i6 0, i6 %ic" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 280 'select' 'ic_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.69ns)   --->   "%tmp_116_mid2_v = select i1 %exitcond9, i32 %ib_3, i32 %ib" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 281 'select' 'tmp_116_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i32 %tmp_116_mid2_v to i10" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 282 'trunc' 'tmp_124' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_110_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_124, i5 0)" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 283 'bitconcatenate' 'tmp_110_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%ic2 = zext i6 %ic_mid2 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 284 'zext' 'ic2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%ic2_cast = zext i6 %ic_mid2 to i15" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 285 'zext' 'ic2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%A_V_1_11_addr_2 = getelementptr [32 x i8]* @A_V_1_11, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 286 'getelementptr' 'A_V_1_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%A_V_1_14_addr_2 = getelementptr [32 x i8]* @A_V_1_14, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 287 'getelementptr' 'A_V_1_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%A_V_1_17_addr_2 = getelementptr [32 x i8]* @A_V_1_17, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 288 'getelementptr' 'A_V_1_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%A_V_1_19_addr_2 = getelementptr [32 x i8]* @A_V_1_19, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 289 'getelementptr' 'A_V_1_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%A_V_1_2_addr_2 = getelementptr [32 x i8]* @A_V_1_2, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 290 'getelementptr' 'A_V_1_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%A_V_1_20_addr_2 = getelementptr [32 x i8]* @A_V_1_20, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 291 'getelementptr' 'A_V_1_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%A_V_1_22_addr_2 = getelementptr [32 x i8]* @A_V_1_22, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 292 'getelementptr' 'A_V_1_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%A_V_1_24_addr_2 = getelementptr [32 x i8]* @A_V_1_24, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 293 'getelementptr' 'A_V_1_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%A_V_1_5_addr_2 = getelementptr [32 x i8]* @A_V_1_5, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 294 'getelementptr' 'A_V_1_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%A_V_1_8_addr_2 = getelementptr [32 x i8]* @A_V_1_8, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 295 'getelementptr' 'A_V_1_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (1.94ns)   --->   "%tmp_109 = add i15 %tmp_110_cast, %ic2_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 296 'add' 'tmp_109' <Predicate = (!exitcond_flatten8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_111_cast = sext i15 %tmp_109 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 297 'sext' 'tmp_111_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%B_V_1_1_addr_2 = getelementptr [16000 x i8]* @B_V_1_1, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 298 'getelementptr' 'B_V_1_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%B_V_1_10_addr_2 = getelementptr [16000 x i8]* @B_V_1_10, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 299 'getelementptr' 'B_V_1_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%B_V_1_11_addr_2 = getelementptr [16000 x i8]* @B_V_1_11, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 300 'getelementptr' 'B_V_1_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%B_V_1_13_addr_2 = getelementptr [16000 x i8]* @B_V_1_13, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 301 'getelementptr' 'B_V_1_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%B_V_1_14_addr_2 = getelementptr [16000 x i8]* @B_V_1_14, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 302 'getelementptr' 'B_V_1_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%B_V_1_16_addr_2 = getelementptr [16000 x i8]* @B_V_1_16, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 303 'getelementptr' 'B_V_1_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%B_V_1_17_addr_2 = getelementptr [16000 x i8]* @B_V_1_17, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 304 'getelementptr' 'B_V_1_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%B_V_1_18_addr_2 = getelementptr [16000 x i8]* @B_V_1_18, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 305 'getelementptr' 'B_V_1_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%B_V_1_19_addr_2 = getelementptr [16000 x i8]* @B_V_1_19, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 306 'getelementptr' 'B_V_1_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%B_V_1_2_addr_2 = getelementptr [16000 x i8]* @B_V_1_2, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 307 'getelementptr' 'B_V_1_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%B_V_1_20_addr_2 = getelementptr [16000 x i8]* @B_V_1_20, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 308 'getelementptr' 'B_V_1_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%B_V_1_21_addr_2 = getelementptr [16000 x i8]* @B_V_1_21, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 309 'getelementptr' 'B_V_1_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%B_V_1_22_addr_2 = getelementptr [16000 x i8]* @B_V_1_22, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 310 'getelementptr' 'B_V_1_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%B_V_1_23_addr_2 = getelementptr [16000 x i8]* @B_V_1_23, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 311 'getelementptr' 'B_V_1_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%B_V_1_24_addr_2 = getelementptr [16000 x i8]* @B_V_1_24, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 312 'getelementptr' 'B_V_1_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%B_V_1_4_addr_2 = getelementptr [16000 x i8]* @B_V_1_4, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 313 'getelementptr' 'B_V_1_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%B_V_1_5_addr_2 = getelementptr [16000 x i8]* @B_V_1_5, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 314 'getelementptr' 'B_V_1_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%B_V_1_7_addr_2 = getelementptr [16000 x i8]* @B_V_1_7, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 315 'getelementptr' 'B_V_1_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%B_V_1_8_addr_2 = getelementptr [16000 x i8]* @B_V_1_8, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 316 'getelementptr' 'B_V_1_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 317 [2/2] (3.25ns)   --->   "%B_V_1_1_load = load i8* %B_V_1_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 317 'load' 'B_V_1_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 318 [2/2] (2.32ns)   --->   "%A_V_1_2_load = load i8* %A_V_1_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 318 'load' 'A_V_1_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 319 [2/2] (3.25ns)   --->   "%B_V_1_2_load = load i8* %B_V_1_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 319 'load' 'B_V_1_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 320 [2/2] (3.25ns)   --->   "%B_V_1_4_load = load i8* %B_V_1_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 320 'load' 'B_V_1_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 321 [2/2] (2.32ns)   --->   "%A_V_1_5_load = load i8* %A_V_1_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 321 'load' 'A_V_1_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 322 [2/2] (3.25ns)   --->   "%B_V_1_5_load = load i8* %B_V_1_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 322 'load' 'B_V_1_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 323 [2/2] (3.25ns)   --->   "%B_V_1_7_load = load i8* %B_V_1_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 323 'load' 'B_V_1_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 324 [2/2] (2.32ns)   --->   "%A_V_1_8_load = load i8* %A_V_1_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 324 'load' 'A_V_1_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 325 [2/2] (3.25ns)   --->   "%B_V_1_8_load = load i8* %B_V_1_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 325 'load' 'B_V_1_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 326 [2/2] (3.25ns)   --->   "%B_V_1_10_load = load i8* %B_V_1_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 326 'load' 'B_V_1_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 327 [2/2] (2.32ns)   --->   "%A_V_1_11_load = load i8* %A_V_1_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 327 'load' 'A_V_1_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 328 [2/2] (3.25ns)   --->   "%B_V_1_11_load = load i8* %B_V_1_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 328 'load' 'B_V_1_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 329 [2/2] (3.25ns)   --->   "%B_V_1_13_load = load i8* %B_V_1_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 329 'load' 'B_V_1_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 330 [2/2] (2.32ns)   --->   "%A_V_1_14_load = load i8* %A_V_1_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 330 'load' 'A_V_1_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 331 [2/2] (3.25ns)   --->   "%B_V_1_14_load = load i8* %B_V_1_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 331 'load' 'B_V_1_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 332 [2/2] (3.25ns)   --->   "%B_V_1_16_load = load i8* %B_V_1_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 332 'load' 'B_V_1_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 333 [2/2] (2.32ns)   --->   "%A_V_1_17_load = load i8* %A_V_1_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 333 'load' 'A_V_1_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 334 [2/2] (3.25ns)   --->   "%B_V_1_17_load = load i8* %B_V_1_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 334 'load' 'B_V_1_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 335 [2/2] (3.25ns)   --->   "%B_V_1_18_load = load i8* %B_V_1_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 335 'load' 'B_V_1_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 336 [2/2] (2.32ns)   --->   "%A_V_1_19_load = load i8* %A_V_1_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 336 'load' 'A_V_1_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 337 [2/2] (3.25ns)   --->   "%B_V_1_19_load = load i8* %B_V_1_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 337 'load' 'B_V_1_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 338 [2/2] (2.32ns)   --->   "%A_V_1_20_load = load i8* %A_V_1_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 338 'load' 'A_V_1_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 339 [2/2] (3.25ns)   --->   "%B_V_1_20_load = load i8* %B_V_1_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 339 'load' 'B_V_1_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 340 [2/2] (3.25ns)   --->   "%B_V_1_21_load = load i8* %B_V_1_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 340 'load' 'B_V_1_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 341 [2/2] (2.32ns)   --->   "%A_V_1_22_load = load i8* %A_V_1_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 341 'load' 'A_V_1_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 342 [2/2] (3.25ns)   --->   "%B_V_1_22_load = load i8* %B_V_1_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 342 'load' 'B_V_1_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 343 [2/2] (3.25ns)   --->   "%B_V_1_23_load = load i8* %B_V_1_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 343 'load' 'B_V_1_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 344 [2/2] (2.32ns)   --->   "%A_V_1_24_load = load i8* %A_V_1_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 344 'load' 'A_V_1_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 345 [2/2] (3.25ns)   --->   "%B_V_1_24_load = load i8* %B_V_1_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 345 'load' 'B_V_1_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_18 : Operation 346 [1/1] (1.82ns)   --->   "%ic_2 = add i6 1, %ic_mid2" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 346 'add' 'ic_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 347 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 7.42>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%A_V_1_0_addr_2 = getelementptr [32 x i8]* @A_V_1_0, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 348 'getelementptr' 'A_V_1_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%A_V_1_1_addr_2 = getelementptr [32 x i8]* @A_V_1_1, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 349 'getelementptr' 'A_V_1_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%A_V_1_10_addr_2 = getelementptr [32 x i8]* @A_V_1_10, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 350 'getelementptr' 'A_V_1_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%A_V_1_12_addr_2 = getelementptr [32 x i8]* @A_V_1_12, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 351 'getelementptr' 'A_V_1_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%A_V_1_13_addr_2 = getelementptr [32 x i8]* @A_V_1_13, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 352 'getelementptr' 'A_V_1_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%A_V_1_15_addr_2 = getelementptr [32 x i8]* @A_V_1_15, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 353 'getelementptr' 'A_V_1_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%A_V_1_16_addr_2 = getelementptr [32 x i8]* @A_V_1_16, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 354 'getelementptr' 'A_V_1_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%A_V_1_18_addr_2 = getelementptr [32 x i8]* @A_V_1_18, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 355 'getelementptr' 'A_V_1_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%A_V_1_21_addr_2 = getelementptr [32 x i8]* @A_V_1_21, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 356 'getelementptr' 'A_V_1_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%A_V_1_23_addr_2 = getelementptr [32 x i8]* @A_V_1_23, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 357 'getelementptr' 'A_V_1_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%A_V_1_3_addr_2 = getelementptr [32 x i8]* @A_V_1_3, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 358 'getelementptr' 'A_V_1_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%A_V_1_4_addr_2 = getelementptr [32 x i8]* @A_V_1_4, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 359 'getelementptr' 'A_V_1_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%A_V_1_6_addr_2 = getelementptr [32 x i8]* @A_V_1_6, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 360 'getelementptr' 'A_V_1_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%A_V_1_7_addr_2 = getelementptr [32 x i8]* @A_V_1_7, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 361 'getelementptr' 'A_V_1_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%A_V_1_9_addr_2 = getelementptr [32 x i8]* @A_V_1_9, i64 0, i64 %ic2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 362 'getelementptr' 'A_V_1_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%B_V_1_0_addr_2 = getelementptr [16000 x i8]* @B_V_1_0, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 363 'getelementptr' 'B_V_1_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%B_V_1_12_addr_2 = getelementptr [16000 x i8]* @B_V_1_12, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 364 'getelementptr' 'B_V_1_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%B_V_1_15_addr_2 = getelementptr [16000 x i8]* @B_V_1_15, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 365 'getelementptr' 'B_V_1_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%B_V_1_3_addr_2 = getelementptr [16000 x i8]* @B_V_1_3, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 366 'getelementptr' 'B_V_1_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%B_V_1_6_addr_2 = getelementptr [16000 x i8]* @B_V_1_6, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 367 'getelementptr' 'B_V_1_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%B_V_1_9_addr_2 = getelementptr [16000 x i8]* @B_V_1_9, i64 0, i64 %tmp_111_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 368 'getelementptr' 'B_V_1_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 369 [2/2] (2.32ns)   --->   "%A_V_1_0_load = load i8* %A_V_1_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 369 'load' 'A_V_1_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 370 [2/2] (3.25ns)   --->   "%B_V_1_0_load = load i8* %B_V_1_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 370 'load' 'B_V_1_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 371 [2/2] (2.32ns)   --->   "%A_V_1_1_load = load i8* %A_V_1_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 371 'load' 'A_V_1_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 372 [1/2] (3.25ns)   --->   "%B_V_1_1_load = load i8* %B_V_1_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 372 'load' 'B_V_1_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 373 [1/2] (2.32ns)   --->   "%A_V_1_2_load = load i8* %A_V_1_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 373 'load' 'A_V_1_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 374 [1/2] (3.25ns)   --->   "%B_V_1_2_load = load i8* %B_V_1_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 374 'load' 'B_V_1_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 375 [2/2] (2.32ns)   --->   "%A_V_1_3_load = load i8* %A_V_1_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 375 'load' 'A_V_1_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 376 [2/2] (3.25ns)   --->   "%B_V_1_3_load = load i8* %B_V_1_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 376 'load' 'B_V_1_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 377 [2/2] (2.32ns)   --->   "%A_V_1_4_load = load i8* %A_V_1_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 377 'load' 'A_V_1_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 378 [1/2] (3.25ns)   --->   "%B_V_1_4_load = load i8* %B_V_1_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 378 'load' 'B_V_1_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 379 [1/2] (2.32ns)   --->   "%A_V_1_5_load = load i8* %A_V_1_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 379 'load' 'A_V_1_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 380 [1/2] (3.25ns)   --->   "%B_V_1_5_load = load i8* %B_V_1_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 380 'load' 'B_V_1_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 381 [2/2] (2.32ns)   --->   "%A_V_1_6_load = load i8* %A_V_1_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 381 'load' 'A_V_1_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 382 [2/2] (3.25ns)   --->   "%B_V_1_6_load = load i8* %B_V_1_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 382 'load' 'B_V_1_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 383 [2/2] (2.32ns)   --->   "%A_V_1_7_load = load i8* %A_V_1_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 383 'load' 'A_V_1_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 384 [1/2] (3.25ns)   --->   "%B_V_1_7_load = load i8* %B_V_1_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 384 'load' 'B_V_1_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 385 [1/2] (2.32ns)   --->   "%A_V_1_8_load = load i8* %A_V_1_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 385 'load' 'A_V_1_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 386 [1/2] (3.25ns)   --->   "%B_V_1_8_load = load i8* %B_V_1_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 386 'load' 'B_V_1_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 387 [2/2] (2.32ns)   --->   "%A_V_1_9_load = load i8* %A_V_1_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 387 'load' 'A_V_1_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 388 [2/2] (3.25ns)   --->   "%B_V_1_9_load = load i8* %B_V_1_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 388 'load' 'B_V_1_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 389 [2/2] (2.32ns)   --->   "%A_V_1_10_load = load i8* %A_V_1_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 389 'load' 'A_V_1_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 390 [1/2] (3.25ns)   --->   "%B_V_1_10_load = load i8* %B_V_1_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 390 'load' 'B_V_1_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 391 [1/2] (2.32ns)   --->   "%A_V_1_11_load = load i8* %A_V_1_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 391 'load' 'A_V_1_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 392 [1/2] (3.25ns)   --->   "%B_V_1_11_load = load i8* %B_V_1_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 392 'load' 'B_V_1_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 393 [2/2] (2.32ns)   --->   "%A_V_1_12_load = load i8* %A_V_1_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 393 'load' 'A_V_1_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 394 [2/2] (3.25ns)   --->   "%B_V_1_12_load = load i8* %B_V_1_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 394 'load' 'B_V_1_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 395 [2/2] (2.32ns)   --->   "%A_V_1_13_load = load i8* %A_V_1_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 395 'load' 'A_V_1_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 396 [1/2] (3.25ns)   --->   "%B_V_1_13_load = load i8* %B_V_1_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 396 'load' 'B_V_1_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 397 [1/2] (2.32ns)   --->   "%A_V_1_14_load = load i8* %A_V_1_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 397 'load' 'A_V_1_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 398 [1/2] (3.25ns)   --->   "%B_V_1_14_load = load i8* %B_V_1_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 398 'load' 'B_V_1_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 399 [2/2] (2.32ns)   --->   "%A_V_1_15_load = load i8* %A_V_1_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 399 'load' 'A_V_1_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 400 [2/2] (3.25ns)   --->   "%B_V_1_15_load = load i8* %B_V_1_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 400 'load' 'B_V_1_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 401 [2/2] (2.32ns)   --->   "%A_V_1_16_load = load i8* %A_V_1_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 401 'load' 'A_V_1_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 402 [1/2] (3.25ns)   --->   "%B_V_1_16_load = load i8* %B_V_1_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 402 'load' 'B_V_1_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 403 [1/2] (2.32ns)   --->   "%A_V_1_17_load = load i8* %A_V_1_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 403 'load' 'A_V_1_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 404 [1/2] (3.25ns)   --->   "%B_V_1_17_load = load i8* %B_V_1_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 404 'load' 'B_V_1_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 405 [2/2] (2.32ns)   --->   "%A_V_1_18_load = load i8* %A_V_1_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 405 'load' 'A_V_1_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 406 [1/2] (3.25ns)   --->   "%B_V_1_18_load = load i8* %B_V_1_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 406 'load' 'B_V_1_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 407 [1/2] (2.32ns)   --->   "%A_V_1_19_load = load i8* %A_V_1_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 407 'load' 'A_V_1_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 408 [1/2] (3.25ns)   --->   "%B_V_1_19_load = load i8* %B_V_1_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 408 'load' 'B_V_1_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 409 [1/2] (2.32ns)   --->   "%A_V_1_20_load = load i8* %A_V_1_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 409 'load' 'A_V_1_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%lhs_V_20 = sext i8 %A_V_1_20_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 410 'sext' 'lhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 411 [1/2] (3.25ns)   --->   "%B_V_1_20_load = load i8* %B_V_1_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 411 'load' 'B_V_1_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i8 %B_V_1_20_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 412 'sext' 'rhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (4.17ns)   --->   "%ret_V_20 = mul i16 %lhs_V_20, %rhs_V_20" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 413 'mul' 'ret_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [2/2] (2.32ns)   --->   "%A_V_1_21_load = load i8* %A_V_1_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 414 'load' 'A_V_1_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 415 [1/2] (3.25ns)   --->   "%B_V_1_21_load = load i8* %B_V_1_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 415 'load' 'B_V_1_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 416 [1/2] (2.32ns)   --->   "%A_V_1_22_load = load i8* %A_V_1_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 416 'load' 'A_V_1_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 417 [1/2] (3.25ns)   --->   "%B_V_1_22_load = load i8* %B_V_1_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 417 'load' 'B_V_1_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 418 [2/2] (2.32ns)   --->   "%A_V_1_23_load = load i8* %A_V_1_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 418 'load' 'A_V_1_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 419 [1/2] (3.25ns)   --->   "%B_V_1_23_load = load i8* %B_V_1_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 419 'load' 'B_V_1_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 420 [1/2] (2.32ns)   --->   "%A_V_1_24_load = load i8* %A_V_1_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 420 'load' 'A_V_1_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 421 [1/2] (3.25ns)   --->   "%B_V_1_24_load = load i8* %B_V_1_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 421 'load' 'B_V_1_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_19 : Operation 422 [1/1] (1.42ns)   --->   "%ifzero = icmp eq i6 %ic_2, -32" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 422 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 423 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 9.40>
ST_20 : Operation 424 [1/2] (2.32ns)   --->   "%A_V_1_0_load = load i8* %A_V_1_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 424 'load' 'A_V_1_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 425 [1/2] (3.25ns)   --->   "%B_V_1_0_load = load i8* %B_V_1_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 425 'load' 'B_V_1_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_20 : Operation 426 [1/2] (2.32ns)   --->   "%A_V_1_1_load = load i8* %A_V_1_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 426 'load' 'A_V_1_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %A_V_1_1_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 427 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %B_V_1_1_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 428 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_1 = mul i16 %lhs_V_1, %rhs_V_1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 429 'mul' 'ret_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 430 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%tmp_167_1_cast = sext i16 %ret_V_1 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 430 'sext' 'tmp_167_1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i8 %A_V_1_2_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 431 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %B_V_1_2_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 432 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (4.17ns)   --->   "%ret_V_2 = mul i16 %lhs_V_2, %rhs_V_2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 433 'mul' 'ret_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_167_2_cast = sext i16 %ret_V_2 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 434 'sext' 'tmp_167_2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 435 [1/2] (2.32ns)   --->   "%A_V_1_3_load = load i8* %A_V_1_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 435 'load' 'A_V_1_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 436 [1/2] (3.25ns)   --->   "%B_V_1_3_load = load i8* %B_V_1_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 436 'load' 'B_V_1_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_20 : Operation 437 [1/2] (2.32ns)   --->   "%A_V_1_4_load = load i8* %A_V_1_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 437 'load' 'A_V_1_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %A_V_1_4_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 438 'sext' 'lhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %B_V_1_4_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 439 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_4 = mul i16 %lhs_V_4, %rhs_V_4" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 440 'mul' 'ret_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 441 [1/1] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%tmp_167_4_cast = sext i16 %ret_V_4 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 441 'sext' 'tmp_167_4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i8 %A_V_1_5_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 442 'sext' 'lhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i8 %B_V_1_5_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 443 'sext' 'rhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (4.17ns)   --->   "%ret_V_5 = mul i16 %lhs_V_5, %rhs_V_5" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 444 'mul' 'ret_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_167_5_cast = sext i16 %ret_V_5 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 445 'sext' 'tmp_167_5_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 446 [1/2] (2.32ns)   --->   "%A_V_1_6_load = load i8* %A_V_1_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 446 'load' 'A_V_1_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 447 [1/2] (3.25ns)   --->   "%B_V_1_6_load = load i8* %B_V_1_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 447 'load' 'B_V_1_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_20 : Operation 448 [1/2] (2.32ns)   --->   "%A_V_1_7_load = load i8* %A_V_1_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 448 'load' 'A_V_1_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i8 %A_V_1_7_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 449 'sext' 'lhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i8 %B_V_1_7_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 450 'sext' 'rhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_7 = mul i16 %lhs_V_7, %rhs_V_7" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 451 'mul' 'ret_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 452 [1/1] (0.00ns) (grouped into DSP with root node tmp10)   --->   "%tmp_167_7_cast = sext i16 %ret_V_7 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 452 'sext' 'tmp_167_7_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i8 %A_V_1_8_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 453 'sext' 'lhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 454 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i8 %B_V_1_8_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 454 'sext' 'rhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 455 [1/1] (4.17ns)   --->   "%ret_V_8 = mul i16 %lhs_V_8, %rhs_V_8" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 455 'mul' 'ret_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_167_8_cast = sext i16 %ret_V_8 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 456 'sext' 'tmp_167_8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 457 [1/2] (2.32ns)   --->   "%A_V_1_9_load = load i8* %A_V_1_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 457 'load' 'A_V_1_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 458 [1/2] (3.25ns)   --->   "%B_V_1_9_load = load i8* %B_V_1_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 458 'load' 'B_V_1_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_20 : Operation 459 [1/2] (2.32ns)   --->   "%A_V_1_10_load = load i8* %A_V_1_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 459 'load' 'A_V_1_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 460 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i8 %A_V_1_10_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 460 'sext' 'lhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 461 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i8 %B_V_1_10_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 461 'sext' 'rhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 462 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%ret_V_10 = mul i16 %lhs_V_10, %rhs_V_10" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 462 'mul' 'ret_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 463 [1/1] (0.00ns) (grouped into DSP with root node tmp12)   --->   "%tmp_167_cast = sext i16 %ret_V_10 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 463 'sext' 'tmp_167_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i8 %A_V_1_11_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 464 'sext' 'lhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 465 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i8 %B_V_1_11_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 465 'sext' 'rhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 466 [1/1] (4.17ns)   --->   "%ret_V_11 = mul i16 %lhs_V_11, %rhs_V_11" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 466 'mul' 'ret_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_167_10_cast = sext i16 %ret_V_11 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 467 'sext' 'tmp_167_10_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 468 [1/2] (2.32ns)   --->   "%A_V_1_12_load = load i8* %A_V_1_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 468 'load' 'A_V_1_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 469 [1/2] (3.25ns)   --->   "%B_V_1_12_load = load i8* %B_V_1_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 469 'load' 'B_V_1_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_20 : Operation 470 [1/2] (2.32ns)   --->   "%A_V_1_13_load = load i8* %A_V_1_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 470 'load' 'A_V_1_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 471 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i8 %A_V_1_13_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 471 'sext' 'lhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i8 %B_V_1_13_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 472 'sext' 'rhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%ret_V_13 = mul i16 %lhs_V_13, %rhs_V_13" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 473 'mul' 'ret_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 474 [1/1] (0.00ns) (grouped into DSP with root node tmp16)   --->   "%tmp_167_12_cast = sext i16 %ret_V_13 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 474 'sext' 'tmp_167_12_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i8 %A_V_1_14_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 475 'sext' 'lhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 476 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i8 %B_V_1_14_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 476 'sext' 'rhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 477 [1/1] (4.17ns)   --->   "%ret_V_14 = mul i16 %lhs_V_14, %rhs_V_14" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 477 'mul' 'ret_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_167_13_cast = sext i16 %ret_V_14 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 478 'sext' 'tmp_167_13_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 479 [1/2] (2.32ns)   --->   "%A_V_1_15_load = load i8* %A_V_1_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 479 'load' 'A_V_1_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 480 [1/2] (3.25ns)   --->   "%B_V_1_15_load = load i8* %B_V_1_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 480 'load' 'B_V_1_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_20 : Operation 481 [1/2] (2.32ns)   --->   "%A_V_1_16_load = load i8* %A_V_1_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 481 'load' 'A_V_1_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%lhs_V_16 = sext i8 %A_V_1_16_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 482 'sext' 'lhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i8 %B_V_1_16_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 483 'sext' 'rhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (3.36ns) (grouped into DSP with root node tmp18)   --->   "%ret_V_16 = mul i16 %lhs_V_16, %rhs_V_16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 484 'mul' 'ret_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 485 [1/1] (0.00ns) (grouped into DSP with root node tmp18)   --->   "%tmp_167_15_cast = sext i16 %ret_V_16 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 485 'sext' 'tmp_167_15_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i8 %A_V_1_17_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 486 'sext' 'lhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i8 %B_V_1_17_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 487 'sext' 'rhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (4.17ns)   --->   "%ret_V_17 = mul i16 %lhs_V_17, %rhs_V_17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 488 'mul' 'ret_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_167_16_cast = sext i16 %ret_V_17 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 489 'sext' 'tmp_167_16_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 490 [1/2] (2.32ns)   --->   "%A_V_1_18_load = load i8* %A_V_1_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 490 'load' 'A_V_1_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 491 [1/1] (0.00ns)   --->   "%lhs_V_18 = sext i8 %A_V_1_18_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 491 'sext' 'lhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i8 %B_V_1_18_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 492 'sext' 'rhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%ret_V_18 = mul i16 %lhs_V_18, %rhs_V_18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 493 'mul' 'ret_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 494 [1/1] (0.00ns) (grouped into DSP with root node tmp20)   --->   "%tmp_167_17_cast = sext i16 %ret_V_18 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 494 'sext' 'tmp_167_17_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i8 %A_V_1_19_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 495 'sext' 'lhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i8 %B_V_1_19_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 496 'sext' 'rhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (3.36ns) (grouped into DSP with root node tmp21)   --->   "%ret_V_19 = mul i16 %lhs_V_19, %rhs_V_19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 497 'mul' 'ret_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 498 [1/1] (0.00ns) (grouped into DSP with root node tmp21)   --->   "%tmp_167_18_cast = sext i16 %ret_V_19 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 498 'sext' 'tmp_167_18_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_167_19_cast = sext i16 %ret_V_20 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 499 'sext' 'tmp_167_19_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 500 [1/2] (2.32ns)   --->   "%A_V_1_21_load = load i8* %A_V_1_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 500 'load' 'A_V_1_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i8 %A_V_1_21_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 501 'sext' 'lhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i8 %B_V_1_21_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 502 'sext' 'rhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (3.36ns) (grouped into DSP with root node tmp23)   --->   "%ret_V_21 = mul i16 %lhs_V_21, %rhs_V_21" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 503 'mul' 'ret_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 504 [1/1] (0.00ns) (grouped into DSP with root node tmp23)   --->   "%tmp_167_20_cast = sext i16 %ret_V_21 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 504 'sext' 'tmp_167_20_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (0.00ns)   --->   "%lhs_V_22 = sext i8 %A_V_1_22_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 505 'sext' 'lhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i8 %B_V_1_22_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 506 'sext' 'rhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 507 [1/1] (4.17ns)   --->   "%ret_V_22 = mul i16 %lhs_V_22, %rhs_V_22" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 507 'mul' 'ret_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_167_21_cast = sext i16 %ret_V_22 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 508 'sext' 'tmp_167_21_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 509 [1/2] (2.32ns)   --->   "%A_V_1_23_load = load i8* %A_V_1_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 509 'load' 'A_V_1_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i8 %A_V_1_23_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 510 'sext' 'lhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i8 %B_V_1_23_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 511 'sext' 'rhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 512 [1/1] (3.36ns) (grouped into DSP with root node tmp24)   --->   "%ret_V_23 = mul i16 %lhs_V_23, %rhs_V_23" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 512 'mul' 'ret_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 513 [1/1] (0.00ns) (grouped into DSP with root node tmp24)   --->   "%tmp_167_22_cast = sext i16 %ret_V_23 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 513 'sext' 'tmp_167_22_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i8 %A_V_1_24_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 514 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %B_V_1_24_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 515 'sext' 'rhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (4.17ns)   --->   "%ret_V_s = mul i16 %lhs_V_s, %rhs_V_s" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 516 'mul' 'ret_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_167_23_cast = sext i16 %ret_V_s to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 517 'sext' 'tmp_167_23_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i17 %tmp_167_2_cast, %tmp_167_1_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 518 'add' 'tmp5' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 519 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i17 %tmp_167_5_cast, %tmp_167_4_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 519 'add' 'tmp7' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 520 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i17 %tmp_167_8_cast, %tmp_167_7_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 520 'add' 'tmp10' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 521 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i17 %tmp_167_10_cast, %tmp_167_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 521 'add' 'tmp12' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 522 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i17 %tmp_167_13_cast, %tmp_167_12_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 522 'add' 'tmp16' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 523 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp18 = add i17 %tmp_167_16_cast, %tmp_167_15_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 523 'add' 'tmp18' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 524 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp21 = add i17 %tmp_167_19_cast, %tmp_167_18_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 524 'add' 'tmp21' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 525 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i17 %tmp_167_17_cast, %tmp21" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 525 'add' 'tmp20' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 526 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp23 = add i17 %tmp_167_21_cast, %tmp_167_20_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 526 'add' 'tmp23' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 527 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp24 = add i17 %tmp_167_23_cast, %tmp_167_22_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 527 'add' 'tmp24' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 15> <Delay = 10.6>
ST_21 : Operation 528 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %A_V_1_0_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 528 'sext' 'lhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %B_V_1_0_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 529 'sext' 'rhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V = mul i16 %lhs_V, %rhs_V" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 530 'mul' 'ret_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 531 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%tmp_119_cast = sext i16 %ret_V to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 531 'sext' 'tmp_119_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i8 %A_V_1_3_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 532 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %B_V_1_3_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 533 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_3 = mul i16 %lhs_V_3, %rhs_V_3" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 534 'mul' 'ret_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 535 [1/1] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%tmp_167_3_cast = sext i16 %ret_V_3 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 535 'sext' 'tmp_167_3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i8 %A_V_1_6_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 536 'sext' 'lhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i8 %B_V_1_6_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 537 'sext' 'rhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_6 = mul i16 %lhs_V_6, %rhs_V_6" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 538 'mul' 'ret_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 539 [1/1] (0.00ns) (grouped into DSP with root node tmp9)   --->   "%tmp_167_6_cast = sext i16 %ret_V_6 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 539 'sext' 'tmp_167_6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i8 %A_V_1_9_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 540 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i8 %B_V_1_9_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 541 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_9 = mul i16 %lhs_V_9, %rhs_V_9" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 542 'mul' 'ret_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 543 [1/1] (0.00ns) (grouped into DSP with root node tmp11)   --->   "%tmp_167_9_cast = sext i16 %ret_V_9 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 543 'sext' 'tmp_167_9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.00ns)   --->   "%lhs_V_12 = sext i8 %A_V_1_12_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 544 'sext' 'lhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 545 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i8 %B_V_1_12_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 545 'sext' 'rhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 546 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%ret_V_12 = mul i16 %lhs_V_12, %rhs_V_12" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 546 'mul' 'ret_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 547 [1/1] (0.00ns) (grouped into DSP with root node tmp15)   --->   "%tmp_167_11_cast = sext i16 %ret_V_12 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 547 'sext' 'tmp_167_11_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 548 [1/1] (0.00ns)   --->   "%lhs_V_15 = sext i8 %A_V_1_15_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 548 'sext' 'lhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i8 %B_V_1_15_load to i16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 549 'sext' 'rhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (3.36ns) (grouped into DSP with root node tmp17)   --->   "%ret_V_15 = mul i16 %lhs_V_15, %rhs_V_15" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 550 'mul' 'ret_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 551 [1/1] (0.00ns) (grouped into DSP with root node tmp17)   --->   "%tmp_167_14_cast = sext i16 %ret_V_15 to i17" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 551 'sext' 'tmp_167_14_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 552 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i17 %tmp_119_cast, %tmp5" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 552 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 553 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 553 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 554 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i17 %tmp_167_3_cast, %tmp7" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 554 'add' 'tmp6' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 555 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 555 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (2.10ns)   --->   "%tmp3 = add i18 %tmp4_cast, %tmp6_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 556 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i18 %tmp3 to i19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 557 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i17 %tmp_167_6_cast, %tmp10" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 558 'add' 'tmp9' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 559 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i17 %tmp9 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 559 'sext' 'tmp9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 560 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i17 %tmp_167_9_cast, %tmp12" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 560 'add' 'tmp11' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i17 %tmp11 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 561 'sext' 'tmp11_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (2.10ns)   --->   "%tmp8 = add i18 %tmp9_cast, %tmp11_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 562 'add' 'tmp8' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 563 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i18 %tmp8 to i19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 563 'sext' 'tmp8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 564 [1/1] (2.13ns)   --->   "%tmp2 = add i19 %tmp3_cast, %tmp8_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 564 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 565 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i17 %tmp_167_11_cast, %tmp16" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 565 'add' 'tmp15' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i17 %tmp15 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 566 'sext' 'tmp15_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp17 = add i17 %tmp_167_14_cast, %tmp18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 567 'add' 'tmp17' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 568 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 568 'sext' 'tmp17_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 569 [1/1] (2.10ns)   --->   "%tmp14 = add i18 %tmp15_cast, %tmp17_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 569 'add' 'tmp14' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 570 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i18 %tmp14 to i19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 570 'sext' 'tmp14_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 571 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i17 %tmp20 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 571 'sext' 'tmp20_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 572 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i17 %tmp23 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 572 'sext' 'tmp23_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 573 [1/1] (0.00ns)   --->   "%tmp24_cast = sext i17 %tmp24 to i18" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 573 'sext' 'tmp24_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i18 %tmp23_cast, %tmp24_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 574 'add' 'tmp22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 575 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp19 = add i18 %tmp20_cast, %tmp22" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 575 'add' 'tmp19' <Predicate = (!exitcond_flatten8)> <Delay = 3.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19 to i19" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 576 'sext' 'tmp19_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (2.13ns)   --->   "%tmp13 = add i19 %tmp14_cast, %tmp19_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 577 'add' 'tmp13' <Predicate = (!exitcond_flatten8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 6.85>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)"   --->   Operation 578 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node sum_V_s)   --->   "%p_8_mid2 = select i1 %exitcond9, i25 0, i25 %p_8" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 579 'select' 'p_8_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str15) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 580 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str15)" [LeNet_wrapper/../hw_library/fully_connected.h:124]   --->   Operation 581 'specregionbegin' 'tmp_85' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:125]   --->   Operation 582 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 583 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i19 %tmp2 to i20" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 583 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i19 %tmp13 to i20" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 584 'sext' 'tmp13_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (2.16ns)   --->   "%tmp_91 = add i20 %tmp2_cast, %tmp13_cast" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 585 'add' 'tmp_91' <Predicate = (!exitcond_flatten8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node sum_V_s)   --->   "%p_cast = sext i20 %tmp_91 to i25" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 586 'sext' 'p_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 587 [1/1] (2.34ns) (out node of the LUT)   --->   "%sum_V_s = add i25 %p_cast, %p_8_mid2" [LeNet_wrapper/../hw_library/fully_connected.h:127]   --->   Operation 587 'add' 'sum_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str15, i32 %tmp_85)" [LeNet_wrapper/../hw_library/fully_connected.h:129]   --->   Operation 588 'specregionend' 'empty_118' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 589 [1/1] (2.34ns)   --->   "%p_neg = sub i25 0, %sum_V_s" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 589 'sub' 'p_neg' <Predicate = (ifzero)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_86 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %p_neg, i32 7, i32 24)" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 590 'partselect' 'tmp_86' <Predicate = (ifzero)> <Delay = 0.00>

State 23 <SV = 17> <Delay = 6.85>
ST_23 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sum_V_s, i32 24)" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 591 'bitselect' 'tmp_125' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_87 = sext i18 %tmp_86 to i25" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 592 'sext' 'tmp_87' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 593 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_87 to i26" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 593 'zext' 'p_lshr_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 594 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 594 'sub' 'p_neg_t' <Predicate = (ifzero)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%tmp_89 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %sum_V_s, i32 7, i32 24)" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 595 'partselect' 'tmp_89' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%tmp_90 = sext i18 %tmp_89 to i25" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 596 'sext' 'tmp_90' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%p_lshr_f_cast = zext i25 %tmp_90 to i26" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 597 'zext' 'p_lshr_f_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%output_data = select i1 %tmp_125, i26 %p_neg_t, i26 %p_lshr_f_cast" [LeNet_wrapper/../hw_library/fully_connected.h:130]   --->   Operation 598 'select' 'output_data' <Predicate = (ifzero)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 599 [1/1] (2.45ns)   --->   "%tmp_110 = icmp slt i25 %sum_V_s, -127" [LeNet_wrapper/../hw_library/fully_connected.h:131]   --->   Operation 599 'icmp' 'tmp_110' <Predicate = (ifzero)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 600 [1/1] (0.76ns) (out node of the LUT)   --->   "%output_data_2 = select i1 %tmp_110, i26 0, i26 %output_data" [LeNet_wrapper/../hw_library/fully_connected.h:131]   --->   Operation 600 'select' 'output_data_2' <Predicate = (ifzero)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_V_177 = sext i26 %output_data_2 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:131]   --->   Operation 601 'sext' 'tmp_V_177' <Predicate = (ifzero)> <Delay = 0.00>
ST_23 : Operation 602 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_177)" [LeNet_wrapper/../hw_library/fully_connected.h:132]   --->   Operation 602 'write' <Predicate = (ifzero)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 603 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 603 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 0.00>
ST_24 : Operation 604 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str13, i32 %tmp_82)" [LeNet_wrapper/../hw_library/fully_connected.h:134]   --->   Operation 604 'specregionend' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 605 [1/1] (0.00ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fully_connected.h:102]   --->   Operation 605 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 8.51>
ST_25 : Operation 606 [1/1] (8.51ns)   --->   "%tmp_92 = mul i32 %tmp1, %tmp_V_160" [LeNet_wrapper/../hw_library/fully_connected.h:75]   --->   Operation 606 'mul' 'tmp_92' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 607 [1/1] (0.00ns)   --->   "store i32 %tmp_92, i32* @B_ROW_2, align 4" [LeNet_wrapper/../hw_library/fully_connected.h:75]   --->   Operation 607 'store' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 608 [1/1] (1.76ns)   --->   "br label %.preheader322" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 608 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 9> <Delay = 5.92>
ST_26 : Operation 609 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 609 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %tmp_109_mid2_v, %5 ]" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 610 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 611 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %0 ], [ %j_7, %5 ]"   --->   Operation 611 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 612 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i to i32" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 612 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 613 [1/1] (2.47ns)   --->   "%tmp_94 = icmp ult i32 %i_cast, %tmp_V_166" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 613 'icmp' 'tmp_94' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 614 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -124288"   --->   Operation 614 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 615 [1/1] (2.16ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 615 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 616 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit323.loopexit, label %.preheader322.preheader"   --->   Operation 616 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 617 [1/1] (1.82ns)   --->   "%i_7 = add i9 %i, 1" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 617 'add' 'i_7' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 618 [1/1] (1.77ns)   --->   "%tmp_97 = icmp eq i10 %j, -224" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 618 'icmp' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 619 [1/1] (0.68ns)   --->   "%j_mid2 = select i1 %tmp_97, i10 0, i10 %j" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 619 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 620 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i9 %i_7 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:78]   --->   Operation 620 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 621 [1/1] (0.96ns)   --->   "%tmp_109_mid2_v = select i1 %tmp_97, i9 %i_7, i9 %i" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 621 'select' 'tmp_109_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 622 [1/1] (2.47ns)   --->   "%tmp_110_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_166" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 622 'icmp' 'tmp_110_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_110_mid2 = select i1 %tmp_97, i1 %tmp_110_mid1, i1 %tmp_94" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 623 'select' 'tmp_110_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 624 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j_mid2 to i32" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 624 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [LeNet_wrapper/../hw_library/fully_connected.h:80]   --->   Operation 625 'specregionbegin' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 626 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fully_connected.h:81]   --->   Operation 626 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 627 [1/1] (2.47ns)   --->   "%tmp_96 = icmp ult i32 %j_cast, %tmp_92" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 627 'icmp' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 628 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_96, %tmp_110_mid2" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 628 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 629 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [LeNet_wrapper/../hw_library/fully_connected.h:82]   --->   Operation 629 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_101 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j_mid2, i32 5, i32 9)" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 630 'partselect' 'tmp_101' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_26 : Operation 631 [1/1] (1.42ns)   --->   "switch i5 %tmp_101, label %branch99 [
    i5 0, label %branch75
    i5 1, label %branch76
    i5 2, label %branch77
    i5 3, label %branch78
    i5 4, label %branch79
    i5 5, label %branch80
    i5 6, label %branch81
    i5 7, label %branch82
    i5 8, label %branch83
    i5 9, label %branch84
    i5 10, label %branch85
    i5 11, label %branch86
    i5 12, label %branch87
    i5 13, label %branch88
    i5 14, label %branch89
    i5 15, label %branch90
    i5 -16, label %branch91
    i5 -15, label %branch92
    i5 -14, label %branch93
    i5 -13, label %branch94
    i5 -12, label %branch95
    i5 -11, label %branch96
    i5 -10, label %branch97
    i5 -9, label %branch98
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 631 'switch' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 1.42>
ST_26 : Operation 632 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 632 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 23)> <Delay = 0.00>
ST_26 : Operation 633 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 633 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 22)> <Delay = 0.00>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 634 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 21)> <Delay = 0.00>
ST_26 : Operation 635 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 635 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 20)> <Delay = 0.00>
ST_26 : Operation 636 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 636 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 19)> <Delay = 0.00>
ST_26 : Operation 637 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 637 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 18)> <Delay = 0.00>
ST_26 : Operation 638 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 638 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 17)> <Delay = 0.00>
ST_26 : Operation 639 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 639 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 16)> <Delay = 0.00>
ST_26 : Operation 640 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 640 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 15)> <Delay = 0.00>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 641 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 14)> <Delay = 0.00>
ST_26 : Operation 642 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 642 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 13)> <Delay = 0.00>
ST_26 : Operation 643 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 643 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 12)> <Delay = 0.00>
ST_26 : Operation 644 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 644 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 11)> <Delay = 0.00>
ST_26 : Operation 645 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 645 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 10)> <Delay = 0.00>
ST_26 : Operation 646 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 646 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 9)> <Delay = 0.00>
ST_26 : Operation 647 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 647 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 8)> <Delay = 0.00>
ST_26 : Operation 648 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 648 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 7)> <Delay = 0.00>
ST_26 : Operation 649 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 649 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 6)> <Delay = 0.00>
ST_26 : Operation 650 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 650 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 5)> <Delay = 0.00>
ST_26 : Operation 651 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 651 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 4)> <Delay = 0.00>
ST_26 : Operation 652 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 652 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 3)> <Delay = 0.00>
ST_26 : Operation 653 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 653 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 2)> <Delay = 0.00>
ST_26 : Operation 654 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 654 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 1)> <Delay = 0.00>
ST_26 : Operation 655 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 655 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 0)> <Delay = 0.00>
ST_26 : Operation 656 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 656 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_101 == 31) | (!exitcond_flatten & !or_cond & tmp_101 == 30) | (!exitcond_flatten & !or_cond & tmp_101 == 29) | (!exitcond_flatten & !or_cond & tmp_101 == 28) | (!exitcond_flatten & !or_cond & tmp_101 == 27) | (!exitcond_flatten & !or_cond & tmp_101 == 26) | (!exitcond_flatten & !or_cond & tmp_101 == 25) | (!exitcond_flatten & !or_cond & tmp_101 == 24)> <Delay = 0.00>
ST_26 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_98 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j_mid2, i32 5, i32 9)" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 657 'partselect' 'tmp_98' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_26 : Operation 658 [1/1] (1.42ns)   --->   "switch i5 %tmp_98, label %branch74 [
    i5 0, label %branch50
    i5 1, label %branch51
    i5 2, label %branch52
    i5 3, label %branch53
    i5 4, label %branch54
    i5 5, label %branch55
    i5 6, label %branch56
    i5 7, label %branch57
    i5 8, label %branch58
    i5 9, label %branch59
    i5 10, label %branch60
    i5 11, label %branch61
    i5 12, label %branch62
    i5 13, label %branch63
    i5 14, label %branch64
    i5 15, label %branch65
    i5 -16, label %branch66
    i5 -15, label %branch67
    i5 -14, label %branch68
    i5 -13, label %branch69
    i5 -12, label %branch70
    i5 -11, label %branch71
    i5 -10, label %branch72
    i5 -9, label %branch73
  ]" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 658 'switch' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42>
ST_26 : Operation 659 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 659 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 23)> <Delay = 0.00>
ST_26 : Operation 660 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 660 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 22)> <Delay = 0.00>
ST_26 : Operation 661 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 661 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 21)> <Delay = 0.00>
ST_26 : Operation 662 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 662 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 20)> <Delay = 0.00>
ST_26 : Operation 663 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 663 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 19)> <Delay = 0.00>
ST_26 : Operation 664 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 664 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 18)> <Delay = 0.00>
ST_26 : Operation 665 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 665 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 17)> <Delay = 0.00>
ST_26 : Operation 666 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 666 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 16)> <Delay = 0.00>
ST_26 : Operation 667 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 667 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 15)> <Delay = 0.00>
ST_26 : Operation 668 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 668 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 14)> <Delay = 0.00>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 669 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 13)> <Delay = 0.00>
ST_26 : Operation 670 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 670 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 12)> <Delay = 0.00>
ST_26 : Operation 671 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 671 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 11)> <Delay = 0.00>
ST_26 : Operation 672 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 672 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 10)> <Delay = 0.00>
ST_26 : Operation 673 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 673 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 9)> <Delay = 0.00>
ST_26 : Operation 674 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 674 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 8)> <Delay = 0.00>
ST_26 : Operation 675 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 675 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 7)> <Delay = 0.00>
ST_26 : Operation 676 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 676 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 6)> <Delay = 0.00>
ST_26 : Operation 677 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 677 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 5)> <Delay = 0.00>
ST_26 : Operation 678 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 678 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 4)> <Delay = 0.00>
ST_26 : Operation 679 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 679 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 3)> <Delay = 0.00>
ST_26 : Operation 680 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 680 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 2)> <Delay = 0.00>
ST_26 : Operation 681 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 681 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 1)> <Delay = 0.00>
ST_26 : Operation 682 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 682 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 0)> <Delay = 0.00>
ST_26 : Operation 683 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 683 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_98 == 31) | (!exitcond_flatten & or_cond & tmp_98 == 30) | (!exitcond_flatten & or_cond & tmp_98 == 29) | (!exitcond_flatten & or_cond & tmp_98 == 28) | (!exitcond_flatten & or_cond & tmp_98 == 27) | (!exitcond_flatten & or_cond & tmp_98 == 26) | (!exitcond_flatten & or_cond & tmp_98 == 25) | (!exitcond_flatten & or_cond & tmp_98 == 24)> <Delay = 0.00>
ST_26 : Operation 684 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_81)" [LeNet_wrapper/../hw_library/fully_connected.h:91]   --->   Operation 684 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 685 [1/1] (1.73ns)   --->   "%j_7 = add i10 %j_mid2, 1" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 685 'add' 'j_7' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 686 [1/1] (0.00ns)   --->   "br label %.preheader322" [LeNet_wrapper/../hw_library/fully_connected.h:79]   --->   Operation 686 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 27 <SV = 10> <Delay = 7.26>
ST_27 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_120 = trunc i10 %j_mid2 to i5" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 687 'trunc' 'tmp_120' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_102 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_109_mid2_v, i5 %tmp_120)" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 688 'bitconcatenate' 'tmp_102' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_103 = zext i14 %tmp_102 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 689 'zext' 'tmp_103' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 690 [1/1] (0.00ns)   --->   "%B_V_1_0_addr_1 = getelementptr [16000 x i8]* @B_V_1_0, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 690 'getelementptr' 'B_V_1_0_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 691 [1/1] (0.00ns)   --->   "%B_V_1_1_addr_1 = getelementptr [16000 x i8]* @B_V_1_1, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 691 'getelementptr' 'B_V_1_1_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%B_V_1_10_addr_1 = getelementptr [16000 x i8]* @B_V_1_10, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 692 'getelementptr' 'B_V_1_10_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%B_V_1_11_addr_1 = getelementptr [16000 x i8]* @B_V_1_11, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 693 'getelementptr' 'B_V_1_11_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (0.00ns)   --->   "%B_V_1_12_addr_1 = getelementptr [16000 x i8]* @B_V_1_12, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 694 'getelementptr' 'B_V_1_12_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%B_V_1_13_addr_1 = getelementptr [16000 x i8]* @B_V_1_13, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 695 'getelementptr' 'B_V_1_13_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (0.00ns)   --->   "%B_V_1_14_addr_1 = getelementptr [16000 x i8]* @B_V_1_14, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 696 'getelementptr' 'B_V_1_14_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 697 [1/1] (0.00ns)   --->   "%B_V_1_15_addr_1 = getelementptr [16000 x i8]* @B_V_1_15, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 697 'getelementptr' 'B_V_1_15_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 698 [1/1] (0.00ns)   --->   "%B_V_1_16_addr_1 = getelementptr [16000 x i8]* @B_V_1_16, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 698 'getelementptr' 'B_V_1_16_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%B_V_1_17_addr_1 = getelementptr [16000 x i8]* @B_V_1_17, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 699 'getelementptr' 'B_V_1_17_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 700 [1/1] (0.00ns)   --->   "%B_V_1_18_addr_1 = getelementptr [16000 x i8]* @B_V_1_18, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 700 'getelementptr' 'B_V_1_18_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 701 [1/1] (0.00ns)   --->   "%B_V_1_19_addr_1 = getelementptr [16000 x i8]* @B_V_1_19, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 701 'getelementptr' 'B_V_1_19_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 702 [1/1] (0.00ns)   --->   "%B_V_1_2_addr_1 = getelementptr [16000 x i8]* @B_V_1_2, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 702 'getelementptr' 'B_V_1_2_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 703 [1/1] (0.00ns)   --->   "%B_V_1_20_addr_1 = getelementptr [16000 x i8]* @B_V_1_20, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 703 'getelementptr' 'B_V_1_20_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 704 [1/1] (0.00ns)   --->   "%B_V_1_21_addr_1 = getelementptr [16000 x i8]* @B_V_1_21, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 704 'getelementptr' 'B_V_1_21_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%B_V_1_22_addr_1 = getelementptr [16000 x i8]* @B_V_1_22, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 705 'getelementptr' 'B_V_1_22_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (0.00ns)   --->   "%B_V_1_23_addr_1 = getelementptr [16000 x i8]* @B_V_1_23, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 706 'getelementptr' 'B_V_1_23_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 707 [1/1] (0.00ns)   --->   "%B_V_1_24_addr_1 = getelementptr [16000 x i8]* @B_V_1_24, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 707 'getelementptr' 'B_V_1_24_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 708 [1/1] (0.00ns)   --->   "%B_V_1_3_addr_1 = getelementptr [16000 x i8]* @B_V_1_3, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 708 'getelementptr' 'B_V_1_3_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 709 [1/1] (0.00ns)   --->   "%B_V_1_4_addr_1 = getelementptr [16000 x i8]* @B_V_1_4, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 709 'getelementptr' 'B_V_1_4_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 710 [1/1] (0.00ns)   --->   "%B_V_1_5_addr_1 = getelementptr [16000 x i8]* @B_V_1_5, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 710 'getelementptr' 'B_V_1_5_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 711 [1/1] (0.00ns)   --->   "%B_V_1_6_addr_1 = getelementptr [16000 x i8]* @B_V_1_6, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 711 'getelementptr' 'B_V_1_6_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 712 [1/1] (0.00ns)   --->   "%B_V_1_7_addr_1 = getelementptr [16000 x i8]* @B_V_1_7, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 712 'getelementptr' 'B_V_1_7_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 713 [1/1] (0.00ns)   --->   "%B_V_1_8_addr_1 = getelementptr [16000 x i8]* @B_V_1_8, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 713 'getelementptr' 'B_V_1_8_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 714 [1/1] (0.00ns)   --->   "%B_V_1_9_addr_1 = getelementptr [16000 x i8]* @B_V_1_9, i64 0, i64 %tmp_103" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 714 'getelementptr' 'B_V_1_9_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 715 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_23_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 715 'store' <Predicate = (!or_cond & tmp_101 == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 716 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_22_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 716 'store' <Predicate = (!or_cond & tmp_101 == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 717 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_21_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 717 'store' <Predicate = (!or_cond & tmp_101 == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 718 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_20_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 718 'store' <Predicate = (!or_cond & tmp_101 == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 719 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_19_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 719 'store' <Predicate = (!or_cond & tmp_101 == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 720 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_18_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 720 'store' <Predicate = (!or_cond & tmp_101 == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 721 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_17_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 721 'store' <Predicate = (!or_cond & tmp_101 == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 722 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_16_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 722 'store' <Predicate = (!or_cond & tmp_101 == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 723 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_15_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 723 'store' <Predicate = (!or_cond & tmp_101 == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 724 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_14_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 724 'store' <Predicate = (!or_cond & tmp_101 == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 725 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_13_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 725 'store' <Predicate = (!or_cond & tmp_101 == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 726 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_12_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 726 'store' <Predicate = (!or_cond & tmp_101 == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 727 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_11_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 727 'store' <Predicate = (!or_cond & tmp_101 == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 728 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_10_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 728 'store' <Predicate = (!or_cond & tmp_101 == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 729 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 729 'store' <Predicate = (!or_cond & tmp_101 == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 730 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 730 'store' <Predicate = (!or_cond & tmp_101 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 731 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 731 'store' <Predicate = (!or_cond & tmp_101 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 732 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 732 'store' <Predicate = (!or_cond & tmp_101 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 733 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 733 'store' <Predicate = (!or_cond & tmp_101 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 734 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 734 'store' <Predicate = (!or_cond & tmp_101 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 735 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_3_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 735 'store' <Predicate = (!or_cond & tmp_101 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 736 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_2_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 736 'store' <Predicate = (!or_cond & tmp_101 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 737 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_1_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 737 'store' <Predicate = (!or_cond & tmp_101 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 738 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 738 'store' <Predicate = (!or_cond & tmp_101 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 739 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_V_1_24_addr_1, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:89]   --->   Operation 739 'store' <Predicate = (!or_cond & tmp_101 == 31) | (!or_cond & tmp_101 == 30) | (!or_cond & tmp_101 == 29) | (!or_cond & tmp_101 == 28) | (!or_cond & tmp_101 == 27) | (!or_cond & tmp_101 == 26) | (!or_cond & tmp_101 == 25) | (!or_cond & tmp_101 == 24)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 740 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 741 [1/1] (3.63ns)   --->   "%tmp_V_174 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fully_connected.h:83]   --->   Operation 741 'read' 'tmp_V_174' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i32 %tmp_V_174 to i8" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 742 'trunc' 'tmp_118' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i10 %j_mid2 to i5" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 743 'trunc' 'tmp_119' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_99 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_109_mid2_v, i5 %tmp_119)" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 744 'bitconcatenate' 'tmp_99' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_100 = zext i14 %tmp_99 to i64" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 745 'zext' 'tmp_100' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%B_V_1_0_addr = getelementptr [16000 x i8]* @B_V_1_0, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 746 'getelementptr' 'B_V_1_0_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%B_V_1_1_addr = getelementptr [16000 x i8]* @B_V_1_1, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 747 'getelementptr' 'B_V_1_1_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%B_V_1_10_addr = getelementptr [16000 x i8]* @B_V_1_10, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 748 'getelementptr' 'B_V_1_10_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%B_V_1_11_addr = getelementptr [16000 x i8]* @B_V_1_11, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 749 'getelementptr' 'B_V_1_11_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 750 [1/1] (0.00ns)   --->   "%B_V_1_12_addr = getelementptr [16000 x i8]* @B_V_1_12, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 750 'getelementptr' 'B_V_1_12_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 751 [1/1] (0.00ns)   --->   "%B_V_1_13_addr = getelementptr [16000 x i8]* @B_V_1_13, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 751 'getelementptr' 'B_V_1_13_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 752 [1/1] (0.00ns)   --->   "%B_V_1_14_addr = getelementptr [16000 x i8]* @B_V_1_14, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 752 'getelementptr' 'B_V_1_14_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%B_V_1_15_addr = getelementptr [16000 x i8]* @B_V_1_15, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 753 'getelementptr' 'B_V_1_15_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 754 [1/1] (0.00ns)   --->   "%B_V_1_16_addr = getelementptr [16000 x i8]* @B_V_1_16, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 754 'getelementptr' 'B_V_1_16_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 755 [1/1] (0.00ns)   --->   "%B_V_1_17_addr = getelementptr [16000 x i8]* @B_V_1_17, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 755 'getelementptr' 'B_V_1_17_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 756 [1/1] (0.00ns)   --->   "%B_V_1_18_addr = getelementptr [16000 x i8]* @B_V_1_18, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 756 'getelementptr' 'B_V_1_18_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 757 [1/1] (0.00ns)   --->   "%B_V_1_19_addr = getelementptr [16000 x i8]* @B_V_1_19, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 757 'getelementptr' 'B_V_1_19_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 758 [1/1] (0.00ns)   --->   "%B_V_1_2_addr = getelementptr [16000 x i8]* @B_V_1_2, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 758 'getelementptr' 'B_V_1_2_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 759 [1/1] (0.00ns)   --->   "%B_V_1_20_addr = getelementptr [16000 x i8]* @B_V_1_20, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 759 'getelementptr' 'B_V_1_20_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 760 [1/1] (0.00ns)   --->   "%B_V_1_21_addr = getelementptr [16000 x i8]* @B_V_1_21, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 760 'getelementptr' 'B_V_1_21_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 761 [1/1] (0.00ns)   --->   "%B_V_1_22_addr = getelementptr [16000 x i8]* @B_V_1_22, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 761 'getelementptr' 'B_V_1_22_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 762 [1/1] (0.00ns)   --->   "%B_V_1_23_addr = getelementptr [16000 x i8]* @B_V_1_23, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 762 'getelementptr' 'B_V_1_23_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 763 [1/1] (0.00ns)   --->   "%B_V_1_24_addr = getelementptr [16000 x i8]* @B_V_1_24, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 763 'getelementptr' 'B_V_1_24_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 764 [1/1] (0.00ns)   --->   "%B_V_1_3_addr = getelementptr [16000 x i8]* @B_V_1_3, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 764 'getelementptr' 'B_V_1_3_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 765 [1/1] (0.00ns)   --->   "%B_V_1_4_addr = getelementptr [16000 x i8]* @B_V_1_4, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 765 'getelementptr' 'B_V_1_4_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 766 [1/1] (0.00ns)   --->   "%B_V_1_5_addr = getelementptr [16000 x i8]* @B_V_1_5, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 766 'getelementptr' 'B_V_1_5_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 767 [1/1] (0.00ns)   --->   "%B_V_1_6_addr = getelementptr [16000 x i8]* @B_V_1_6, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 767 'getelementptr' 'B_V_1_6_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 768 [1/1] (0.00ns)   --->   "%B_V_1_7_addr = getelementptr [16000 x i8]* @B_V_1_7, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 768 'getelementptr' 'B_V_1_7_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 769 [1/1] (0.00ns)   --->   "%B_V_1_8_addr = getelementptr [16000 x i8]* @B_V_1_8, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 769 'getelementptr' 'B_V_1_8_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 770 [1/1] (0.00ns)   --->   "%B_V_1_9_addr = getelementptr [16000 x i8]* @B_V_1_9, i64 0, i64 %tmp_100" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 770 'getelementptr' 'B_V_1_9_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 771 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_23_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 771 'store' <Predicate = (or_cond & tmp_98 == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 772 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_22_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 772 'store' <Predicate = (or_cond & tmp_98 == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 773 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_21_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 773 'store' <Predicate = (or_cond & tmp_98 == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 774 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_20_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 774 'store' <Predicate = (or_cond & tmp_98 == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 775 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_19_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 775 'store' <Predicate = (or_cond & tmp_98 == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 776 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_18_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 776 'store' <Predicate = (or_cond & tmp_98 == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 777 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_17_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 777 'store' <Predicate = (or_cond & tmp_98 == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 778 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_16_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 778 'store' <Predicate = (or_cond & tmp_98 == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 779 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_15_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 779 'store' <Predicate = (or_cond & tmp_98 == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 780 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_14_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 780 'store' <Predicate = (or_cond & tmp_98 == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 781 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_13_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 781 'store' <Predicate = (or_cond & tmp_98 == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 782 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_12_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 782 'store' <Predicate = (or_cond & tmp_98 == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 783 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_11_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 783 'store' <Predicate = (or_cond & tmp_98 == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 784 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_10_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 784 'store' <Predicate = (or_cond & tmp_98 == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 785 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_9_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 785 'store' <Predicate = (or_cond & tmp_98 == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 786 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_8_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 786 'store' <Predicate = (or_cond & tmp_98 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 787 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_7_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 787 'store' <Predicate = (or_cond & tmp_98 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 788 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_6_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 788 'store' <Predicate = (or_cond & tmp_98 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 789 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_5_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 789 'store' <Predicate = (or_cond & tmp_98 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 790 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_4_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 790 'store' <Predicate = (or_cond & tmp_98 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 791 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_3_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 791 'store' <Predicate = (or_cond & tmp_98 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 792 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_2_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 792 'store' <Predicate = (or_cond & tmp_98 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 793 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_1_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 793 'store' <Predicate = (or_cond & tmp_98 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 794 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_0_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 794 'store' <Predicate = (or_cond & tmp_98 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 795 [1/1] (3.25ns)   --->   "store i8 %tmp_118, i8* %B_V_1_24_addr, align 1" [LeNet_wrapper/../hw_library/fully_connected.h:84]   --->   Operation 795 'store' <Predicate = (or_cond & tmp_98 == 31) | (or_cond & tmp_98 == 30) | (or_cond & tmp_98 == 29) | (or_cond & tmp_98 == 28) | (or_cond & tmp_98 == 27) | (or_cond & tmp_98 == 26) | (or_cond & tmp_98 == 25) | (or_cond & tmp_98 == 24)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16000> <RAM>
ST_27 : Operation 796 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_174)" [LeNet_wrapper/../hw_library/fully_connected.h:86]   --->   Operation 796 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 797 [1/1] (0.00ns)   --->   "br label %5" [LeNet_wrapper/../hw_library/fully_connected.h:87]   --->   Operation 797 'br' <Predicate = (or_cond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:26) [61]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:28) [62]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:30) [63]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:32) [64]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:34) [65]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:36) [66]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:38) [67]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:40) [68]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:42) [69]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:44) [70]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:46) [71]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:48) [72]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:50) [73]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:52) [74]  (3.63 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp25', LeNet_wrapper/../hw_library/fully_connected.h:145) [85]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/fully_connected.h:145) [87]  (8.51 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/fully_connected.h:150) [90]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/fully_connected.h:150) [92]  (2.55 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:152) [97]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:153) [98]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_2_loa', LeNet_wrapper/../hw_library/fully_connected.h:98) on static variable 'OFMDim_current_2' [112]  (0 ns)
	'mul' operation ('A_COL_ITER', LeNet_wrapper/../hw_library/fully_connected.h:98) [113]  (8.51 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_104', LeNet_wrapper/../hw_library/fully_connected.h:102) [119]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 15>: 2.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/fully_connected.h:105) [125]  (0 ns)
	'icmp' operation ('tmp_106', LeNet_wrapper/../hw_library/fully_connected.h:108) [135]  (2.47 ns)

 <State 16>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:109) [245]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/fully_connected.h:110) of variable 'tmp_121', LeNet_wrapper/../hw_library/fully_connected.h:110 on array 'A_V_1_18' [292]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [361]  (1.77 ns)

 <State 18>: 8.45ns
The critical path consists of the following:
	'phi' operation ('ib', LeNet_wrapper/../hw_library/fully_connected.h:127) with incoming values : ('tmp_116_mid2_v', LeNet_wrapper/../hw_library/fully_connected.h:127) [362]  (0 ns)
	'add' operation ('ib', LeNet_wrapper/../hw_library/fully_connected.h:121) [369]  (2.55 ns)
	'select' operation ('tmp_116_mid2_v', LeNet_wrapper/../hw_library/fully_connected.h:127) [374]  (0.698 ns)
	'add' operation ('tmp_109', LeNet_wrapper/../hw_library/fully_connected.h:127) [407]  (1.94 ns)
	'getelementptr' operation ('B_V_1_1_addr_2', LeNet_wrapper/../hw_library/fully_connected.h:127) [410]  (0 ns)
	'load' operation ('B_V_1_1_load', LeNet_wrapper/../hw_library/fully_connected.h:127) on array 'B_V_1_1' [442]  (3.25 ns)

 <State 19>: 7.42ns
The critical path consists of the following:
	'load' operation ('B_V_1_20_load', LeNet_wrapper/../hw_library/fully_connected.h:127) on array 'B_V_1_20' [556]  (3.25 ns)
	'mul' operation ('ret_V_20', LeNet_wrapper/../hw_library/fully_connected.h:127) [558]  (4.17 ns)

 <State 20>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[610] ('ret_V_19', LeNet_wrapper/../hw_library/fully_connected.h:127) [552]  (3.36 ns)
	'add' operation of DSP[610] ('tmp21', LeNet_wrapper/../hw_library/fully_connected.h:127) [610]  (3.02 ns)
	'add' operation of DSP[611] ('tmp20', LeNet_wrapper/../hw_library/fully_connected.h:127) [611]  (3.02 ns)

 <State 21>: 10.6ns
The critical path consists of the following:
	'mul' operation of DSP[585] ('ret_V', LeNet_wrapper/../hw_library/fully_connected.h:127) [438]  (3.36 ns)
	'add' operation of DSP[585] ('tmp4', LeNet_wrapper/../hw_library/fully_connected.h:127) [585]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fully_connected.h:127) [590]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fully_connected.h:127) [600]  (2.14 ns)

 <State 22>: 6.85ns
The critical path consists of the following:
	'add' operation ('tmp_91', LeNet_wrapper/../hw_library/fully_connected.h:127) [622]  (2.17 ns)
	'add' operation ('sum_V_s', LeNet_wrapper/../hw_library/fully_connected.h:127) [624]  (2.34 ns)
	'sub' operation ('p_neg', LeNet_wrapper/../hw_library/fully_connected.h:130) [631]  (2.34 ns)

 <State 23>: 6.85ns
The critical path consists of the following:
	'icmp' operation ('tmp_110', LeNet_wrapper/../hw_library/fully_connected.h:131) [640]  (2.45 ns)
	'select' operation ('output_data', LeNet_wrapper/../hw_library/fully_connected.h:131) [641]  (0.766 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:132) [643]  (3.63 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_92', LeNet_wrapper/../hw_library/fully_connected.h:75) [659]  (8.51 ns)

 <State 26>: 5.92ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/fully_connected.h:79) [666]  (0 ns)
	'icmp' operation ('tmp_97', LeNet_wrapper/../hw_library/fully_connected.h:79) [674]  (1.77 ns)
	'select' operation ('j_mid2', LeNet_wrapper/../hw_library/fully_connected.h:79) [675]  (0.687 ns)
	'icmp' operation ('tmp_96', LeNet_wrapper/../hw_library/fully_connected.h:82) [683]  (2.47 ns)
	'and' operation ('or_cond', LeNet_wrapper/../hw_library/fully_connected.h:82) [684]  (0.993 ns)

 <State 27>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:83) [795]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fully_connected.h:86) [903]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
