Analysis & Synthesis report for Top
Wed Dec 06 23:31:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: FactoCore:f0|controller:c0
 14. Parameter Settings for User Entity Instance: FactoCore:f0|multiplier:m0|ns_logic:n0
 15. Parameter Settings for User Entity Instance: FactoCore:f0|multiplier:m0|c_logic:c0
 16. Port Connectivity Checks: "FactoCore:f0|mux2_64bit:mmm2"
 17. Port Connectivity Checks: "FactoCore:f0|mux2_64bit:mmm1"
 18. Port Connectivity Checks: "FactoCore:f0|mux2_64bit:mmm0"
 19. Port Connectivity Checks: "FactoCore:f0|mux2:mm0"
 20. Port Connectivity Checks: "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1"
 21. Port Connectivity Checks: "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0"
 22. Port Connectivity Checks: "FactoCore:f0|controller:c0|_register3_r:r0"
 23. Port Connectivity Checks: "FactoCore:f0|controller:c0|_register64_r:r66"
 24. Port Connectivity Checks: "FactoCore:f0|controller:c0|_register64_r:r44"
 25. Port Connectivity Checks: "FactoCore:f0|read_operation:r0"
 26. Port Connectivity Checks: "FactoCore:f0|write_operation:w0"
 27. Port Connectivity Checks: "FactoCore:f0|_register64_result_l:rr4"
 28. Port Connectivity Checks: "FactoCore:f0|_register64_r:rr3"
 29. Port Connectivity Checks: "FactoCore:f0|_register64_r:rr2"
 30. Port Connectivity Checks: "BUS:b0|mux3_64bit:m3"
 31. Port Connectivity Checks: "BUS:b0|mux2_64bit:U3"
 32. Port Connectivity Checks: "BUS:b0|mux2_16bit:U2"
 33. Port Connectivity Checks: "BUS:b0|mux2:U1"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 06 23:31:56 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Top                                         ;
; Top-level Entity Name           ; Top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 17355                                       ;
; Total pins                      ; 150                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Top                ; Top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; mux2_64bit.v                     ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/mux2_64bit.v           ;         ;
; mux2_16bit.v                     ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/mux2_16bit.v           ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/mux2.v                 ;         ;
; _dff_r.v                         ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_dff_r.v               ;         ;
; ns_logic.v                       ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/ns_logic.v             ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/multiplier.v           ;         ;
; c_logic.v                        ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/c_logic.v              ;         ;
; _register64_r.v                  ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_register64_r.v        ;         ;
; _register2_r.v                   ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_register2_r.v         ;         ;
; gates.v                          ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/gates.v                ;         ;
; fa_v2.v                          ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/fa_v2.v                ;         ;
; clb4.v                           ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/clb4.v                 ;         ;
; cla64.v                          ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/cla64.v                ;         ;
; cla32.v                          ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/cla32.v                ;         ;
; cla4.v                           ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/cla4.v                 ;         ;
; FactoCore.v                      ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/FactoCore.v            ;         ;
; BUS.v                            ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/BUS.v                  ;         ;
; ram.v                            ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/ram.v                  ;         ;
; Top.v                            ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/Top.v                  ;         ;
; bus_addr.v                       ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/bus_addr.v             ;         ;
; mux3_64bit.v                     ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/mux3_64bit.v           ;         ;
; _dff_r_1.v                       ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_dff_r_1.v             ;         ;
; _3_to_8_decoder.v                ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_3_to_8_decoder.v      ;         ;
; read_operation.v                 ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/read_operation.v       ;         ;
; write_operation.v                ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/write_operation.v      ;         ;
; _8_to_1_MUX.v                    ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_8_to_1_MUX.v          ;         ;
; controller.v                     ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/controller.v           ;         ;
; _register3_r.v                   ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_register3_r.v         ;         ;
; _register64_result_l.v           ; yes             ; User Verilog HDL File  ; C:/Users/hyewon/Desktop/222222222222222/_register64_result_l.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 11785     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 6870      ;
;     -- 7 input functions                    ; 25        ;
;     -- 6 input functions                    ; 5817      ;
;     -- 5 input functions                    ; 273       ;
;     -- 4 input functions                    ; 100       ;
;     -- <=3 input functions                  ; 655       ;
;                                             ;           ;
; Dedicated logic registers                   ; 17355     ;
;                                             ;           ;
; I/O pins                                    ; 150       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 17355     ;
; Total fan-out                               ; 108413    ;
; Average fan-out                             ; 4.42      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name          ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Top                                       ; 6870 (1)            ; 17355 (0)                 ; 0                 ; 0          ; 150  ; 0            ; |Top                                                                                                                 ; Top                  ; work         ;
;    |BUS:b0|                                ; 275 (0)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0                                                                                                          ; BUS                  ; work         ;
;       |_dff_r:f0|                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0|_dff_r:f0                                                                                                ; _dff_r               ; work         ;
;       |_dff_r_1:d0|                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0|_dff_r_1:d0                                                                                              ; _dff_r_1             ; work         ;
;       |bus_addr:b1|                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0|bus_addr:b1                                                                                              ; bus_addr             ; work         ;
;       |mux2_16bit:U2|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0|mux2_16bit:U2                                                                                            ; mux2_16bit           ; work         ;
;       |mux2_64bit:U3|                      ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0|mux2_64bit:U3                                                                                            ; mux2_64bit           ; work         ;
;       |mux3_64bit:m3|                      ; 199 (199)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|BUS:b0|mux3_64bit:m3                                                                                            ; mux3_64bit           ; work         ;
;    |FactoCore:f0|                          ; 829 (3)             ; 904 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0                                                                                                    ; FactoCore            ; work         ;
;       |_register64_r:rr0|                  ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_r:rr0                                                                                  ; _register64_r        ; work         ;
;       |_register64_r:rr1|                  ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_r:rr1                                                                                  ; _register64_r        ; work         ;
;       |_register64_r:rr2|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_r:rr2                                                                                  ; _register64_r        ; work         ;
;       |_register64_r:rr3|                  ; 0 (0)               ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_r:rr3                                                                                  ; _register64_r        ; work         ;
;       |_register64_r:rr5|                  ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_r:rr5                                                                                  ; _register64_r        ; work         ;
;       |_register64_r:rr6|                  ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_r:rr6                                                                                  ; _register64_r        ; work         ;
;       |_register64_result_l:rr4|           ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|_register64_result_l:rr4                                                                           ; _register64_result_l ; work         ;
;       |controller:c0|                      ; 449 (449)           ; 133 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|controller:c0                                                                                      ; controller           ; work         ;
;          |_dff_r_1:r22|                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|controller:c0|_dff_r_1:r22                                                                         ; _dff_r_1             ; work         ;
;          |_dff_r_1:r33|                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|controller:c0|_dff_r_1:r33                                                                         ; _dff_r_1             ; work         ;
;          |_register3_r:r0|                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|controller:c0|_register3_r:r0                                                                      ; _register3_r         ; work         ;
;          |_register64_r:r44|               ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|controller:c0|_register64_r:r44                                                                    ; _register64_r        ; work         ;
;          |_register64_r:r66|               ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|controller:c0|_register64_r:r66                                                                    ; _register64_r        ; work         ;
;       |multiplier:m0|                      ; 372 (0)             ; 386 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0                                                                                      ; multiplier           ; work         ;
;          |_register2_r:r0|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|_register2_r:r0                                                                      ; _register2_r         ; work         ;
;          |_register64_r_cl:r1|             ; 2 (2)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|_register64_r_cl:r1                                                                  ; _register64_r_cl     ; work         ;
;          |c_logic:c0|                      ; 366 (185)           ; 320 (320)                 ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0                                                                           ; c_logic              ; work         ;
;             |cla64:c0|                     ; 106 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0                                                                  ; cla64                ; work         ;
;                |cla32:i0|                  ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0                                                         ; cla32                ; work         ;
;                   |cla4:U0_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or3:U12_or3|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_or3:U12_or3                   ; _or3                 ; work         ;
;                         |_or5:U21_or4|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U1_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U1_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U1_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U1_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U1_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U1_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U2_cla4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U2_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U2_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or4:U16_or4|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U2_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                   |cla4:U3_cla4|           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U3_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U3_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U3_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U3_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U3_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U4_cla4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U4_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U4_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or4:U16_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U4_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U4_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U5_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U5_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U5_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U5_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U5_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                   |cla4:U6_cla4|           ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U6_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U6_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U6_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U6_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U6_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U7_cla4|           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U7_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U7_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U7_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U7_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                |cla32:i1|                  ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1                                                         ; cla32                ; work         ;
;                   |cla4:U0_cla4|           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U8_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_and2:U8_and2                  ; _and2                ; work         ;
;                         |_or2:U4_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_or2:U4_or2                    ; _or2                 ; work         ;
;                         |_or2:U9_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U1_cla4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U1_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U1_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or4:U16_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U1_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U1_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U2_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U2_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U2_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U2_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U2_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                   |cla4:U3_cla4|           ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U1_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|fa_v2:U1_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U3_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2|_and2:U3_and2 ; _and2                ; work         ;
;                      |fa_v2:U3_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|fa_v2:U3_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|fa_v2:U3_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U3_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U3_cla4|fa_v2:U3_fa_v2|_xor2:U0_xor2|_and2:U3_and2 ; _and2                ; work         ;
;                   |cla4:U4_cla4|           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U4_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U4_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or4:U16_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U4_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                   |cla4:U5_cla4|           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U5_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U5_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U8_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_and2:U8_and2                  ; _and2                ; work         ;
;                         |_or2:U4_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_or2:U4_or2                    ; _or2                 ; work         ;
;                         |_or2:U9_or2|      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                         |_or4:U16_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                   |cla4:U6_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U6_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U6_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or4:U16_or4|     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U6_cla4|clb4:U4_clb|_or4:U16_or4                   ; _or4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U6_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U7_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U7_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U7_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U9_or2|      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U7_cla4|clb4:U4_clb|_or2:U9_or2                    ; _or2                 ; work         ;
;                      |fa_v2:U3_fa_v2|      ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U7_cla4|fa_v2:U3_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U1_xor2|    ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U7_cla4|fa_v2:U3_fa_v2|_xor2:U1_xor2               ; _xor2                ; work         ;
;                            |_or2:U4_or2|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i1|cla4:U7_cla4|fa_v2:U3_fa_v2|_xor2:U1_xor2|_or2:U4_or2   ; _or2                 ; work         ;
;             |cla64:c1|                     ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1                                                                  ; cla64                ; work         ;
;                |cla32:i0|                  ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0                                                         ; cla32                ; work         ;
;                   |cla4:U0_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U0_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U0_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or5:U21_or4|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U1_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U3_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|clb4:U4_clb|_and2:U3_and2                  ; _and2                ; work         ;
;                         |_or2:U5_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|clb4:U4_clb|_or2:U5_or2                    ; _or2                 ; work         ;
;                         |_or5:U21_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U1_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|fa_v2:U1_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U1_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2|_and2:U2_and2 ; _and2                ; work         ;
;                   |cla4:U2_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or2:U6_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4|clb4:U4_clb|_or2:U6_or2                    ; _or2                 ; work         ;
;                         |_or5:U21_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U1_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4|fa_v2:U1_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U2_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2|_and2:U2_and2 ; _and2                ; work         ;
;                   |cla4:U3_cla4|           ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U3_and2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4|clb4:U4_clb|_and2:U3_and2                  ; _and2                ; work         ;
;                         |_or5:U21_or4|     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U0_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4|fa_v2:U0_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4|fa_v2:U0_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U3_cla4|fa_v2:U0_fa_v2|_xor2:U0_xor2|_and2:U2_and2 ; _and2                ; work         ;
;                   |cla4:U4_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U4_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U4_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U4_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U1_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U4_cla4|fa_v2:U1_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U4_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U4_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2|_and2:U2_and2 ; _and2                ; work         ;
;                   |cla4:U5_cla4|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U5_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U5_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U5_cla4|clb4:U4_clb|_and2:U0_and2                  ; _and2                ; work         ;
;                         |_or5:U21_or4|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U5_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U6_cla4|           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U6_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U6_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U1_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U6_cla4|clb4:U4_clb|_and2:U1_and2                  ; _and2                ; work         ;
;                         |_or5:U21_or4|     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U6_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U7_cla4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U7_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U7_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U2_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U7_cla4|clb4:U4_clb|_and2:U2_and2                  ; _and2                ; work         ;
;                         |_or5:U21_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i0|cla4:U7_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                |cla32:i1|                  ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1                                                         ; cla32                ; work         ;
;                   |cla4:U0_cla4|           ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U0_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U0_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_and2:U0_and2                  ; _and2                ; work         ;
;                         |_and2:U3_and2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_and2:U3_and2                  ; _and2                ; work         ;
;                         |_or5:U21_or4|     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U0_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U1_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U1_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U1_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U1_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U1_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U1_cla4|fa_v2:U1_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U1_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U1_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2|_and2:U2_and2 ; _and2                ; work         ;
;                   |cla4:U2_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U2_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U2_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U2_cla4|clb4:U4_clb|_and2:U0_and2                  ; _and2                ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U2_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U3_cla4|           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U3_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U3_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or5:U21_or4|     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U3_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U4_cla4|           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U4_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U4_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or5:U21_or4|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U4_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U5_cla4|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U5_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U5_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_and2:U0_and2                  ; _and2                ; work         ;
;                         |_or2:U6_or2|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_or2:U6_or2                    ; _or2                 ; work         ;
;                         |_or5:U21_or4|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U5_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                   |cla4:U6_cla4|           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U6_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U6_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_or5:U21_or4|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U6_cla4|clb4:U4_clb|_or5:U21_or4                   ; _or5                 ; work         ;
;                      |fa_v2:U1_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U6_cla4|fa_v2:U1_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U0_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U6_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2               ; _xor2                ; work         ;
;                            |_and2:U2_and2| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U6_cla4|fa_v2:U1_fa_v2|_xor2:U0_xor2|_and2:U2_and2 ; _and2                ; work         ;
;                   |cla4:U7_cla4|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U7_cla4                                            ; cla4                 ; work         ;
;                      |clb4:U4_clb|         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U7_cla4|clb4:U4_clb                                ; clb4                 ; work         ;
;                         |_and2:U0_and2|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U7_cla4|clb4:U4_clb|_and2:U0_and2                  ; _and2                ; work         ;
;                      |fa_v2:U3_fa_v2|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U7_cla4|fa_v2:U3_fa_v2                             ; fa_v2                ; work         ;
;                         |_xor2:U1_xor2|    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U7_cla4|fa_v2:U3_fa_v2|_xor2:U1_xor2               ; _xor2                ; work         ;
;                            |_or2:U4_or2|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1|cla32:i1|cla4:U7_cla4|fa_v2:U3_fa_v2|_xor2:U1_xor2|_or2:U4_or2   ; _or2                 ; work         ;
;          |ns_logic:n0|                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|multiplier:m0|ns_logic:n0                                                                          ; ns_logic             ; work         ;
;       |mux2:mm0|                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|mux2:mm0                                                                                           ; mux2                 ; work         ;
;       |mux2_64bit:mmm2|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|mux2_64bit:mmm2                                                                                    ; mux2_64bit           ; work         ;
;       |write_operation:w0|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|write_operation:w0                                                                                 ; write_operation      ; work         ;
;          |_and2:a1|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|write_operation:w0|_and2:a1                                                                        ; _and2                ; work         ;
;          |_and2:a3|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|write_operation:w0|_and2:a3                                                                        ; _and2                ; work         ;
;          |_and2:a4|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top|FactoCore:f0|write_operation:w0|_and2:a4                                                                        ; _and2                ; work         ;
;    |ram:r0|                                ; 5765 (5765)         ; 16448 (16448)             ; 0                 ; 0          ; 0    ; 0            ; |Top|ram:r0                                                                                                          ; ram                  ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+------------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal             ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------------+------------------------+
; FactoCore:f0|controller:c0|next_opdone[0]            ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_opdone[1]            ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_op_clear             ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_op_start             ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_state[0]             ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_state[2]             ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_state[1]             ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[1]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[0]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[63]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[62]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[60]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[59]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[58]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[56]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[55]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[54]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[53]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[52]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[51]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[50]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[49]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[48]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[47]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[46]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[45]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[44]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[43]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[42]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[40]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[39]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[38]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[36]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[35]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[34]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[33]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[32]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[31]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[30]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[29]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[28]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[27]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[26]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[25]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[24]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[23]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[22]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[20]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[19]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[18]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[16]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[15]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[14]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[13]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[12]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[11]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[10]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[8]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[7]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[6]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[4]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[3]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[2]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[5]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[9]      ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[17]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[21]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[37]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[41]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[57]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplicand[61]     ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[0]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[1]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[2]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[3]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[4]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[5]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[6]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[7]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[8]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[9]        ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[10]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[11]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[12]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[13]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[14]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[15]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[16]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[17]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[18]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[19]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[20]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[21]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[22]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[23]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[24]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[25]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[26]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[27]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; FactoCore:f0|controller:c0|next_multiplier[28]       ; FactoCore:f0|controller:c0|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 135  ;                                 ;                        ;
+------------------------------------------------------+---------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------------------+
; Register name                                       ; Reason for Removal                                              ;
+-----------------------------------------------------+-----------------------------------------------------------------+
; FactoCore:f0|_register64_r:rr2|q[2..63]             ; Stuck at GND due to stuck port data_in                          ;
; FactoCore:f0|multiplier:m0|c_logic:c0|u[62]         ; Merged with FactoCore:f0|multiplier:m0|c_logic:c0|u[63]         ;
; FactoCore:f0|multiplier:m0|c_logic:c0|c_result[127] ; Merged with FactoCore:f0|multiplier:m0|c_logic:c0|c_result[126] ;
; FactoCore:f0|_register64_r:rr3|q[63]                ; Merged with FactoCore:f0|_register64_r:rr3|q[62]                ;
; Total Number of Removed Registers = 65              ;                                                                 ;
+-----------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17355 ;
; Number of registers using Synchronous Clear  ; 17020 ;
; Number of registers using Synchronous Load   ; 253   ;
; Number of registers using Asynchronous Clear ; 587   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16958 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; FactoCore:f0|_register64_result_l:rr4|q[0] ; 3       ;
; Total number of inverted registers = 1     ;         ;
+--------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Top|FactoCore:f0|multiplier:m0|_register64_r_cl:r1|q[20] ;
; 3:1                ; 66 bits   ; 132 LEs       ; 0 LEs                ; 132 LEs                ; Yes        ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|v[57]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|x[42]          ;
; 5:1                ; 128 bits  ; 384 LEs       ; 256 LEs              ; 128 LEs                ; Yes        ; |Top|FactoCore:f0|multiplier:m0|c_logic:c0|c_result[35]   ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |Top|ram:r0|s_dout[2]                                     ;
; 10:1               ; 62 bits   ; 372 LEs       ; 372 LEs              ; 0 LEs                  ; No         ; |Top|BUS:b0|mux3_64bit:m3|y[48]                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Top|BUS:b0|mux3_64bit:m3|y[1]                            ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |Top|FactoCore:f0|controller:c0|Mux59                     ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Top|FactoCore:f0|controller:c0|Mux99                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FactoCore:f0|controller:c0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; INIT           ; 000   ; Unsigned Binary                                ;
; START          ; 001   ; Unsigned Binary                                ;
; FACT           ; 010   ; Unsigned Binary                                ;
; CLEAR          ; 011   ; Unsigned Binary                                ;
; RESU           ; 100   ; Unsigned Binary                                ;
; DONE           ; 101   ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FactoCore:f0|multiplier:m0|ns_logic:n0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                            ;
; MULT           ; 01    ; Unsigned Binary                                            ;
; DONE           ; 10    ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FactoCore:f0|multiplier:m0|c_logic:c0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                                           ;
; MULT           ; 01    ; Unsigned Binary                                           ;
; DONE           ; 10    ; Unsigned Binary                                           ;
; shiftonly      ; 00    ; Unsigned Binary                                           ;
; shiftonly2     ; 11    ; Unsigned Binary                                           ;
; addshift       ; 01    ; Unsigned Binary                                           ;
; subshift       ; 10    ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|mux2_64bit:mmm2" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; d1[63..1] ; Input ; Info     ; Stuck at GND              ;
; d1[0]     ; Input ; Info     ; Stuck at VCC              ;
+-----------+-------+----------+---------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|mux2_64bit:mmm1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|mux2_64bit:mmm0" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|mux2:mm0"                                                                                                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c1"                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; co   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0"                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; co   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|controller:c0|_register3_r:r0"                                                                                                                                               ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; op_clear     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; op_clear[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|controller:c0|_register64_r:r66"                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|controller:c0|_register64_r:r44"                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|read_operation:r0"                                                                                                                  ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; from_reg7 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|write_operation:w0"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wEn[6..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wEn[2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|_register64_result_l:rr4"                                                                                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|_register64_r:rr3"                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FactoCore:f0|_register64_r:rr2"                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "BUS:b0|mux3_64bit:m3" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d0   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "BUS:b0|mux2_64bit:U3" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d0   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "BUS:b0|mux2_16bit:U2" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d0   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "BUS:b0|mux2:U1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; d0   ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 17355                       ;
;     CLR               ; 142                         ;
;     CLR SCLR          ; 189                         ;
;     ENA CLR SCLR      ; 256                         ;
;     ENA SCLR          ; 16449                       ;
;     ENA SCLR SLD      ; 62                          ;
;     ENA SLD           ; 191                         ;
;     SCLR              ; 64                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 6870                        ;
;     arith             ; 64                          ;
;         3 data inputs ; 64                          ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 6781                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 400                         ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 100                         ;
;         5 data inputs ; 273                         ;
;         6 data inputs ; 5817                        ;
; boundary_port         ; 150                         ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 4.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 06 23:31:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux2_64bit.v
    Info (12023): Found entity 1: mux2_64bit File: C:/Users/hyewon/Desktop/222222222222222/mux2_64bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_16bit.v
    Info (12023): Found entity 1: mux2_16bit File: C:/Users/hyewon/Desktop/222222222222222/mux2_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/hyewon/Desktop/222222222222222/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r.v
    Info (12023): Found entity 1: _dff_r File: C:/Users/hyewon/Desktop/222222222222222/_dff_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ns_logic.v
    Info (12023): Found entity 1: ns_logic File: C:/Users/hyewon/Desktop/222222222222222/ns_logic.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/hyewon/Desktop/222222222222222/multiplier.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at c_logic.v(32): ignored dangling comma in List of Port Connections File: C:/Users/hyewon/Desktop/222222222222222/c_logic.v Line: 32
Warning (10275): Verilog HDL Module Instantiation warning at c_logic.v(33): ignored dangling comma in List of Port Connections File: C:/Users/hyewon/Desktop/222222222222222/c_logic.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file c_logic.v
    Info (12023): Found entity 1: c_logic File: C:/Users/hyewon/Desktop/222222222222222/c_logic.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file _register64_r.v
    Info (12023): Found entity 1: _register64_r File: C:/Users/hyewon/Desktop/222222222222222/_register64_r.v Line: 2
    Info (12023): Found entity 2: _register64_r_cl File: C:/Users/hyewon/Desktop/222222222222222/_register64_r.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file _register2_r.v
    Info (12023): Found entity 1: _register2_r File: C:/Users/hyewon/Desktop/222222222222222/_register2_r.v Line: 2
Info (12021): Found 11 design units, including 11 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 1
    Info (12023): Found entity 2: _nand2 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 7
    Info (12023): Found entity 3: _and2 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 13
    Info (12023): Found entity 4: _or2 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 19
    Info (12023): Found entity 5: _xor2 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 25
    Info (12023): Found entity 6: _and3 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 39
    Info (12023): Found entity 7: _and4 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 45
    Info (12023): Found entity 8: _and5 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 51
    Info (12023): Found entity 9: _or3 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 57
    Info (12023): Found entity 10: _or4 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 63
    Info (12023): Found entity 11: _or5 File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file fa_v2.v
    Info (12023): Found entity 1: fa_v2 File: C:/Users/hyewon/Desktop/222222222222222/fa_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clb4.v
    Info (12023): Found entity 1: clb4 File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla64.v
    Info (12023): Found entity 1: cla64 File: C:/Users/hyewon/Desktop/222222222222222/cla64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla32.v
    Info (12023): Found entity 1: cla32 File: C:/Users/hyewon/Desktop/222222222222222/cla32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla4.v
    Info (12023): Found entity 1: cla4 File: C:/Users/hyewon/Desktop/222222222222222/cla4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file factocore.v
    Info (12023): Found entity 1: FactoCore File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: BUS File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/hyewon/Desktop/222222222222222/ram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: Top File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus_addr.v
    Info (12023): Found entity 1: bus_addr File: C:/Users/hyewon/Desktop/222222222222222/bus_addr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbit.v
    Info (12023): Found entity 1: bus_arbit File: C:/Users/hyewon/Desktop/222222222222222/bus_arbit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux3_64bit.v
    Info (12023): Found entity 1: mux3_64bit File: C:/Users/hyewon/Desktop/222222222222222/mux3_64bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_ram.v
    Info (12023): Found entity 1: tb_ram File: C:/Users/hyewon/Desktop/222222222222222/tb_ram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_factocore.v
    Info (12023): Found entity 1: tb_FactoCore File: C:/Users/hyewon/Desktop/222222222222222/tb_FactoCore.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ns_fac.v
    Info (12023): Found entity 1: ns_Fac File: C:/Users/hyewon/Desktop/222222222222222/ns_Fac.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file c_fac.v
    Info (12023): Found entity 1: c_Fac File: C:/Users/hyewon/Desktop/222222222222222/c_Fac.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_bus.v
    Info (12023): Found entity 1: tb_BUS File: C:/Users/hyewon/Desktop/222222222222222/tb_BUS.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_top.v
    Info (12023): Found entity 1: tb_Top File: C:/Users/hyewon/Desktop/222222222222222/tb_Top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file _dff_r_1.v
    Info (12023): Found entity 1: _dff_r_1 File: C:/Users/hyewon/Desktop/222222222222222/_dff_r_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _3_to_8_decoder.v
    Info (12023): Found entity 1: _3_to_8_decoder File: C:/Users/hyewon/Desktop/222222222222222/_3_to_8_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_operation.v
    Info (12023): Found entity 1: read_operation File: C:/Users/hyewon/Desktop/222222222222222/read_operation.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file write_operation.v
    Info (12023): Found entity 1: write_operation File: C:/Users/hyewon/Desktop/222222222222222/write_operation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _8_to_1_mux.v
    Info (12023): Found entity 1: _8_to_1_MUX File: C:/Users/hyewon/Desktop/222222222222222/_8_to_1_MUX.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file hhh.v
    Info (12023): Found entity 1: hhh File: C:/Users/hyewon/Desktop/222222222222222/hhh.v Line: 2
    Info (12023): Found entity 2: FactoDecode File: C:/Users/hyewon/Desktop/222222222222222/hhh.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _register3_r.v
    Info (12023): Found entity 1: _register3_r File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _register64_result_l.v
    Info (12023): Found entity 1: _register64_result_l File: C:/Users/hyewon/Desktop/222222222222222/_register64_result_l.v Line: 1
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "BUS" for hierarchy "BUS:b0" File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 19
Info (12128): Elaborating entity "_dff_r_1" for hierarchy "BUS:b0|_dff_r_1:d0" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 22
Info (12128): Elaborating entity "mux2" for hierarchy "BUS:b0|mux2:U1" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 23
Info (12128): Elaborating entity "mux2_16bit" for hierarchy "BUS:b0|mux2_16bit:U2" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 24
Info (12128): Elaborating entity "mux2_64bit" for hierarchy "BUS:b0|mux2_64bit:U3" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 25
Info (12128): Elaborating entity "bus_addr" for hierarchy "BUS:b0|bus_addr:b1" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 29
Info (12128): Elaborating entity "_dff_r" for hierarchy "BUS:b0|_dff_r:f0" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 30
Info (12128): Elaborating entity "mux3_64bit" for hierarchy "BUS:b0|mux3_64bit:m3" File: C:/Users/hyewon/Desktop/222222222222222/BUS.v Line: 31
Info (12128): Elaborating entity "ram" for hierarchy "ram:r0" File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 21
Info (12128): Elaborating entity "FactoCore" for hierarchy "FactoCore:f0" File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 22
Warning (10230): Verilog HDL assignment warning at FactoCore.v(37): truncated value with size 32 to match size of target (3) File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 37
Info (12128): Elaborating entity "_register64_r" for hierarchy "FactoCore:f0|_register64_r:rr0" File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 28
Info (12128): Elaborating entity "_register64_result_l" for hierarchy "FactoCore:f0|_register64_result_l:rr4" File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 32
Info (12128): Elaborating entity "write_operation" for hierarchy "FactoCore:f0|write_operation:w0" File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 38
Info (12128): Elaborating entity "_3_to_8_decoder" for hierarchy "FactoCore:f0|write_operation:w0|_3_to_8_decoder:d0" File: C:/Users/hyewon/Desktop/222222222222222/write_operation.v Line: 10
Warning (10230): Verilog HDL assignment warning at _3_to_8_decoder.v(17): truncated value with size 8 to match size of target (7) File: C:/Users/hyewon/Desktop/222222222222222/_3_to_8_decoder.v Line: 17
Info (12128): Elaborating entity "_and2" for hierarchy "FactoCore:f0|write_operation:w0|_and2:a0" File: C:/Users/hyewon/Desktop/222222222222222/write_operation.v Line: 11
Info (12128): Elaborating entity "read_operation" for hierarchy "FactoCore:f0|read_operation:r0" File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 39
Info (12128): Elaborating entity "_8_to_1_MUX" for hierarchy "FactoCore:f0|read_operation:r0|_8_to_1_MUX:m0" File: C:/Users/hyewon/Desktop/222222222222222/read_operation.v Line: 10
Info (12128): Elaborating entity "controller" for hierarchy "FactoCore:f0|controller:c0" File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at controller.v(33): incomplete case statement has no default case item File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at controller.v(33): inferring latch(es) for variable "next_multiplier", which holds its previous value in one or more paths through the always construct File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at controller.v(33): inferring latch(es) for variable "next_multiplicand", which holds its previous value in one or more paths through the always construct File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at controller.v(33): inferring latch(es) for variable "next_op_start", which holds its previous value in one or more paths through the always construct File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at controller.v(33): inferring latch(es) for variable "next_op_clear", which holds its previous value in one or more paths through the always construct File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at controller.v(33): inferring latch(es) for variable "next_opdone", which holds its previous value in one or more paths through the always construct File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Warning (10270): Verilog HDL Case Statement warning at controller.v(87): incomplete case statement has no default case item File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at controller.v(87): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
Info (10041): Inferred latch for "next_state[0]" at controller.v(87) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
Info (10041): Inferred latch for "next_state[1]" at controller.v(87) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
Info (10041): Inferred latch for "next_state[2]" at controller.v(87) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
Info (10041): Inferred latch for "next_opdone[0]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[1]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[2]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[3]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[4]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[5]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[6]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[7]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[8]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[9]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[10]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[11]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[12]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[13]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[14]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[15]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[16]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[17]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[18]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[19]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[20]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[21]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[22]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[23]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[24]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[25]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[26]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[27]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[28]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[29]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[30]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[31]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[32]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[33]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[34]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[35]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[36]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[37]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[38]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[39]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[40]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[41]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[42]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[43]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[44]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[45]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[46]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[47]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[48]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[49]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[50]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[51]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[52]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[53]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[54]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[55]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[56]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[57]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[58]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[59]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[60]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[61]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[62]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_opdone[63]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_op_clear" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_op_start" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[0]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[1]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[2]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[3]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[4]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[5]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[6]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[7]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[8]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[9]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[10]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[11]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[12]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[13]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[14]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[15]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[16]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[17]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[18]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[19]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[20]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[21]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[22]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[23]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[24]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[25]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[26]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[27]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[28]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[29]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[30]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[31]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[32]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[33]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[34]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[35]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[36]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[37]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[38]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[39]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[40]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[41]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[42]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[43]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[44]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[45]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[46]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[47]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[48]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[49]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[50]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[51]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[52]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[53]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[54]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[55]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[56]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[57]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[58]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[59]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[60]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[61]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[62]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplicand[63]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[0]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[1]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[2]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[3]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[4]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[5]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[6]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[7]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[8]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[9]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[10]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[11]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[12]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[13]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[14]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[15]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[16]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[17]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[18]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[19]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[20]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[21]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[22]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[23]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[24]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[25]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[26]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[27]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[28]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[29]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[30]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[31]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[32]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[33]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[34]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[35]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[36]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[37]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[38]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[39]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[40]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[41]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[42]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[43]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[44]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[45]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[46]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[47]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[48]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[49]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[50]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[51]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[52]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[53]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[54]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[55]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[56]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[57]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[58]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[59]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[60]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[61]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[62]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (10041): Inferred latch for "next_multiplier[63]" at controller.v(33) File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
Info (12128): Elaborating entity "_register3_r" for hierarchy "FactoCore:f0|controller:c0|_register3_r:r0" File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 21
Info (12128): Elaborating entity "multiplier" for hierarchy "FactoCore:f0|multiplier:m0" File: C:/Users/hyewon/Desktop/222222222222222/FactoCore.v Line: 43
Info (12128): Elaborating entity "_register2_r" for hierarchy "FactoCore:f0|multiplier:m0|_register2_r:r0" File: C:/Users/hyewon/Desktop/222222222222222/multiplier.v Line: 16
Info (12128): Elaborating entity "_register64_r_cl" for hierarchy "FactoCore:f0|multiplier:m0|_register64_r_cl:r1" File: C:/Users/hyewon/Desktop/222222222222222/multiplier.v Line: 17
Info (12128): Elaborating entity "ns_logic" for hierarchy "FactoCore:f0|multiplier:m0|ns_logic:n0" File: C:/Users/hyewon/Desktop/222222222222222/multiplier.v Line: 18
Info (12128): Elaborating entity "c_logic" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0" File: C:/Users/hyewon/Desktop/222222222222222/multiplier.v Line: 19
Info (12128): Elaborating entity "cla64" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0" File: C:/Users/hyewon/Desktop/222222222222222/c_logic.v Line: 32
Info (12128): Elaborating entity "cla32" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0" File: C:/Users/hyewon/Desktop/222222222222222/cla64.v Line: 12
Info (12128): Elaborating entity "cla4" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4" File: C:/Users/hyewon/Desktop/222222222222222/cla32.v Line: 12
Info (12128): Elaborating entity "fa_v2" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|fa_v2:U0_fa_v2" File: C:/Users/hyewon/Desktop/222222222222222/cla4.v Line: 12
Info (12128): Elaborating entity "_xor2" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|fa_v2:U0_fa_v2|_xor2:U0_xor2" File: C:/Users/hyewon/Desktop/222222222222222/fa_v2.v Line: 9
Info (12128): Elaborating entity "_inv" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|fa_v2:U0_fa_v2|_xor2:U0_xor2|_inv:U0_inv" File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 32
Info (12128): Elaborating entity "_or2" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|fa_v2:U0_fa_v2|_xor2:U0_xor2|_or2:U4_or2" File: C:/Users/hyewon/Desktop/222222222222222/gates.v Line: 36
Info (12128): Elaborating entity "clb4" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb" File: C:/Users/hyewon/Desktop/222222222222222/cla4.v Line: 16
Info (12128): Elaborating entity "_and3" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_and3:U11_and3" File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 31
Info (12128): Elaborating entity "_or3" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_or3:U12_or3" File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 32
Info (12128): Elaborating entity "_and4" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_and4:U15_and4" File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 37
Info (12128): Elaborating entity "_or4" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_or4:U16_or4" File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 38
Info (12128): Elaborating entity "_and5" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_and5:U20_and5" File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 44
Info (12128): Elaborating entity "_or5" for hierarchy "FactoCore:f0|multiplier:m0|c_logic:c0|cla64:c0|cla32:i0|cla4:U0_cla4|clb4:U4_clb|_or5:U21_or4" File: C:/Users/hyewon/Desktop/222222222222222/clb4.v Line: 45
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ram:r0|mem" is uninferred due to asynchronous read logic File: C:/Users/hyewon/Desktop/222222222222222/ram.v Line: 11
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch FactoCore:f0|controller:c0|next_opdone[0] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_opdone[1] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_op_clear has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_op_start has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[1] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_state[0] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_state[2] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_state[1] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 87
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[1] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[0] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[63] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[62] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[60] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[59] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[58] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[56] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[55] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[54] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[53] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[52] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[51] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[50] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[49] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[48] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[47] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[46] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[45] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[44] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[43] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[42] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[40] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[39] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[38] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[36] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[35] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[34] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[33] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[32] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[31] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[30] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[29] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[28] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[27] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[26] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[25] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[24] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[23] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[22] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[20] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[19] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[18] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[16] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[15] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[14] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[13] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[12] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[11] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[10] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[8] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[7] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[6] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[4] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[3] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[2] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[5] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[9] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[17] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[21] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[37] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[41] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[57] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplicand[61] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[0] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[1] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[2] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[3] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[4] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[5] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[6] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[7] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[8] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[9] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[10] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[11] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[12] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[13] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[14] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[15] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[16] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[17] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[18] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[19] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[20] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[21] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[22] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[23] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[24] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[25] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[26] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[27] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[28] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[29] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[30] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[31] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[32] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[33] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[34] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[35] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[36] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[37] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[38] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[39] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[40] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[41] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[42] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[43] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[44] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[45] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[46] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[47] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[48] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[49] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[50] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[51] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[52] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[53] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[54] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[55] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[56] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[57] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[58] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[59] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[60] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[61] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[62] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Warning (13012): Latch FactoCore:f0|controller:c0|next_multiplier[63] has unsafe behavior File: C:/Users/hyewon/Desktop/222222222222222/controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FactoCore:f0|controller:c0|_register3_r:r0|q[2] File: C:/Users/hyewon/Desktop/222222222222222/_register3_r.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/hyewon/Desktop/222222222222222/output_files/Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "m_addr[0]" File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 7
    Warning (15610): No output dependent on input pin "m_addr[1]" File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 7
    Warning (15610): No output dependent on input pin "m_addr[2]" File: C:/Users/hyewon/Desktop/222222222222222/Top.v Line: 7
Info (21057): Implemented 24179 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 84 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 24029 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings
    Info: Peak virtual memory: 4993 megabytes
    Info: Processing ended: Wed Dec 06 23:31:57 2023
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hyewon/Desktop/222222222222222/output_files/Top.map.smsg.


