<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Zynq UltraScale+ MPSoC Processing System Configuration with the Vivado Design Suite &mdash; Embedded Design Tutorials 2022.1 documentation</title>
      <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Building Standalone Software for PS Subsystems" href="4-build-sw-for-ps-subsystems.html" />
    <link rel="prev" title="Getting Started" href="2-getting-started.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../index.html" class="icon icon-home"> Embedded Design Tutorials
            <img src="../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption"><span class="caption-text">日本語</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-jp/index.html">Master</a></li>
</ul>
<p class="caption"><span class="caption-text">Introduction</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Versal-EDT/Versal-EDT.html">Versal ACAP Embedded Design Tutorial</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="1-introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="2-getting-started.html">Getting Started</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Zynq UltraScale+ MPSoC System Configuration with Vivado</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#zynq-ultrascale-system-configuration">Zynq UltraScale+ System Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#example-1-creating-a-new-embedded-project-with-zynq-ultrascale-mpsoc">Example 1: Creating a New Embedded Project with Zynq UltraScale+ MPSoC</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#design-input-and-output-files">Design Input and Output files</a></li>
<li class="toctree-l4"><a class="reference internal" href="#starting-your-design">Starting Your Design</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-a-block-design-project">Creating a Block Design Project</a></li>
<li class="toctree-l4"><a class="reference internal" href="#managing-the-zynq-ultrascale-processing-system-in-vivado">Managing the Zynq UltraScale+ Processing System in Vivado</a></li>
<li class="toctree-l4"><a class="reference internal" href="#validating-the-design-creating-the-wrapper-and-generating-the-block-design">Validating the Design, Creating the Wrapper, and Generating the Block Design</a></li>
<li class="toctree-l4"><a class="reference internal" href="#exporting-hardware">Exporting Hardware</a></li>
<li class="toctree-l4"><a class="reference internal" href="#example-summary">Example Summary</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="4-build-sw-for-ps-subsystems.html">Building Software for PS Subsystems</a></li>
<li class="toctree-l2"><a class="reference internal" href="5-debugging-with-vitis-debugger.html">Debugging Standalone Applications with the Vitis Debugger</a></li>
<li class="toctree-l2"><a class="reference internal" href="6-build-linux-sw-for-ps.html">Building and Debugging Linux Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="7-design1-using-gpio-timer-interrupts.html">System Design Example: Using GPIO, Timer and Interrupts</a></li>
<li class="toctree-l2"><a class="reference internal" href="8-boot-and-configuration.html">Boot and Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="9-secure-boot.html">Secure Boot</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Zynq7000-EDT/Zynq7000-EDT.html">Zynq-7000 Embedded Design Tutorial</a></li>
</ul>
<p class="caption"><span class="caption-text">Feature Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/debuggable-fsbl/debuggable-fsbl.html">First Stage Boot Loader (FSBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/microblaze-system/README.html">Programming an Embedded MicroBlaze Processor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/sw-profiling/sw-profiling.html">Profiling Applications with System Debugger</a></li>
</ul>
<p class="caption"><span class="caption-text">Design Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/MPSoC_Graphic_Subsystem/README.html">Example Setup for a Graphics and DisplayPort Based Sub-System</a></li>
</ul>
<p class="caption"><span class="caption-text">Debugging</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Vitis-Embedded-Software-Debugging/Debugging.html">Vitis Embedded Software Debugging Guide (UG1515) 2021.1</a></li>
</ul>
<p class="caption"><span class="caption-text">User Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../User_Guides/SPA-UG/SPA-UG.html">System Performance Analysis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../User_Guides/Performance_Benchmark/Dhrystone/README.html">Versal Dhrystone Benchmark</a></li>
</ul>
<p class="caption"><span class="caption-text">Previous Releases</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.1/build/html/index.html">2021.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2020.2/build/html/index.html">2020.2</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">Embedded Design Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a> &raquo;</li>
      <li>Zynq UltraScale+ MPSoC Processing System Configuration with the Vivado Design Suite</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/docs/Introduction/ZynqMPSoC-EDT/3-system-configuration.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="zynq-ultrascale-mpsoc-processing-system-configuration-with-the-vivado-design-suite">
<h1>Zynq UltraScale+ MPSoC Processing System Configuration with the Vivado Design Suite<a class="headerlink" href="#zynq-ultrascale-mpsoc-processing-system-configuration-with-the-vivado-design-suite" title="Permalink to this headline">¶</a></h1>
<p>This chapter demonstrates how to use the Vivado® Design Suite to develop an embedded system using the Zynq® UltraScale+™ MPSoC Processing System (PS).</p>
<p>The Zynq UltraScale+ device consists of quad-core Arm® Cortex™-A53-based APU, dual-core Arm® Cortex™-R5F RPU, Mali™ 400 MP2 GPU, many hard Intellectual Property (IP) components, and Programmable Logic (PL). This offering can be used in two ways:</p>
<ul class="simple">
<li><p>The Zynq UltraScale+ PS can be used in a standalone mode, without attaching any additional fabric IP.</p></li>
<li><p>IP cores can be instantiated in fabric and attached to the Zynq UltraScale+ PS as a PS+PL combination.</p></li>
</ul>
<section id="zynq-ultrascale-system-configuration">
<h2>Zynq UltraScale+ System Configuration<a class="headerlink" href="#zynq-ultrascale-system-configuration" title="Permalink to this headline">¶</a></h2>
<p>Creating a Zynq UltraScale+ system design involves configuring the PS to select the appropriate boot devices and peripherals. To start with, as long as the PS peripherals and available MIO connections meet the design requirements, no bitstream is required. This chapter guides you through creating a simple PS-based design that does not require a bitstream.</p>
</section>
<section id="example-1-creating-a-new-embedded-project-with-zynq-ultrascale-mpsoc">
<h2>Example 1: Creating a New Embedded Project with Zynq UltraScale+ MPSoC<a class="headerlink" href="#example-1-creating-a-new-embedded-project-with-zynq-ultrascale-mpsoc" title="Permalink to this headline">¶</a></h2>
<p>For this example, you will launch the Vivado Design Suite and create a project with an embedded processor system as the top level.</p>
<section id="design-input-and-output-files">
<h3>Design Input and Output files<a class="headerlink" href="#design-input-and-output-files" title="Permalink to this headline">¶</a></h3>
<p>This example design requires no input files. We will create the Vivado design from scratch. The design includes the processing system module of the MPSoC. No PL IPs will be added in this example design, so this design does not need to run through implementation and bitstream generation.</p>
<p>The output of this example design is the hardware configuration XSA. It will be used for further software development.</p>
<ul class="simple">
<li><p>Input: N/A</p></li>
<li><p>Output: <code class="docutils literal notranslate"><span class="pre">edt_zcu102_wrapper.xsa</span></code></p></li>
</ul>
</section>
<section id="starting-your-design">
<h3>Starting Your Design<a class="headerlink" href="#starting-your-design" title="Permalink to this headline">¶</a></h3>
<ol class="arabic">
<li><p>Launch the Vivado Design Suite.</p></li>
<li><p>In the Vivado Quick Start page, click <strong>Create Project</strong> to open the New Project wizard.</p></li>
<li><p>Use the information in the following table to make selections in each of the wizard screens.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 32%" />
<col style="width: 34%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>System Property</p></th>
<th class="head"><p>Setting or Command
to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Project Name</p></td>
<td><p>Project name</p></td>
<td><p><strong>edt_zcu102</strong></p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Project Location</p></td>
<td><p><strong>C:/edt</strong></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Create Project
Sub-directory</p></td>
<td><p>Leave this checked</p></td>
</tr>
<tr class="row-odd"><td><p>Project Type</p></td>
<td><p>Specify the type of
project to create</p></td>
<td><p>RTL Project</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Do not specify
sources at this time
check box</p></td>
<td><p>Leave this checked.</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Project is an
extensible Vitis
platform</p></td>
<td><p>Leave this unchecked</p></td>
</tr>
<tr class="row-even"><td><p>Default Part</p></td>
<td><p>Select</p></td>
<td><p>Select <strong>Boards</strong>
tab</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Display Name</p></td>
<td><p>Select <strong>Zynq
UltraScale+ ZCU102
Evaluation Board</strong></p></td>
</tr>
<tr class="row-even"><td><p>New Project Summary</p></td>
<td><p>Project Summary</p></td>
<td><p>Review the project
summary</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>Finish</strong>. The New Project wizard closes and the project you just created opens in the Vivado design tool.</p></li>
</ol>
</section>
<section id="creating-a-block-design-project">
<h3>Creating a Block Design Project<a class="headerlink" href="#creating-a-block-design-project" title="Permalink to this headline">¶</a></h3>
<p>You will now use the IP integrator to create a block design project.</p>
<ol class="arabic">
<li><p>In the Flow Navigator pane, expand IP integrator and click <strong>Create Block Design</strong>.</p>
<img alt="../../../_images/image76.png" src="../../../_images/image76.png" />
<p>The Create Block Design wizard opens.</p>
</li>
<li><p>Use the following information to make selections in the Create Block Design wizard.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 30%" />
<col style="width: 27%" />
<col style="width: 44%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>System Property</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Create Block Design</p></td>
<td><p>Design Name</p></td>
<td><p>edt_zcu102</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Directory</p></td>
<td><p><cite>&lt;Local to Project&gt;</cite></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Specify Source</p></td>
<td><p>Set Design Sources</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>OK</strong>.</p>
<p>The Diagram view opens with a message stating that this design is empty. The next step is to add some IP from the catalog.</p>
</li>
<li><p>Click <strong>Add IP</strong> <img alt="image1" src="../../../_images/image81.png" />.</p></li>
<li><p>In the search box, type <code class="docutils literal notranslate"><span class="pre">zynq</span></code> to find the Zynq device IP.</p></li>
<li><p>Double-click the <strong>Zynq UltraScale+ MPSoC IP</strong> to add it to the block design.</p></li>
</ol>
<p>The Zynq UltraScale+ MPSoC processing system IP block appears in the Diagram view, as shown in the following figure.</p>
<img alt="../../../_images/image91.png" src="../../../_images/image91.png" />
</section>
<section id="managing-the-zynq-ultrascale-processing-system-in-vivado">
<h3>Managing the Zynq UltraScale+ Processing System in Vivado<a class="headerlink" href="#managing-the-zynq-ultrascale-processing-system-in-vivado" title="Permalink to this headline">¶</a></h3>
<p>Now that you have added the processing system for the Zynq MPSoC to the design, you can begin managing the available options.</p>
<ol class="arabic">
<li><p>Double-click the <strong>Zynq UltraScale+ Processing System</strong> block in the Block Diagram window.</p>
<p>The Re-customize IP view opens, as shown in the following figure. Notice that by default, the processor system does not have any peripherals connected.</p>
<img alt="../../../_images/image10.png" src="../../../_images/image10.png" />
</li>
<li><p>Click <strong>Cancel</strong> to exit the view without making changes to the design.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p><em>In the Block Diagram window, notice the message stating that designer assistance is available, as shown in the following figure. When designer assistance is available, you can click the link to have Vivado perform that step in your design.</em></p>
</div>
<img alt="../../../_images/image12.png" src="../../../_images/image12.png" />
</li>
<li><p>You will now use a preset template created for the ZCU102 board. Click the <strong>Run Block Automation</strong> link.</p>
<p>The Run Block Automation view opens.</p>
</li>
<li><p>Click <strong>OK</strong> to accept the default processor system options and make default pin connections.</p>
<p>This configuration wizard enables many peripherals in the Processing System with some multiplexed I/O (MIO) pins assigned to them according to the board layout of the ZCU102 board. For example, UART0 and UART1 are enabled. The UART signals are connected to a USB-UART connector through UART to the USB converter chip on the ZCU102 board.</p>
</li>
<li><p>To verify, double-click the Zynq UltraScale+ Processing System block in the block diagram window.</p>
<p>Note the check marks that appear next to each peripheral name in the Zynq UltraScale+ device block diagram, signifying the I/O Peripherals that are active.</p>
<img alt="../../../_images/image13.jpeg" src="../../../_images/image13.jpeg" />
</li>
<li><p>In the block diagram, click one of the green I/O peripherals, as shown in the previous figure. The I/O Configuration view opens for the selected peripheral.</p>
<img alt="../../../_images/image141.png" src="../../../_images/image141.png" />
<p>This page enables you to configure low speed and high speed peripherals. For this example, you will continue with the basic connection enabled using Board preset for ZCU102.</p>
</li>
<li><p>In the Page Navigator, select <strong>PS-PL Configuration</strong>.</p></li>
<li><p>In PS-PL Configuration, expand <strong>PS-PL Interfaces</strong> and expand the <strong>Master Interface</strong>.</p>
<p>The PS-PL AXI Master interface enables AXI HPM0 FPD and AXI HPM1 FPD in the default board setup. For this example, you start with a design with only PS logic (no PL), so the PS-PL interfaces can be disabled.</p>
</li>
<li><p>Deselect <strong>AXI HPM0 FPD</strong> and <strong>AXI HPM1 FPD</strong>. The PS-PL configuration looks like the following figure.</p>
<img alt="../../../_images/image151.png" src="../../../_images/image151.png" />
</li>
<li><p>Click <strong>OK</strong> to close the Re-customize IP wizard.</p></li>
</ol>
</section>
<section id="validating-the-design-creating-the-wrapper-and-generating-the-block-design">
<h3>Validating the Design, Creating the Wrapper, and Generating the Block Design<a class="headerlink" href="#validating-the-design-creating-the-wrapper-and-generating-the-block-design" title="Permalink to this headline">¶</a></h3>
<p>The block design provides all the IP configuration and block connection information. Vivado can validate the block design before running
synthesis and implementation. This can help save time if the design has errors. After validation, generate the source files from the block
design so that the synthesizer can consume and process them. You also need to generate a wrapper for the block design because Vivado requires the design top to be an HDL file.</p>
<ol class="arabic">
<li><p>Right-click in the white space of the Block Diagram view and select <strong>Validate Design</strong>. Alternatively, you can press the <strong>F6</strong> key.</p>
<p>A message dialog box that states “Validation successful. There are no errors or critical warnings in this design” opens.</p>
</li>
<li><p>Click <strong>OK</strong> to close the message.</p></li>
<li><p>In the Block Design view, click the <strong>Sources</strong> page.</p></li>
<li><p>Click <strong>Hierarchy</strong>.</p></li>
<li><p>Under Design Sources, right-click <strong>edt_zcu102</strong> and select <strong>Create HDL Wrapper</strong>.</p>
<p>The Create HDL Wrapper dialog box opens. Use this dialog box to create a HDL wrapper file for the processor subsystem.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>The HDL wrapper is a top-level entity required by the design tools.</p>
</div>
</li>
<li><p>Select <strong>Let Vivado Manage Wrapper</strong> and auto-update and click <strong>OK</strong>.</p></li>
<li><p>In the Block Diagram, Sources window, under Design Sources, you can see <strong>edt_zcu102_wrapper</strong> is created by Vivado. Expand the hierarchy, you can see <strong>edt_zcu102.bd</strong> is instantiated.</p></li>
<li><p>Select <strong>Generate Block Design</strong> from Flow Navigator -&gt; IP INTEGRATOR.</p>
<p>The Generate Output Products dialog box opens, as shown in the following figure.</p>
<figure class="align-default" id="id1">
<img alt="../../../_images/image181.png" src="../../../_images/image181.png" />
<figcaption>
<p><span class="caption-text">Generate Output Products dialog</span><a class="headerlink" href="#id1" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If you are running the Vivado Design Suite on a Linux host machine, you might see additional options under Run Settings. In this case, continue with the default settings.</p>
</div>
</li>
<li><p>Select Synthesis Options to <strong>Global</strong> and click <strong>Generate</strong>.</p>
<p>This step generates all the required output products for the selected source. For example, constraints do not need to be manually created for the IP processor system. The Vivado tools automatically generate the XDC file for the processor subsystem when <strong>Generate Output Products</strong> is selected.</p>
<p>If you select <strong>Out of Context Per IP</strong>, Vivado runs synthesis for each IP during the generation. This takes longer than the Global option.</p>
</li>
<li><p>When the Generate Output Products process completes, click <strong>OK</strong>.</p></li>
<li><p>In the Block Diagram Sources window, click the <strong>IP Sources</strong> tab. Here you can see the output products that you just generated, as shown in the following figure.</p>
<figure class="align-default" id="id2">
<img alt="../../../_images/image19.png" src="../../../_images/image19.png" />
<figcaption>
<p><span class="caption-text">Generated output products</span><a class="headerlink" href="#id2" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</li>
</ol>
</section>
<section id="exporting-hardware">
<h3>Exporting Hardware<a class="headerlink" href="#exporting-hardware" title="Permalink to this headline">¶</a></h3>
<p>To write a hardware platform using the GUI, follow these steps:</p>
<ol class="arabic">
<li><p>Select <strong>File→ Export → Export Hardware</strong> in the Vivado Design Suite. The Export Hardware Platform window opens.</p></li>
<li><p>Click <strong>Next</strong>.</p></li>
<li><p>In the output window, select <strong>Pre-synthesis</strong> and click <strong>Next</strong>.</p></li>
<li><p>Provide the <strong>XSA file name</strong> and <strong>Export path</strong>, then click <strong>Next</strong>.</p>
<figure class="align-default" id="id3">
<img alt="../../../_images/image20.png" src="../../../_images/image20.png" />
<figcaption>
<p><span class="caption-text">Files window for Export Hardware</span><a class="headerlink" href="#id3" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</li>
<li><p>Click <strong>Finish</strong> to generate the hardware platform file in the specified path. It will be the input file of next examples.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The difference between the pre-synthesis XSA and the post-implementation XSA for embedded designs is whether the bitstream is included. If you are running applications in the Vitis IDE, you can configure the bitstream to hardware before running the application. If there is a bitstream in the XSA file, the Vitis IDE uses it by default. If a bitstream is not available, or if you wish to use another bitstream file, specify the bitstream path in the Vitis IDE.</p>
</div>
<p>For this example, we do not have programmable logic, so the pre-synthesis XSA is used.</p>
</li>
</ol>
</section>
<section id="example-summary">
<h3>Example Summary<a class="headerlink" href="#example-summary" title="Permalink to this headline">¶</a></h3>
<p>In this example, you created a Vivado design with an MPSoC processing system and configured it for the ZCU102 board. You exported the hardware XSA file for future software development example projects.</p>
<p>In the <a class="reference internal" href="4-build-sw-for-ps-subsystems.html"><span class="doc">next chapter</span></a>, you will learn how to develop software based on the hardware created in this example.</p>
</section>
</section>
</section>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="2-getting-started.html" class="btn btn-neutral float-left" title="Getting Started" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="4-build-sw-for-ps-subsystems.html" class="btn btn-neutral float-right" title="Building Standalone Software for PS Subsystems" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 08, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="https://pages.gitenterprise.xilinx.com/techdocs/Test/vvas/build/html/index.html#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>