Release 13.2 Map O.61xd (nt)
Xilinx Mapping Report File for Design 'DMA_FPGA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt on -ol high -xe n -t 1 -xt 0 -register_duplication
off -r 4 -global_opt off -mt off -detail -ir off -ignore_keep_hierarchy -pr off -lc off -power off -o DMA_FPGA_map.ncd
DMA_FPGA.ngd DMA_FPGA.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Feb 09 09:45:25 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:   88
Slice Logic Utilization:
  Number of Slice Registers:                 9,192 out of  54,576   16%
    Number used as Flip Flops:               9,186
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,076 out of  27,288   25%
    Number used as logic:                    5,107 out of  27,288   18%
      Number using O6 output only:           2,973
      Number using O5 output only:             599
      Number using O5 and O6:                1,535
      Number used as ROM:                        0
    Number used as Memory:                     876 out of   6,408   13%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           876
        Number using O6 output only:           586
        Number using O5 output only:             1
        Number using O5 and O6:                289
    Number used exclusively as route-thrus:  1,093
      Number with same-slice register load:  1,022
      Number with same-slice carry load:        71
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,137 out of   6,822   45%
  Number of LUT Flip Flop pairs used:        9,723
    Number with an unused Flip Flop:         2,336 out of   9,723   24%
    Number with an unused LUT:               2,647 out of   9,723   27%
    Number of fully used LUT-FF pairs:       4,740 out of   9,723   48%
    Number of unique control sets:             501
    Number of slice register sites lost
      to control set restrictions:           2,259 out of  54,576    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       162 out of     316   51%
    Number of LOCed IOBs:                      162 out of     162  100%
    IOB Flip Flops:                            214

Specific Feature Utilization:
  Number of RAMB16BWERs:                        78 out of     116   67%
  Number of RAMB8BWERs:                         22 out of     232    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  70 out of     376   18%
    Number used as ILOGIC2s:                    70
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  80 out of     376   21%
    Number used as OLOGIC2s:                    80
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           54
Average Fanout of Non-Clock Nets:                3.12

Peak Memory Usage:  435 MB
Total REAL time to MAP completion:  3 mins 49 secs 
Total CPU time to MAP completion:   3 mins 48 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<10> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<10>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<10>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<11> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<11>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<11>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<12> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<12>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<12>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<20> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<20>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<20>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<13> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<13>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<13>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<21> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<21>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<21>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<14> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<14>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<14>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<22> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<22>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<22>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<30> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<30>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[30].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<30>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<15> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<15>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[15].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<15>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<23> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<23>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[23].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<23>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<31> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<31>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[31].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<31>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<16> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<16>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[16].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<16>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<24> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<24>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[24].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<24>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<17> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<17>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<17>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<25> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<25>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[25].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<25>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<10> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<10>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<10>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<18> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<18>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[18].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<18>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<26> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<26>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[26].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<26>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<11> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<11>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<11>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<19> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<19>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[19].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<19>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<27> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<27>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[27].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<27>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<12> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<12>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<12>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<20> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<20>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<20>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<28> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<28>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[28].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<28>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<13> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<13>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<13>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<21> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<21>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<21>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<29> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<29>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[29].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<29>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<14> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<14>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<14>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<22> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<22>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[22].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<22>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<30> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<30>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[30].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<30>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<15> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<15>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[15].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<15>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<23> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<23>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[23].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<23>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<31> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<31>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[31].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<31>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<16> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<16>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[16].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<16>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<24> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<24>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[24].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<24>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<17> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<17>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[17].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<17>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<25> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<25>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[25].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<25>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<18> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<18>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[18].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<18>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<26> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<26>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[26].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<26>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<19> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<19>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[19].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<19>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<27> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<27>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[27].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<27>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<28> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<28>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[28].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<28>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<29> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<29>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[29].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<29>."
WARNING:Pack:2693 - The I/O component BUS_REQ_R_1_PAD_A has conflicting SLEW
   property values. The symbol "BUS_REQ_R_1_PAD_A" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_A/BUS_REQ_R_1_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_R_1_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_REQ_R_1_PAD_B has conflicting SLEW
   property values. The symbol "BUS_REQ_R_1_PAD_B" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_B/BUS_REQ_R_1_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_R_1_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_ABORT_PAD_A has conflicting SLEW
   property values. The symbol "BUS_ABORT_PAD_A" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_ABORT_BUF" has property value "SLOW." The
   system will use the property value attached to symbol "BUS_ABORT_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_ABORT_PAD_B has conflicting SLEW
   property values. The symbol "BUS_ABORT_PAD_B" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_ABORT_BUF" has property value "SLOW." The
   system will use the property value attached to symbol "BUS_ABORT_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_REQ_R_2_PAD_A has conflicting SLEW
   property values. The symbol "BUS_REQ_R_2_PAD_A" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_A/BUS_REQ_R_2_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_R_2_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_REQ_R_2_PAD_B has conflicting SLEW
   property values. The symbol "BUS_REQ_R_2_PAD_B" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_B/BUS_REQ_R_2_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_R_2_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_ACK_PAD_A has conflicting SLEW
   property values. The symbol "BUS_ACK_PAD_A" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_ACK_BUF" has property value "SLOW." The system
   will use the property value attached to symbol "BUS_ACK_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_ACK_PAD_B has conflicting SLEW
   property values. The symbol "BUS_ACK_PAD_B" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_ACK_BUF" has property value "SLOW." The system
   will use the property value attached to symbol "BUS_ACK_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_REQ_W_1_PAD_A has conflicting SLEW
   property values. The symbol "BUS_REQ_W_1_PAD_A" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_A/BUS_REQ_W_1_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_W_1_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_REQ_W_1_PAD_B has conflicting SLEW
   property values. The symbol "BUS_REQ_W_1_PAD_B" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_B/BUS_REQ_W_1_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_W_1_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_REQ_W_2_PAD_A has conflicting SLEW
   property values. The symbol "BUS_REQ_W_2_PAD_A" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_A/BUS_REQ_W_2_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_W_2_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_REQ_W_2_PAD_B has conflicting SLEW
   property values. The symbol "BUS_REQ_W_2_PAD_B" has property value "FAST."
   The symbol "u_DMA_FPGA_IOBUF_B/BUS_REQ_W_2_BUF" has property value "SLOW."
   The system will use the property value attached to symbol
   "BUS_REQ_W_2_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_S_RDY_PAD_A has conflicting SLEW
   property values. The symbol "BUS_S_RDY_PAD_A" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_S_RDY_BUF" has property value "SLOW." The
   system will use the property value attached to symbol "BUS_S_RDY_PAD_A."
WARNING:Pack:2693 - The I/O component BUS_S_RDY_PAD_B has conflicting SLEW
   property values. The symbol "BUS_S_RDY_PAD_B" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_S_RDY_BUF" has property value "SLOW." The
   system will use the property value attached to symbol "BUS_S_RDY_PAD_B."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<0> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<0>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<0>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<1> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<1>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<1>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<2> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<2>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<2>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<3> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<3>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[3].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<3>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<0> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<0>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<0>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<4> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<4>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[4].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<4>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<1> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<1>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<1>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<5> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<5>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[5].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<5>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<2> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<2>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<2>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<6> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<6>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[6].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<6>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<3> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<3>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[3].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<3>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<7> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<7>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[7].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<7>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<4> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<4>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[4].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<4>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<8> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<8>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[8].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<8>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<5> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<5>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[5].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<5>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_A<9> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_A<9>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[9].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_A<9>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<6> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<6>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[6].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<6>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<7> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<7>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[7].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<7>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<8> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<8>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[8].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<8>."
WARNING:Pack:2693 - The I/O component BUS_AD_PAD_B<9> has conflicting SLEW
   property values. The symbol "BUS_AD_PAD_B<9>" has property value "FAST." The
   symbol "u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[9].BUS_AD_OUT_BUF" has property
   value "SLOW." The system will use the property value attached to symbol
   "BUS_AD_PAD_B<9>."
WARNING:Pack:2693 - The I/O component CLOCK_PAD_A has conflicting SLEW property
   values. The symbol "CLOCK_PAD_A" has property value "FAST." The symbol
   "u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF" has property value "SLOW." The system will
   use the property value attached to symbol "CLOCK_PAD_A."
WARNING:Pack:2693 - The I/O component CLOCK_PAD_B has conflicting SLEW property
   values. The symbol "CLOCK_PAD_B" has property value "FAST." The symbol
   "u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF" has property value "SLOW." The system will
   use the property value attached to symbol "CLOCK_PAD_B."
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL4<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL1<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL5<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL3<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL2<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs (RAMB8BWER).  9K Block RAM initialization
   data, both user defined and default, may be incorrect and should not be used.  For more information, please reference
   Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
INFO:LIT:243 - Logical network DMA_fifo_dat_strobe_current_A1 has no load.
INFO:LIT:243 - Logical network DMA_fifo_dat_strobe_current_A2 has no load.
INFO:LIT:243 - Logical network DMA_fifo_dat_strobe_current_B1 has no load.
INFO:LIT:243 - Logical network DMA_fifo_dat_strobe_current_B2 has no load.
INFO:LIT:243 - Logical network down_fifo_almost_empty_A1 has no load.
INFO:LIT:243 - Logical network down_fifo_almost_empty_A2 has no load.
INFO:LIT:243 - Logical network down_fifo_almost_empty_B1 has no load.
INFO:LIT:243 - Logical network down_fifo_almost_empty_B2 has no load.
INFO:LIT:243 - Logical network N111 has no load.
INFO:LIT:243 - Logical network N112 has no load.
INFO:LIT:243 - Logical network N113 has no load.
INFO:LIT:243 - Logical network N114 has no load.
INFO:LIT:243 - Logical network N115 has no load.
INFO:LIT:243 - Logical network N116 has no load.
INFO:LIT:243 - Logical network N117 has no load.
INFO:LIT:243 - Logical network N118 has no load.
INFO:LIT:243 - Logical network N119 has no load.
INFO:LIT:243 - Logical network N120 has no load.
INFO:LIT:243 - Logical network N121 has no load.
INFO:LIT:243 - Logical network N122 has no load.
INFO:LIT:243 - Logical network N123 has no load.
INFO:LIT:243 - Logical network N124 has no load.
INFO:LIT:243 - Logical network N125 has no load.
INFO:LIT:243 - Logical network N126 has no load.
INFO:LIT:243 - Logical network N127 has no load.
INFO:LIT:243 - Logical network N128 has no load.
INFO:LIT:243 - Logical network N129 has no load.
INFO:LIT:243 - Logical network N130 has no load.
INFO:LIT:243 - Logical network N131 has no load.
INFO:LIT:243 - Logical network N132 has no load.
INFO:LIT:243 - Logical network N133 has no load.
INFO:LIT:243 - Logical network N134 has no load.
INFO:LIT:243 - Logical network N135 has no load.
INFO:LIT:243 - Logical network N136 has no load.
INFO:LIT:243 - Logical network N137 has no load.
INFO:LIT:243 - Logical network N138 has no load.
INFO:LIT:243 - Logical network N139 has no load.
INFO:LIT:243 - Logical network N140 has no load.
INFO:LIT:243 - Logical network N141 has no load.
INFO:LIT:243 - Logical network N142 has no load.
INFO:LIT:243 - Logical network N143 has no load.
INFO:LIT:243 - Logical network N144 has no load.
INFO:LIT:243 - Logical network N145 has no load.
INFO:LIT:243 - Logical network N146 has no load.
INFO:LIT:243 - Logical network N147 has no load.
INFO:LIT:243 - Logical network N148 has no load.
INFO:LIT:243 - Logical network N149 has no load.
INFO:LIT:243 - Logical network N150 has no load.
INFO:LIT:243 - Logical network N151 has no load.
INFO:LIT:243 - Logical network N152 has no load.
INFO:LIT:243 - Logical network N153 has no load.
INFO:LIT:243 - Logical network N154 has no load.
INFO:LIT:243 - Logical network N155 has no load.
INFO:LIT:243 - Logical network N156 has no load.
INFO:LIT:243 - Logical network N157 has no load.
INFO:LIT:243 - Logical network N158 has no load.
INFO:LIT:243 - Logical network N159 has no load.
INFO:LIT:243 - Logical network N160 has no load.
INFO:LIT:243 - Logical network N161 has no load.
INFO:LIT:243 - Logical network N162 has no load.
INFO:LIT:243 - Logical network N163 has no load.
INFO:LIT:243 - Logical network N164 has no load.
INFO:LIT:243 - Logical network N165 has no load.
INFO:LIT:243 - Logical network N166 has no load.
INFO:LIT:243 - Logical network N167 has no load.
INFO:LIT:243 - Logical network N168 has no load.
INFO:LIT:243 - Logical network N169 has no load.
INFO:LIT:243 - Logical network N170 has no load.
INFO:LIT:243 - Logical network N171 has no load.
INFO:LIT:243 - Logical network N172 has no load.
INFO:LIT:243 - Logical network N173 has no load.
INFO:LIT:243 - Logical network N174 has no load.
INFO:LIT:243 - Logical network N175 has no load.
INFO:LIT:243 - Logical network N176 has no load.
INFO:LIT:243 - Logical network N177 has no load.
INFO:LIT:243 - Logical network N178 has no load.
INFO:LIT:243 - Logical network N179 has no load.
INFO:LIT:243 - Logical network N180 has no load.
INFO:LIT:243 - Logical network N181 has no load.
INFO:LIT:243 - Logical network N182 has no load.
INFO:LIT:243 - Logical network N183 has no load.
INFO:LIT:243 - Logical network N184 has no load.
INFO:LIT:243 - Logical network N185 has no load.
INFO:LIT:243 - Logical network N186 has no load.
INFO:LIT:243 - Logical network N187 has no load.
INFO:LIT:243 - Logical network N188 has no load.
INFO:LIT:243 - Logical network N189 has no load.
INFO:LIT:243 - Logical network N190 has no load.
INFO:LIT:243 - Logical network N191 has no load.
INFO:LIT:243 - Logical network N192 has no load.
INFO:LIT:243 - Logical network N193 has no load.
INFO:LIT:243 - Logical network N194 has no load.
INFO:LIT:243 - Logical network N195 has no load.
INFO:LIT:243 - Logical network N196 has no load.
INFO:LIT:243 - Logical network N197 has no load.
INFO:LIT:243 - Logical network N198 has no load.
INFO:LIT:243 - Logical network N199 has no load.
INFO:LIT:243 - Logical network N200 has no load.
INFO:LIT:243 - Logical network N201 has no load.
INFO:LIT:243 - Logical network N202 has no load.
INFO:LIT:243 - Logical network N203 has no load.
INFO:LIT:243 - Logical network N204 has no load.
INFO:LIT:243 - Logical network N205 has no load.
INFO:LIT:243 - Logical network N206 has no load.
INFO:LIT:243 - Logical network N207 has no load.
INFO:LIT:243 - Logical network N208 has no load.
INFO:LIT:243 - Logical network N209 has no load.
INFO:LIT:243 - Logical network N210 has no load.
INFO:LIT:243 - Logical network N211 has no load.
INFO:LIT:243 - Logical network N212 has no load.
INFO:LIT:243 - Logical network N213 has no load.
INFO:LIT:243 - Logical network N214 has no load.
INFO:LIT:243 - Logical network N215 has no load.
INFO:LIT:243 - Logical network N216 has no load.
INFO:LIT:243 - Logical network N217 has no load.
INFO:LIT:243 - Logical network u_DMA_INTERFACE/XLXN_36 has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_conf_renable_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_conf_offset_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_conf_offset_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<31> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<30> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<29> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<28> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<27> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<26> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<25> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<24> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<23> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<22> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<21> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<20> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_r_data_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_cache_line_size_to_pci_out<1> has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_cache_line_size_to_pci_out<0> has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_cache_line_size_to_wb_out<1> has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_cache_line_size_to_wb_out<0> has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba2_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba3_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba4_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ba5_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am2_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am3_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am4_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_am5_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta0_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta2_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta3_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta4_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_ta5_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl0_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl0_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl2_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl2_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl3_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl3_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl4_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl4_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl5_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_img_ctrl5_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ba0_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ba3_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ba4_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ba5_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_am3_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_am4_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_am5_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ta0_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ta3_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ta4_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ta5_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl0_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl0_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl0_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl3_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl3_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl3_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl4_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl4_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl4_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl5_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl5_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_img_ctrl5_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<23> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<22> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<21> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<20> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_ccyc_addr_out<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_io_space_enable_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_mem_io0_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_mem_io1_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_mem_io2_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_mem_io3_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_mem_io4_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_mem_io5_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_mem_io0_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_mem_io3_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_mem_io4_out has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_mem_io5_out has no load.
INFO:LIT:243 - Logical network u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_rst_oe_o
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_del_error_out
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_control_out<
   3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_control_out<
   2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_control_out<
   1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<3>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<2>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<1>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<0>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_control_out<
   3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_control_out<
   2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_status_out
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<31> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<30> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<29> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<28> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<27> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<26> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<25> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<24> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<23> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<22> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<21> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<20> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<39> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<38> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<37> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<36> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<35> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<34> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<33> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /do_a<32> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/douta<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage
   /blk_mem_16_16_256_2/doutb<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<31> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<30> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<29> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<28> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<27> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<26> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<25> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<24> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<23> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<22> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<21> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<20> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<39> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<38> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<37> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<36> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<35> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<34> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<33> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /do_a<32> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/douta<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage
   /blk_mem_16_16_256_2/doutb<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<3> has
   no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<2> has
   no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<1> has
   no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<0> has
   no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_control_out<3>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_control_out<2>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_control_out<0>
   has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_almost_empty_ou
   t has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync_status_out has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_full_out has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<31> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<30> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<29> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<28> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<27> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<26> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<25> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<24> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<23> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<22> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<21> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<20> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<39> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<38> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<37> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<36> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<35> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<34> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<33> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do
   _a<32> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/douta<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/bl
   k_mem_16_16_256_2/doutb<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<7> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<6> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<5> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<4> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<3> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<2> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<1> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<0> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<31> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<30> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<29> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<28> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<27> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<26> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<25> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<24> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<23> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<22> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<21> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<20> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<19> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<18> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<17> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<16> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<39> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<38> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<37> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<36> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<35> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<34> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<33> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do
   _a<32> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/douta<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<15> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<14> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<13> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<12> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<11> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<10> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<9> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/bl
   k_mem_16_16_256_2/doutb<8> has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].
   U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6
   /U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
   _M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/
   U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
   _MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
   _GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U
   _MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
   _GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
   U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_G
   AND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
   U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_G
   AND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/down_fifo_prog_empty_A1 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/down_fifo_prog_empty_A2 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/down_fifo_prog_empty_B1 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/down_fifo_prog_empty_B2 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_B2/full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_B2/almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_B2/almost_empty has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_B1/full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_B1/almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_B1/almost_empty has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_A2/full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_A2/almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_A2/almost_empty has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_A1/full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_A1/almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_DMA_fifo_A1/almost_empty has no
   load.
INFO:LIT:243 - Logical network
   u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<10> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<9> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<8> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<7> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<6> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<5> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<4> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<3> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<2> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<1> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/rd_data_count<0> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/fifo_full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/fifo_almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B2/fifo_rd_dat_valid_o has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<10> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<9> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<8> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<7> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<6> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<5> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<4> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<3> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<2> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<1> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/rd_data_count<0> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/fifo_full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/fifo_almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_B1/fifo_rd_dat_valid_o has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<10> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<9> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<8> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<7> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<6> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<5> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<4> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<3> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<2> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<1> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/rd_data_count<0> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/fifo_full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/fifo_almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A2/fifo_rd_dat_valid_o has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<10> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<9> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<8> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<7> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<6> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<5> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<4> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<3> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<2> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<1> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/rd_data_count<0> has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/fifo_full has no load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/fifo_almost_full has no
   load.
INFO:LIT:243 - Logical network u_DMA_FIFOs/u_fifo_A1/fifo_rd_dat_valid_o has no
   load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 818 block(s) removed
 917 block(s) optimized away
1043 signal(s) removed
1487 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_C
AP_B" (ROM) removed.
Loadless block "down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_C
AP_B" (ROM) removed.
Loadless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_Q
UAL.U_CAP_B" (ROM) removed.
Loadless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QU
AL.U_CAP_B" (ROM) removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U
_CAP_B" (ROM) removed.
Loadless block "u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSR"
(ROM) removed.
Loadless block
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U
_CAP_B" (ROM) removed.
The signal "CONTROL0<35>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O113" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O112" is sourceless and has been removed.
The signal "CONTROL0<34>" is sourceless and has been removed.
The signal "CONTROL0<33>" is sourceless and has been removed.
The signal "CONTROL0<32>" is sourceless and has been removed.
The signal "CONTROL0<31>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O112" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O111" is sourceless and has been removed.
The signal "CONTROL0<30>" is sourceless and has been removed.
The signal "CONTROL0<29>" is sourceless and has been removed.
The signal "CONTROL0<28>" is sourceless and has been removed.
The signal "CONTROL0<27>" is sourceless and has been removed.
The signal "CONTROL0<26>" is sourceless and has been removed.
The signal "CONTROL0<25>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O19" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O18" is sourceless and has been removed.
The signal "CONTROL0<24>" is sourceless and has been removed.
The signal "CONTROL0<23>" is sourceless and has been removed.
The signal "CONTROL0<22>" is sourceless and has been removed.
The signal "CONTROL0<21>" is sourceless and has been removed.
The signal "CONTROL0<19>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O18" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O17" is sourceless and has been removed.
The signal "CONTROL0<18>" is sourceless and has been removed.
The signal "CONTROL0<17>" is sourceless and has been removed.
The signal "CONTROL0<16>" is sourceless and has been removed.
The signal "CONTROL0<15>" is sourceless and has been removed.
The signal "CONTROL0<11>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O111" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1
.U_MUX2/Mmux_O110" is sourceless and has been removed.
The signal "CONTROL0<10>" is sourceless and has been removed.
The signal "CONTROL0<7>" is sourceless and has been removed.
The signal "CONTROL1<35>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O113" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O112" is sourceless and has been removed.
The signal "CONTROL1<34>" is sourceless and has been removed.
The signal "CONTROL1<33>" is sourceless and has been removed.
The signal "CONTROL1<32>" is sourceless and has been removed.
The signal "CONTROL1<31>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O112" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O111" is sourceless and has been removed.
The signal "CONTROL1<30>" is sourceless and has been removed.
The signal "CONTROL1<29>" is sourceless and has been removed.
The signal "CONTROL1<28>" is sourceless and has been removed.
The signal "CONTROL1<27>" is sourceless and has been removed.
The signal "CONTROL1<26>" is sourceless and has been removed.
The signal "CONTROL1<25>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O19" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O18" is sourceless and has been removed.
The signal "CONTROL1<24>" is sourceless and has been removed.
The signal "CONTROL1<23>" is sourceless and has been removed.
The signal "CONTROL1<22>" is sourceless and has been removed.
The signal "CONTROL1<21>" is sourceless and has been removed.
The signal "CONTROL1<19>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O18" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O17" is sourceless and has been removed.
The signal "CONTROL1<18>" is sourceless and has been removed.
The signal "CONTROL1<17>" is sourceless and has been removed.
The signal "CONTROL1<16>" is sourceless and has been removed.
The signal "CONTROL1<15>" is sourceless and has been removed.
The signal "CONTROL1<11>" is sourceless and has been removed.
 Sourceless block
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O111" (ROM) removed.
  The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O110" is sourceless and has been removed.
The signal "CONTROL1<10>" is sourceless and has been removed.
The signal "CONTROL1<7>" is sourceless and has been removed.
The signal "CONTROL3<35>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O113" (ROM) removed.
  The signal
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O112" is sourceless and has been removed.
The signal "CONTROL3<34>" is sourceless and has been removed.
The signal "CONTROL3<33>" is sourceless and has been removed.
The signal "CONTROL3<32>" is sourceless and has been removed.
The signal "CONTROL3<31>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O112" (ROM) removed.
  The signal
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O111" is sourceless and has been removed.
The signal "CONTROL3<30>" is sourceless and has been removed.
The signal "CONTROL3<29>" is sourceless and has been removed.
The signal "CONTROL3<28>" is sourceless and has been removed.
The signal "CONTROL3<27>" is sourceless and has been removed.
The signal "CONTROL3<26>" is sourceless and has been removed.
The signal "CONTROL3<25>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O19" (ROM) removed.
  The signal
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O18" is sourceless and has been removed.
The signal "CONTROL3<24>" is sourceless and has been removed.
The signal "CONTROL3<23>" is sourceless and has been removed.
The signal "CONTROL3<22>" is sourceless and has been removed.
The signal "CONTROL3<21>" is sourceless and has been removed.
The signal "CONTROL3<19>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O18" (ROM) removed.
  The signal
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O17" is sourceless and has been removed.
The signal "CONTROL3<18>" is sourceless and has been removed.
The signal "CONTROL3<17>" is sourceless and has been removed.
The signal "CONTROL3<16>" is sourceless and has been removed.
The signal "CONTROL3<15>" is sourceless and has been removed.
The signal "CONTROL3<11>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O111" (ROM) removed.
  The signal
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O110" is sourceless and has been removed.
The signal "CONTROL3<10>" is sourceless and has been removed.
The signal "CONTROL3<7>" is sourceless and has been removed.
The signal "CONTROL2<35>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O113" (ROM) removed.
  The signal
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O112" is sourceless and has been removed.
The signal "CONTROL2<34>" is sourceless and has been removed.
The signal "CONTROL2<33>" is sourceless and has been removed.
The signal "CONTROL2<32>" is sourceless and has been removed.
The signal "CONTROL2<31>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O112" (ROM) removed.
  The signal
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O111" is sourceless and has been removed.
The signal "CONTROL2<30>" is sourceless and has been removed.
The signal "CONTROL2<29>" is sourceless and has been removed.
The signal "CONTROL2<28>" is sourceless and has been removed.
The signal "CONTROL2<27>" is sourceless and has been removed.
The signal "CONTROL2<26>" is sourceless and has been removed.
The signal "CONTROL2<25>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O19" (ROM) removed.
  The signal
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O18" is sourceless and has been removed.
The signal "CONTROL2<24>" is sourceless and has been removed.
The signal "CONTROL2<23>" is sourceless and has been removed.
The signal "CONTROL2<22>" is sourceless and has been removed.
The signal "CONTROL2<21>" is sourceless and has been removed.
The signal "CONTROL2<19>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O18" (ROM) removed.
  The signal
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O17" is sourceless and has been removed.
The signal "CONTROL2<18>" is sourceless and has been removed.
The signal "CONTROL2<17>" is sourceless and has been removed.
The signal "CONTROL2<16>" is sourceless and has been removed.
The signal "CONTROL2<15>" is sourceless and has been removed.
The signal "CONTROL2<11>" is sourceless and has been removed.
 Sourceless block
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O111" (ROM) removed.
  The signal
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_M
UX2/Mmux_O110" is sourceless and has been removed.
The signal "CONTROL2<10>" is sourceless and has been removed.
The signal "CONTROL2<7>" is sourceless and has been removed.
The signal "CONTROL5<35>" is sourceless and has been removed.
 Sourceless block
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O113" (ROM) removed.
  The signal
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O112" is sourceless and has been removed.
The signal "CONTROL5<34>" is sourceless and has been removed.
The signal "CONTROL5<33>" is sourceless and has been removed.
The signal "CONTROL5<32>" is sourceless and has been removed.
The signal "CONTROL5<31>" is sourceless and has been removed.
 Sourceless block
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O112" (ROM) removed.
  The signal
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O111" is sourceless and has been removed.
The signal "CONTROL5<30>" is sourceless and has been removed.
The signal "CONTROL5<29>" is sourceless and has been removed.
The signal "CONTROL5<28>" is sourceless and has been removed.
The signal "CONTROL5<27>" is sourceless and has been removed.
The signal "CONTROL5<26>" is sourceless and has been removed.
The signal "CONTROL5<25>" is sourceless and has been removed.
 Sourceless block
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O19" (ROM) removed.
  The signal
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O18" is sourceless and has been removed.
The signal "CONTROL5<24>" is sourceless and has been removed.
The signal "CONTROL5<23>" is sourceless and has been removed.
The signal "CONTROL5<22>" is sourceless and has been removed.
The signal "CONTROL5<21>" is sourceless and has been removed.
The signal "CONTROL5<19>" is sourceless and has been removed.
 Sourceless block
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O18" (ROM) removed.
  The signal
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O17" is sourceless and has been removed.
The signal "CONTROL5<18>" is sourceless and has been removed.
The signal "CONTROL5<17>" is sourceless and has been removed.
The signal "CONTROL5<16>" is sourceless and has been removed.
The signal "CONTROL5<15>" is sourceless and has been removed.
The signal "CONTROL5<11>" is sourceless and has been removed.
 Sourceless block
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O111" (ROM) removed.
  The signal
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O110" is sourceless and has been removed.
The signal "CONTROL5<10>" is sourceless and has been removed.
The signal "CONTROL5<7>" is sourceless and has been removed.
The signal "CONTROL4<35>" is sourceless and has been removed.
 Sourceless block
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O113" (ROM) removed.
  The signal
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O112" is sourceless and has been removed.
The signal "CONTROL4<34>" is sourceless and has been removed.
The signal "CONTROL4<33>" is sourceless and has been removed.
The signal "CONTROL4<32>" is sourceless and has been removed.
The signal "CONTROL4<31>" is sourceless and has been removed.
 Sourceless block
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O112" (ROM) removed.
  The signal
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O111" is sourceless and has been removed.
The signal "CONTROL4<30>" is sourceless and has been removed.
The signal "CONTROL4<29>" is sourceless and has been removed.
The signal "CONTROL4<28>" is sourceless and has been removed.
The signal "CONTROL4<27>" is sourceless and has been removed.
The signal "CONTROL4<26>" is sourceless and has been removed.
The signal "CONTROL4<25>" is sourceless and has been removed.
 Sourceless block
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O19" (ROM) removed.
  The signal
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O18" is sourceless and has been removed.
The signal "CONTROL4<24>" is sourceless and has been removed.
The signal "CONTROL4<23>" is sourceless and has been removed.
The signal "CONTROL4<22>" is sourceless and has been removed.
The signal "CONTROL4<21>" is sourceless and has been removed.
The signal "CONTROL4<19>" is sourceless and has been removed.
 Sourceless block
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O18" (ROM) removed.
  The signal
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O17" is sourceless and has been removed.
The signal "CONTROL4<18>" is sourceless and has been removed.
The signal "CONTROL4<17>" is sourceless and has been removed.
The signal "CONTROL4<16>" is sourceless and has been removed.
The signal "CONTROL4<15>" is sourceless and has been removed.
The signal "CONTROL4<11>" is sourceless and has been removed.
 Sourceless block
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O111" (ROM) removed.
  The signal
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX
2/Mmux_O110" is sourceless and has been removed.
The signal "CONTROL4<10>" is sourceless and has been removed.
The signal "CONTROL4<7>" is sourceless and has been removed.
The signal "u_DMA_INTERFACE/XLXN_36" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_control_out<3>
" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_control_out<2>
" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_control_out<1>
" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<3>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<2>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<1>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_be_out<0>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_control_out<3>
" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbr_control_out<2>
" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<7>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<6>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<5>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<4>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<3>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<2>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<1>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<0>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<31>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<30>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<29>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<28>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<27>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<26>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<25>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<24>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<23>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<22>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<21>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<20>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<19>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<18>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<17>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<16>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<39>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<38>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<37>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<36>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<35>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<34>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<33>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/d
o_a<32>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/douta<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/b
lk_mem_16_16_256_2/doutb<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<7>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<6>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<5>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<4>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<3>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<2>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<1>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<0>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<31>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<30>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<29>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<28>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<27>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<26>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<25>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<24>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<23>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<22>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<21>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<20>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<19>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<18>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<17>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<16>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<39>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<38>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<37>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<36>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<35>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<34>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<33>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/d
o_a<32>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/douta<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/b
lk_mem_16_16_256_2/doutb<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<3>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<2>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<1>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_be_out<0>" is
sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_control_out<3>"
is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_control_out<2>"
is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos_pcir_control_out<0>"
is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<7>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<6>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<5>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<4>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<3>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<2>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<1>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<0>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<31>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<30>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<29>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<28>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<27>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<26>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<25>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<24>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<23>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<22>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<21>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<20>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<19>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<18>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<17>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<16>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<39>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<38>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<37>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<36>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<35>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<34>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<33>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/do_a
<32>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/douta<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_
mem_16_16_256_2/doutb<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<7>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<6>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<5>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<4>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<3>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<2>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<1>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<0>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<31>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<30>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<29>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<28>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<27>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<26>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<25>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<24>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<23>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<22>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<21>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<20>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<19>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<18>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<17>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<16>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<39>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<38>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<37>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<36>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<35>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<34>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<33>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/do_a
<32>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/douta<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<15>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<14>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<13>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<12>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<11>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<10>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<9>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_
mem_16_16_256_2/doutb<8>" is sourceless and has been removed.
The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal
"u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M
/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_
GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal
"u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal
"u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_M
U/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND
_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been
removed.
The signal
"down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/
I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_S
RL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/
I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_S
RL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal "u_DMA_FIFOs/down_fifo_prog_empty_A1" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/down_fifo_prog_empty_A2" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/down_fifo_prog_empty_B1" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/down_fifo_prog_empty_B2" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_B2/full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_B2/almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_B2/almost_empty" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_177_o_MUX_21_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o" is sourceless and
has been removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o1" (ROM) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and
has been removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and
has been removed.
     Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and
has been removed.
         Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless and
has been removed.
           Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
             Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_181_o_MUX_25_o11
" (ROM) removed.
              The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_181_o_MUX_25_o" is
sourceless and has been removed.
               Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_B1/full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_B1/almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_B1/almost_empty" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_177_o_MUX_21_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o" is sourceless and
has been removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o1" (ROM) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and
has been removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and
has been removed.
     Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and
has been removed.
         Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless and
has been removed.
           Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
             Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_181_o_MUX_25_o11
" (ROM) removed.
              The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_181_o_MUX_25_o" is
sourceless and has been removed.
               Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_A2/full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_A2/almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_A2/almost_empty" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_177_o_MUX_21_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o" is sourceless and
has been removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o1" (ROM) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and
has been removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and
has been removed.
     Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and
has been removed.
         Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless and
has been removed.
           Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
             Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_181_o_MUX_25_o11
" (ROM) removed.
              The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_181_o_MUX_25_o" is
sourceless and has been removed.
               Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_A1/full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_A1/almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_DMA_fifo_A1/almost_empty" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_177_o_MUX_21_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o" is sourceless and
has been removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_10_o1" (ROM) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless and
has been removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has been
removed.
 Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless and
has been removed.
   Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless and
has been removed.
     Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless and
has been removed.
         Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless and
has been removed.
           Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
             Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_181_o_MUX_25_o11
" (ROM) removed.
              The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_181_o_MUX_25_o" is
sourceless and has been removed.
               Sourceless block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has been
removed.
The signal
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<10>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<9>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<8>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<7>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<6>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<4>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<3>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<2>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<1>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/rd_data_count<0>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/fifo_full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_fifo_B2/fifo_almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B2/fifo_rd_dat_valid_o" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_91_o_MUX_27_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
  The signal "down_fifo_almost_empty_B2" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o" is sourceless
and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o1" (ROM)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<11>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<11>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_11" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<11>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1_SW0" (ROM) removed.
      The signal "u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/N2" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1" (ROM) removed.
        The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<10>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<10>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<9>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_9" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<9>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<10>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<9>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<8>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<7>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<6>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<5>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<4>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<3>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<2>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<1>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<0>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<0>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_95_o_MUX_31
_o11" (ROM) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_95_o_MUX_31_o"
is sourceless and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX)
removed.
      The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless
and has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX)
removed.
        The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless
and has been removed.
         Sourceless block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has
been removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<10>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<9>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<8>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<7>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<6>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<4>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<3>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<2>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<1>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/rd_data_count<0>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/fifo_full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_fifo_B1/fifo_almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_B1/fifo_rd_dat_valid_o" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_91_o_MUX_27_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
  The signal "down_fifo_almost_empty_B1" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o" is sourceless
and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o1" (ROM)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<11>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<11>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_11" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<11>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1_SW0" (ROM) removed.
      The signal "u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/N2" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1" (ROM) removed.
        The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<10>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<10>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<9>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_9" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<9>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<10>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<9>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<8>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<7>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<6>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<5>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<4>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<3>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<2>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<1>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<0>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<0>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_95_o_MUX_31
_o11" (ROM) removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_95_o_MUX_31_o"
is sourceless and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX)
removed.
      The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless
and has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX)
removed.
        The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless
and has been removed.
         Sourceless block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has
been removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<10>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<9>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<8>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<7>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<6>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<4>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<3>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<2>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<1>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/rd_data_count<0>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/fifo_full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_fifo_A2/fifo_almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A2/fifo_rd_dat_valid_o" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_91_o_MUX_27_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
  The signal "down_fifo_almost_empty_A2" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o" is sourceless
and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o1" (ROM)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<11>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<11>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_11" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<11>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1_SW0" (ROM) removed.
      The signal "u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/N2" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1" (ROM) removed.
        The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<10>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<10>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<9>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_9" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<9>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<10>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<9>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<8>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<7>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<6>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<5>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<4>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<3>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<2>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<1>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<0>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<0>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_95_o_MUX_31
_o11" (ROM) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_95_o_MUX_31_o"
is sourceless and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX)
removed.
      The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless
and has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX)
removed.
        The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless
and has been removed.
         Sourceless block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has
been removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<10>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<9>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<8>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<7>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<6>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<5>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<4>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<3>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<2>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<1>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/rd_data_count<0>" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/fifo_full" is sourceless and has been removed.
The signal "u_DMA_FIFOs/u_fifo_A1/fifo_almost_full" is sourceless and has been
removed.
The signal "u_DMA_FIFOs/u_fifo_A1/fifo_rd_dat_valid_o" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_int_GND_91_o_MUX_27_o" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/RAM_EMPTY_FB_inv" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
  The signal "down_fifo_almost_empty_A1" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/prog_empty_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o" is sourceless
and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<4>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.comp2" is sourceless and has been
removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_6_o1" (ROM)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.carrynet<0>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<11>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<11>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_11" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<11>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1_SW0" (ROM) removed.
      The signal "u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/N2" is sourceless and
has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o1" (ROM) removed.
        The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr[10]_GND_88_o_LessThan_7_
o" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<10>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<10>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<10>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<9>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_9" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<9>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_8" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<8>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_7" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<7>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_6" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<6>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_5" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<5>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[11]_rd_pnt
r_inv_pad[11]_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>" is
sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<10>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<10>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<9>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<9>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<9>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<8>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<8>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<8>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<7>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<7>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<7>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<6>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<6>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<6>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<5>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<5>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<5>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<4>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<4>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<4>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<3>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<3>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<3>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<2>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<2>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<2>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<1>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<1>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<1>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" is sourceless and has been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" is sourceless and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_xor<0>" (XOR) removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_90_o_GND_90_o_sub_2_OUT<0>"
is sourceless and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_cy<0>" (MUX) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<4>" is sourceless
and has been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[5].gms.ms" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.comp3" is sourceless and has been
removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_95_o_MUX_31
_o11" (ROM) removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_95_o_MUX_31_o"
is sourceless and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>" is sourceless and has
been removed.
 Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[0].gm1.m1" (MUX)
removed.
  The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<0>" is sourceless
and has been removed.
   Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[1].gms.ms" (MUX)
removed.
    The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<1>" is sourceless
and has been removed.
     Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[2].gms.ms" (MUX)
removed.
      The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<2>" is sourceless
and has been removed.
       Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[3].gms.ms" (MUX)
removed.
        The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.carrynet<3>" is sourceless
and has been removed.
         Sourceless block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gmux.gm[4].gms.ms" (MUX)
removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>" is sourceless and has
been removed.
The signal
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>" is sourceless and has
been removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[15].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[14].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[13].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[12].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[11].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[7].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[6].U_LCE" (ROM)
removed.
The signal "u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and
has been removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[3].U_LCE" (ROM)
removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_177_o_MUX_21_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_177_o_MUX_21_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_177_o_MUX_21_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_177_o_MUX_21_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_91_o_MUX_27_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_91_o_MUX_27_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_91_o_MUX_27_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<11>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[11]_r
d_pntr_inv_pad[11]_add_3_OUT_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad<0>1" (ROM)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<0>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<10>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<1>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<2>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<3>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<4>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<5>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<6>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<7>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<8>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_90_o_GND_90_o_sub_2_OUT<
10:0>_lut<9>" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF)
removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Mmux_ram_valid_int_GND_91_o_MUX_27_o11"
(ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "u_DMA_INTERFACE/wbs_cab_gnd" (ZERO) removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XLXI_11/XST_GND
VCC 		XLXI_11/XST_VCC
VCC 		down_fifo_bus_A_debug/XST_VCC
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/XST_VCC
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/XST_VCC
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/XST_VCC
LUT4
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_ST
AT
LUT6
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O110
LUT6
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O114
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/XST_GND
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/XST_VCC
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/XST_GND
VCC
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/XST_VCC
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/XST_GND
GND 		down_fifo_bus_A_debug/u_fifo_bus/XST_GND
VCC 		down_fifo_bus_A_debug/u_fifo_bus/XST_VCC
VCC 		down_fifo_dma_A_debug/XST_VCC
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/XST_VCC
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/XST_VCC
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/XST_VCC
LUT4
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_ST
AT
LUT6
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O110
LUT6
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MU
X2/Mmux_O114
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/XST_GND
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/XST_VCC
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/XST_GND
VCC
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/XST_VCC
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/XST_GND
GND
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/XST_GND
GND 		down_fifo_dma_A_debug/u_fifo_bus/XST_GND
VCC 		down_fifo_dma_A_debug/u_fifo_bus/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_A1/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_A1/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_A2/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_A2/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_B1/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_B1/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_B2/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_B2/XST_VCC
GND 		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/XST_GND
VCC 		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_A1/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_A1/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_A2/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_A2/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_B1/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_B1/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_B2/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_B2/XST_VCC
GND 		u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/XST_GND
VCC 		u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/XST_VCC
GND 		u_DMA_FPGA_IOBUF_A/XST_GND
VCC 		u_DMA_FPGA_IOBUF_A/XST_VCC
GND 		u_DMA_FPGA_IOBUF_B/XST_GND
VCC 		u_DMA_FPGA_IOBUF_B/XST_VCC
VCC 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/XST_VCC
VCC 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/XST_VCC
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/XST_GND
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync/XST_GND
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/XST_GND
VCC 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/XST_VCC
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/XST_GN
D
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/XST_VC
C
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/XST
_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk
_mem_16_16_256_0/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk
_mem_16_16_256_1/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk
_mem_16_16_256_2/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/XST_GN
D
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/XST_VC
C
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/XST
_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk
_mem_16_16_256_0/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk
_mem_16_16_256_1/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk
_mem_16_16_256_2/XST_GND
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/XST_GND
VCC 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/XST_VCC
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/decoder0/XST_
GND
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/decoder0/XST_
VCC
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/decoder1/XST_
GND
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/decoder1/XST_
VCC
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/XST_GND
VCC 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/XST_VCC
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/XST_GND
GND 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/XST_GND
VCC 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/XST_VCC
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/XST
_GND
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/XST
_VCC
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/
XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/
blk_mem_16_16_256_0/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/
blk_mem_16_16_256_1/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/
blk_mem_16_16_256_2/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/XST
_GND
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/XST
_VCC
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/
XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/
blk_mem_16_16_256_0/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/
blk_mem_16_16_256_1/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/
blk_mem_16_16_256_2/XST_GND
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/XST_GN
D
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/XST_VC
C
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/XST_VC
C
GND
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave/XST_GND
VCC
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/XST_VCC
LUT4
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_ST
AT.U_STAT
LUT6
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/
I1.U_MUX2/Mmux_O110
LUT6
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/
I1.U_MUX2/Mmux_O114
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_S
RL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_S
RL_SLICE/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_
SRL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_
SRL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_
SRL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_
SRL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_
SRL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_S
RL_SLICE/XST_GND
GND 		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/XST_GND
VCC 		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/XST_VCC
LUT4
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STA
T.U_STAT
LUT6
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O110
LUT6
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I
1.U_MUX2/Mmux_O114
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SR
L_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SR
L_SLICE/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_S
RL_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/XST_GND
VCC
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/XST_VCC
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SR
L_SLICE/XST_GND
GND
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SR
L_SLICE/XST_GND
GND 		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/XST_GND
VCC 		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/XST_VCC
GND 		u_DMA_INTERFACE/u_wb_engine/XST_GND
VCC 		u_DMA_INTERFACE/u_wb_engine/XST_VCC
GND 		u_DMA_INTERFACE/u_wb_slave/XST_GND
VCC 		u_DMA_INTERFACE/u_wb_slave/XST_VCC
GND 		u_clk_gen_top/XST_GND
VCC 		u_clk_gen_top/XST_VCC
GND 		u_clk_gen_top/u_clk_gen/XST_GND
GND 		u_icon/u_DMA_FPGA_icon/XST_GND
VCC 		u_icon/u_DMA_FPGA_icon/XST_VCC
GND 		u_monitor_pulse_start_end_A/XST_GND
VCC 		u_monitor_pulse_start_end_A/XST_VCC
GND 		u_monitor_pulse_start_end_B/XST_GND
VCC 		u_monitor_pulse_start_end_B/XST_VCC
VCC 		u_slave_debug_A/XST_VCC
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/XST_VCC
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/XST_VCC
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/XST_VCC
LUT4
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_
STAT
LUT6
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_
MUX2/Mmux_O110
LUT6
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_
MUX2/Mmux_O114
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/XST_GND
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/XST_VCC
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/XST_GND
VCC
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/XST_VCC
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/XST_GND
GND 		u_slave_debug_A/u_DMA_FPGA_ila_bus/XST_GND
VCC 		u_slave_debug_A/u_DMA_FPGA_ila_bus/XST_VCC
VCC 		u_slave_debug_B/XST_VCC
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/XST_VCC
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/XST_VCC
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/XST_VCC
LUT4
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_
STAT
LUT6
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_
MUX2/Mmux_O110
LUT6
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_
MUX2/Mmux_O114
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/XST_GND
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/XST_VCC
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/XST_GND
VCC
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/XST_VCC
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/XST_GND
GND
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/XST_GND
GND 		u_slave_debug_B/u_DMA_FPGA_ila_bus/XST_GND
VCC 		u_slave_debug_B/u_DMA_FPGA_ila_bus/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_
SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_
SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_
SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_
SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_
SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_
SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_
SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_
SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_
SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_
SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_
SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_
SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_
SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_
SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_
SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_
SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_
SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_
SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_
SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_
SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U
_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_C
S_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_
SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MU
XF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_M
UXF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE
0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_M
UXF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SR
L_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SR
L_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SR
L_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SR
L_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_
M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS
_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_S
RL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUX
F/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MU
XF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MU
XF/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].
GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MU
XCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/M
UXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/M
UXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SL
ICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_S
LICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_
MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAN
D_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_S
LICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GA
ND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MU
XCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/M
UXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_G
AND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/M
UXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.
U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXC
Y_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUX
CY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUX
CY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLIC
E/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLI
CE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXC
Y_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUX
CY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUX
CY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.U_
MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BU
F
LOCALBUF
		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BU
F
INV 		XLXI_12
INV 		XLXI_11/rdy_inv1_INV_0
INV 		u_DMA_FPGA_IOBUF_B/clock_INV_50_o1_INV_0
INV 		u_DMA_FPGA_IOBUF_A/clock_INV_50_o1_INV_0
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<3>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<4>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<5>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<6>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<7>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<8>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<9>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A1<25:0>_cy<10>_rt
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_fifo_length_A1[27]_GND_151_o_LessThan_213_o
_lutdi2
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_GND_151_o_fifo_length_A1[27]_LessThan_214_o
_lut<2>
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<3>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<4>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<5>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<6>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<7>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<8>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<9>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_A2<25:0>_cy<10>_rt
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_fifo_length_A2[27]_GND_151_o_LessThan_231_o
_lutdi2
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_GND_151_o_fifo_length_A2[27]_LessThan_232_o
_lut<2>
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<3>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<4>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<5>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<6>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<7>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<8>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<9>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B1<25:0>_cy<10>_rt
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_GND_151_o_fifo_length_B1[27]_LessThan_250_o
_lut<2>
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_fifo_length_B1[27]_GND_151_o_LessThan_249_o
_lutdi2
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<3>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<4>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<5>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<6>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<7>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<8>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<9>_rt
LUT1 		u_DMA_INTERFACE/u_wb_slave/Msub_fifo_slots_B2<25:0>_cy<10>_rt
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_fifo_length_B2[27]_GND_151_o_LessThan_267_o
_lutdi2
LUT5
		u_DMA_INTERFACE/u_wb_slave/Mcompar_GND_151_o_fifo_length_B2[27]_LessThan_268_o
_lut<2>
LUT1
		u_DMA_INTERFACE/u_wb_engine/Msub_record_length[31]_GND_150_o_sub_102_OUT_cy<2>
_rt
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<31>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<30>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<29>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<28>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<27>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<26>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<25>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<24>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<23>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<22>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<21>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<20>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<19>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<18>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<17>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<16>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<15>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<14>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<13>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<12>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<11>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<10>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<9>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<8>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<7>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<6>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<5>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<4>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<3>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<2>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<1>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/address_out
<0>1
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/wtrans
fer_out1_INV_0
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/first_
out1_INV_0
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/wait_o
ut1_INV_0
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_xor<7>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_waddr_xor<7>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/Mco
unt_raddr_plus_one_cy<0>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/Mco
unt_waddr_xor<7>_rt
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wbs_sm_lock_in1_INV_0
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<7>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<8>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<9>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<10>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<11>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<12>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<13>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<14>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<15>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<16>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<17>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<18>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<19>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<20>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<21>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<22>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<23>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<24>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<25>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<26>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<27>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<28>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<29>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/Madd_addr_c
nt_out[31]_GND_113_o_add_22_OUT_cy<30>_rt
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<31>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<30>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<29>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<28>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<27>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<26>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<25>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<24>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<23>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<22>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<21>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<20>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<19>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<18>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<17>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<16>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<15>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<14>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<13>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<12>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<11>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<10>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<9>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<8>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<7>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<6>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<5>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<4>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<3>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<2>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<1>1
LUT3
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/address<0>1
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/trdy_w_frm_ir
dy1_INV_0
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/rdy_out1_INV_
0
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_INV_35
1_o1_INV_0
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_plus1_xor<7>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_xor<7>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_xor<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_raddr_plus_one_cy<0>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/Mcount
_waddr_cy<0>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_cy<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/Mcount
_waddr_xor<7>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_outTransa
ctionCount_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_outTransa
ctionCount_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_outTransa
ctionCount_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_outTransa
ctionCount_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_outTransa
ctionCount_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_inTransac
tionCount_cy<1>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_inTransac
tionCount_cy<2>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_inTransac
tionCount_cy<3>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_inTransac
tionCount_cy<4>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_inTransac
tionCount_cy<5>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_outTransa
ctionCount_xor<6>_rt
LUT1
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/Mcount_pciw_inTransac
tionCount_xor<6>_rt
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pciu_pciw_fifo_empty_out1_I
NV_0
INV
		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/reset1_INV_0_1
INV 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/reset1_INV_0
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_cab_in1
INV 		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9]
.U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CA
P_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
S_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_LUT
INV 		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].
U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP
_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
LUT1
		u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES
_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_LUT
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_cy<1>_rt
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_cy<2>_rt
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_cy<3>_rt
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_cy<4>_rt
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_cy<5>_rt
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_cy<6>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<1>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<2>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<3>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<4>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<5>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<6>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<7>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<8>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<9>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_cy<10>_rt
LUT1 		u_clk_gen_top/Mcount_dcm_rst_cnt_xor<7>_rt
LUT1 		u_clk_gen_top/Mcount_wb_reset_cnt_xor<11>_rt
INV 		u_bus_slave_B/r_fifo_empty_i_1_GND_4_o_equal_6_o1_INV_0
INV 		u_bus_slave_B/r_fifo_empty_i_2_GND_4_o_equal_8_o1_INV_0
INV 		u_bus_slave_B/w_fifo_prog_full_i_1_GND_4_o_equal_44_o1_INV_0
INV 		u_bus_slave_B/w_fifo_prog_full_i_2_GND_4_o_equal_4_o1_INV_0
INV 		u_bus_slave_A/r_fifo_empty_i_1_GND_4_o_equal_6_o1_INV_0
INV 		u_bus_slave_A/r_fifo_empty_i_2_GND_4_o_equal_8_o1_INV_0
INV 		u_bus_slave_A/w_fifo_prog_full_i_1_GND_4_o_equal_44_o1_INV_0
INV 		u_bus_slave_A/w_fifo_prog_full_i_2_GND_4_o_equal_4_o1_INV_0
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV 		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LU
T
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV 		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LU
T
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADD
RGEN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.
U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV 		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV 		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[9].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[8].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[7].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[6].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[5].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[4].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[3].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[2].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[1].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/I_SRLT_NE_1.U_WCNT/G[0].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_
TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_rd_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_rd_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_rd_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_rd_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B2/Mcount_rst_cnt_wr_xor<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<10>_
rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<9>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<8>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<7>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<6>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<5>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<4>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<3>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<2>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<1>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<10>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<9>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<8>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<7>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<6>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<5>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<3>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<2>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<1>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_xor<11>
_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_xo
r<11>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<0>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<0>_rt
INV
		u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot_INV_0
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_rd_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_rd_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_rd_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_rd_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_B1/Mcount_rst_cnt_wr_xor<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<10>_
rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<9>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<8>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<7>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<6>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<5>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<4>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<3>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<2>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<1>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<10>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<9>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<8>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<7>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<6>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<5>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<3>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<2>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<1>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_xor<11>
_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_xo
r<11>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<0>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<0>_rt
INV
		u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot_INV_0
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_rd_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_rd_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_rd_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_rd_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A2/Mcount_rst_cnt_wr_xor<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<10>_
rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<9>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<8>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<7>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<6>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<5>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<4>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<3>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<2>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<1>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<10>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<9>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<8>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<7>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<6>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<5>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<3>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<2>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<1>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_xor<11>
_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_xo
r<11>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<0>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<0>_rt
INV
		u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot_INV_0
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_rd_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_rd_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_rd_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_rd_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_DMA_fifo_A1/Mcount_rst_cnt_wr_xor<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<10>_
rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<9>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<8>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<7>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<6>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<5>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<4>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<3>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<2>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<1>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<10>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<9>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<8>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<7>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<6>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<5>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<4>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<3>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<2>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<1>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_xor<11>
_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_xo
r<11>_rt
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc1.count[11]_GND_165_o_add_0_OUT_cy<0>_r
t
LUT1
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc1.count[11]_GND_179_o_add_0_OUT_cy
<0>_rt
INV
		u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_cepot_INV_0
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_wr_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B2/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_wr_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_B1/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_wr_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A2/Mcount_rst_cnt_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_wr_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_wr_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_wr_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_cy<1>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_cy<2>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_cy<3>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_wr_xor<4>_rt
LUT1 		u_DMA_FIFOs/u_fifo_A1/Mcount_rst_cnt_xor<4>_rt
INV 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STATCMD_n
LUT1 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<1>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<2>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<3>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<4>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<5>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<6>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<7>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<8>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<9>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<10>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<11>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<12>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<13>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<14>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<15>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<16>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<17>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<18>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<19>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<20>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<21>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<22>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<23>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_cy<24>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<1>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<2>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<3>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<4>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<5>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<6>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<7>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<8>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<9>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<10>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<11>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<12>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<13>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<14>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<15>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<16>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<17>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<18>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<19>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<20>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<21>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<22>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<23>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_cy<24>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<1>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<2>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<3>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<4>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<5>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<6>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<7>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<8>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<9>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<10>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<11>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<12>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<13>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<14>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<15>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<16>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<17>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<18>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<19>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_cy<20>_rt
LUT1 		XLXI_11/Mcount_blink_red_cnt_xor<25>_rt
LUT1 		XLXI_11/Mcount_blink_valid_cnt_xor<25>_rt
LUT1 		XLXI_11/Mcount_blink_cnt_xor<21>_rt
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob30/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob28/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob27/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob26/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob25/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob23/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob21/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob20/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob19/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob18/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob17/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob16/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob15/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob13/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob12/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob11/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob10/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob9/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob7/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob6/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob5/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out_rstpot
LUT3 		u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out_rstpot

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIG | SETUP       |    26.281ns|     3.719ns|       0|           0
  H 50%                                     | HOLD        |    -1.165ns|            |     305|      199143
                                            | MINLOWPULSE |    13.999ns|    16.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_IN_A = MAXDELAY FROM TIMEGRP "T | SETUP       |    -0.280ns|     3.280ns|      35|        9800
  ABUS" 3 ns DATAPATHONLY                   | HOLD        |     1.393ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_IN_B = MAXDELAY FROM TIMEGRP "T | SETUP       |    -0.280ns|     3.280ns|      35|        9800
  BBUS" 3 ns DATAPATHONLY                   | HOLD        |     1.393ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD | SETUP       |    11.100ns|     3.900ns|       0|           0
   TIMEGRP "u_clk_gen_top_u_clk_gen_clk2x"  | HOLD        |    -0.271ns|            |     361|       63347
  TS_PCLK / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD  | SETUP       |    13.871ns|     5.019ns|       0|           0
  TIMEGRP "u_clk_gen_top_u_clk_gen_clk0" TS | HOLD        |    -0.232ns|            |      98|       21264
  _PCLK HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TOCLKA = MAXDELAY TO TIMEGRP "TCLOCK_P | MAXDELAY    |    -0.140ns|     3.140ns|       1|         140
  AD_A" 3 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TOCLKB = MAXDELAY TO TIMEGRP "TCLOCK_P | MAXDELAY    |    -0.140ns|     3.140ns|       1|         140
  AD_B" 3 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_OUT_A = MAXDELAY TO TIMEGRP "TA | MAXDELAY    |    -0.062ns|     3.062ns|      39|        2418
  BUS" 3 ns DATAPATHONLY                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_OFFSET_OUT_B = MAXDELAY TO TIMEGRP "TB | MAXDELAY    |    -0.062ns|     3.062ns|      39|        2418
  BUS" 3 ns DATAPATHONLY                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_DEVSEL" OFFSET = OUT 11 ns AFTE | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  R COMP "PCLK"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_FRAME" OFFSET = OUT 11 ns AFTER | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
   COMP "PCLK"                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_INTA" OFFSET = OUT 11 ns AFTER  | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_IRDY" OFFSET = OUT 11 ns AFTER  | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_PAR" OFFSET = OUT 11 ns AFTER C | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_PERR" OFFSET = OUT 11 ns AFTER  | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_STOP" OFFSET = OUT 11 ns AFTER  | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_TRDY" OFFSET = OUT 11 ns AFTER  | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "PCI_AD_GRP" OFFSET = OUT 11 ns A | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  FTER COMP "PCLK"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "PCI_CBE_GRP" OFFSET = OUT 11 ns  | MAXDELAY    |     5.207ns|     5.793ns|       0|           0
  AFTER COMP "PCLK"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_IRDY" OFFSET = IN 7 ns BEFORE C | SETUP       |     5.591ns|     1.409ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_FRAME" OFFSET = IN 7 ns BEFORE  | SETUP       |     5.591ns|     1.409ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_TRDY" OFFSET = IN 7 ns BEFORE C | SETUP       |     5.996ns|     1.004ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_PAR" OFFSET = IN 7 ns BEFORE CO | SETUP       |     6.031ns|     0.969ns|       0|           0
  MP "PCLK"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns BE | SETUP       |     6.031ns|     0.969ns|       0|           0
  FORE COMP "PCLK"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_STOP" OFFSET = IN 7 ns BEFORE C | SETUP       |     6.109ns|     0.891ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_REQ" OFFSET = OUT 12 ns AFTER C | MAXDELAY    |     6.119ns|     5.881ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_SERR" OFFSET = OUT 12 ns AFTER  | MAXDELAY    |     6.207ns|     5.793ns|       0|           0
  COMP "PCLK"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_DEVSEL" OFFSET = IN 7 ns BEFORE | SETUP       |     6.290ns|     0.710ns|       0|           0
   COMP "PCLK"                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_PERR" OFFSET = IN 7 ns BEFORE C | SETUP       |     6.627ns|     0.373ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns BEF | SETUP       |     6.880ns|     0.120ns|       0|           0
  ORE COMP "PCLK"                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_GNT" OFFSET = IN 10 ns BEFORE C | SETUP       |     8.513ns|     1.487ns|       0|           0
  OMP "PCLK"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "PCI_IDSEL" OFFSET = IN 10 ns BEFORE | SETUP       |     9.880ns|     0.120ns|       0|           0
   COMP "PCLK"                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    25.909ns|     4.091ns|       0|           0
  IGH 50%                                   | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slav | MAXDELAY    |    28.974ns|     1.026ns|       0|           0
  eU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELA | HOLD        |     0.357ns|            |       0|           0
  Y TO TIMEGRP "TO_u_DMA_INTERFACEu_debugu_ |             |            |            |        |            
  ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LD |             |            |            |        |            
  C" TS_J_CLK DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engi | MAXDELAY    |    28.974ns|     1.026ns|       0|           0
  neU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDEL | HOLD        |     0.357ns|            |       0|           0
  AY TO TIMEGRP "TO_u_DMA_INTERFACEu_debugu |             |            |            |        |            
  _ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_ |             |            |            |        |            
  LDC" TS_J_CLK DATAPATHONLY                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0 | MAXDELAY    |    28.974ns|     1.026ns|       0|           0
  I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY T | HOLD        |     0.357ns|            |       0|           0
  O TIMEGRP "TO_u_slave_debug_Bu_DMA_FPGA_i |             |            |            |        |            
  la_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC" TS_ |             |            |            |        |            
  J_CLK DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0 | MAXDELAY    |    28.974ns|     1.026ns|       0|           0
  I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY T | HOLD        |     0.357ns|            |       0|           0
  O TIMEGRP "TO_u_slave_debug_Au_DMA_FPGA_i |             |            |            |        |            
  la_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC" TS_ |             |            |            |        |            
  J_CLK DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_ | MAXDELAY    |    28.974ns|     1.026ns|       0|           0
  NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO  | HOLD        |     0.357ns|            |       0|           0
  TIMEGRP "TO_down_fifo_bus_A_debugu_fifo_b |             |            |            |        |            
  usU0I_NO_DU_ILAU_STATU_DIRTY_LDC" TS_J_CL |             |            |            |        |            
  K DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_ | MAXDELAY    |    28.974ns|     1.026ns|       0|           0
  NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO  | HOLD        |     0.357ns|            |       0|           0
  TIMEGRP "TO_down_fifo_dma_A_debugu_fifo_b |             |            |            |        |            
  usU0I_NO_DU_ILAU_STATU_DIRTY_LDC" TS_J_CL |             |            |            |        |            
  K DATAPATHONLY                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.615ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.478ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_J_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_J_CLK                       |     30.000ns|      4.091ns|      1.026ns|            0|            0|        16414|           72|
| TS_TO_u_DMA_INTERFACEu_debugu_|     30.000ns|      1.026ns|          N/A|            0|            0|           12|            0|
| ila_wb_engineU0I_NO_DU_ILAU_ST|             |             |             |             |             |             |             |
| ATU_DIRTY_LDC                 |             |             |             |             |             |             |             |
| TS_TO_u_DMA_INTERFACEu_debugu_|     30.000ns|      1.026ns|          N/A|            0|            0|           12|            0|
| ila_wb_slaveU0I_NO_DU_ILAU_STA|             |             |             |             |             |             |             |
| TU_DIRTY_LDC                  |             |             |             |             |             |             |             |
| TS_TO_u_slave_debug_Bu_DMA_FPG|     30.000ns|      1.026ns|          N/A|            0|            0|           12|            0|
| A_ila_busU0I_NO_DU_ILAU_STATU_|             |             |             |             |             |             |             |
| DIRTY_LDC                     |             |             |             |             |             |             |             |
| TS_TO_u_slave_debug_Au_DMA_FPG|     30.000ns|      1.026ns|          N/A|            0|            0|           12|            0|
| A_ila_busU0I_NO_DU_ILAU_STATU_|             |             |             |             |             |             |             |
| DIRTY_LDC                     |             |             |             |             |             |             |             |
| TS_TO_down_fifo_bus_A_debugu_f|     30.000ns|      1.026ns|          N/A|            0|            0|           12|            0|
| ifo_busU0I_NO_DU_ILAU_STATU_DI|             |             |             |             |             |             |             |
| RTY_LDC                       |             |             |             |             |             |             |             |
| TS_TO_down_fifo_dma_A_debugu_f|     30.000ns|      1.026ns|          N/A|            0|            0|           12|            0|
| ifo_busU0I_NO_DU_ILAU_STATU_DI|             |             |             |             |             |             |             |
| RTY_LDC                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCLK                        |     30.000ns|     16.000ns|      7.800ns|          305|          459|        72471|       444784|
| TS_u_clk_gen_top_u_clk_gen_clk|     15.000ns|      3.900ns|          N/A|          361|            0|        14587|            0|
| 2x                            |             |             |             |             |             |             |             |
| TS_u_clk_gen_top_u_clk_gen_clk|     30.000ns|      5.019ns|          N/A|           98|            0|       430197|            0|
| 0                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

9 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| BOARD_IDENT<0>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| BOARD_IDENT<1>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| BOARD_IDENT<2>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| BOARD_IDENT<3>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| BOARD_IDENT<4>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| BOARD_IDENT<5>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| BUS_ABORT_PAD_A                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_ABORT_PAD_B                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_ACK_PAD_A                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_ACK_PAD_B                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_AD_PAD_A<0>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<1>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<2>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<3>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<4>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<5>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<6>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<7>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<8>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<9>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<10>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<11>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<12>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<13>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<14>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<15>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<16>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<17>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<18>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<19>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<20>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<21>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<22>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<23>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<24>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<25>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<26>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<27>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<28>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<29>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<30>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_A<31>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<0>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<1>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<2>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<3>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<4>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<5>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<6>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<7>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<8>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<9>                    | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<10>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<11>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<12>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<13>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<14>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<15>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<16>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<17>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<18>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<19>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<20>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<21>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<22>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<23>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<24>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<25>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<26>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<27>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<28>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<29>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<30>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_AD_PAD_B<31>                   | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| BUS_M_RDY_PAD_A                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_M_RDY_PAD_B                    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_REQ_R_1_PAD_A                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_R_1_PAD_B                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_R_2_PAD_A                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_R_2_PAD_B                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_W_1_PAD_A                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_W_1_PAD_B                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_W_2_PAD_A                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_REQ_W_2_PAD_B                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_STB_PAD_A                      | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_STB_PAD_B                      | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_S_RDY_PAD_A                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_S_RDY_PAD_B                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OFF          |          |          |
| BUS_WE_PAD_A                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| BUS_WE_PAD_B                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| CLOCK_PAD_A                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | ODDR         |          |          |
| CLOCK_PAD_B                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | ODDR         |          |          |
| LED_GREEN                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED_RED                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| PCI_AD<0>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<1>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<2>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<3>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<4>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<5>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<6>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<7>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<8>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<9>                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<10>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<11>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<12>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<13>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<14>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<15>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<16>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<17>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<18>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<19>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<20>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<21>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<22>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<23>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<24>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<25>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<26>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<27>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<28>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<29>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<30>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_AD<31>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_CBE<0>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_CBE<1>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_CBE<2>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_CBE<3>                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_DEVSEL                         | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_FRAME                          | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_GNT                            | IOB              | INPUT     | PCI33_3              |       |          |      |              |          |          |
| PCI_IDSEL                          | IOB              | INPUT     | PCI33_3              |       |          |      |              |          |          |
| PCI_INTA                           | IOB              | OUTPUT    | PCI33_3              |       |          |      |              |          |          |
| PCI_IRDY                           | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_PAR                            | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_PERR                           | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_REQ                            | IOB              | OUTPUT    | PCI33_3              |       |          |      |              |          |          |
| PCI_RST                            | IOB              | INPUT     | PCI33_3              |       |          |      |              |          |          |
| PCI_SERR                           | IOB              | OUTPUT    | PCI33_3              |       |          |      |              |          |          |
| PCI_STOP                           | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCI_TRDY                           | IOB              | BIDIR     | PCI33_3              |       |          |      |              |          |          |
| PCLK                               | IOB              | INPUT     | PCI33_3              |       |          |      |              |          |          |
| bc0                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bc1                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bc2                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bc3                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| channel_0_up_pad                   | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| channel_1_up_pad                   | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| channel_2_up_pad                   | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| channel_3_up_pad                   | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| end_pulse_A                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| end_pulse_B                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| pulse_A                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| pulse_B                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rst_channel_0_pad                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rst_channel_1_pad                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rst_channel_2_pad                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rst_channel_3_pad                  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| start_pulse_A                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| start_pulse_B                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN
/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_S
RL_SET/MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN
/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_
SRL_SET/MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN
/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_
SRL_SET/MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_CDONE_MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_CMPRESET_MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_NS0_MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_NS1_MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_SCRST_MSET
down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I
_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SR
L_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN
/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_S
RL_SET/MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN
/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_
SRL_SET/MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN
/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_
SRL_SET/MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_CDONE_MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_CMPRESET_MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_NS0_MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_NS1_MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U
_SCRST_MSET
down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I
_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SR
L_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_
ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_
ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_
ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT
_NE_1.U_CDONE_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT
_NE_1.U_CMPRESET_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT
_NE_1.U_NS0_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT
_NE_1.U_NS1_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT
_NE_1.U_SCRST_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M
/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_
GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_A
DDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_A
DDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_A
DDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_
NE_1.U_CDONE_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_
NE_1.U_CMPRESET_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_
NE_1.U_NS0_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_
NE_1.U_NS1_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_
NE_1.U_SCRST_MSET
u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/
U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_G
AND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_CDONE_MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_CMPRESET_MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_NS0_MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_NS1_MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_SCRST_MSET
u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND
_SRL_SET/MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRG
EN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAN
D_SRL_SET/MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_CDONE_MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_CMPRESET_MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_NS0_MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_NS1_MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1
.U_SCRST_MSET
u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU
/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_
SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM "u_clk_gen_top/u_clk_gen/dcm_sp_inst":
CLKDV_DIVIDE:2.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
CLKIN_PERIOD = 30.000000
PHASE_SHIFT = 0



Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                          | Reset Signal                                                                                                                     | Set Signal | Enable Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CONTROL0<0>                           |                                                                                                                                  |            |                                                                                                                                     | 15               | 21             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL0<8>                                                                                                                         | 1                | 2              |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL0<9>                                                                                                                         | 13               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL0<20>                                                                                                                        | 16               | 64             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL1<8>                                                                                                                         | 1                | 2              |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL1<9>                                                                                                                         | 15               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL1<20>                                                                                                                        | 16               | 64             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL2<8>                                                                                                                         | 1                | 2              |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL2<9>                                                                                                                         | 15               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL2<20>                                                                                                                        | 12               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL3<8>                                                                                                                         | 1                | 2              |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL3<9>                                                                                                                         | 15               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL3<20>                                                                                                                        | 12               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL4<8>                                                                                                                         | 1                | 2              |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL4<9>                                                                                                                         | 14               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL4<20>                                                                                                                        | 12               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL5<8>                                                                                                                         | 1                | 2              |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL5<9>                                                                                                                         | 14               | 48             |
| CONTROL0<0>                           |                                                                                                                                  |            | CONTROL5<20>                                                                                                                        | 12               | 48             |
| CONTROL0<0>                           | CONTROL0<13>                                                                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | CONTROL0<14>                                                                                                                     |            | CONTROL0<6>                                                                                                                         | 2                | 8              |
| CONTROL0<0>                           | CONTROL0<14>                                                                                                                     |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                          | 3                | 10             |
| CONTROL0<0>                           | CONTROL1<13>                                                                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | CONTROL1<14>                                                                                                                     |            | CONTROL1<6>                                                                                                                         | 2                | 8              |
| CONTROL0<0>                           | CONTROL1<14>                                                                                                                     |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                         | 3                | 10             |
| CONTROL0<0>                           | CONTROL2<13>                                                                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | CONTROL2<14>                                                                                                                     |            | CONTROL2<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | CONTROL2<14>                                                                                                                     |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                              | 3                | 10             |
| CONTROL0<0>                           | CONTROL3<13>                                                                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | CONTROL3<14>                                                                                                                     |            | CONTROL3<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | CONTROL3<14>                                                                                                                     |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                              | 3                | 10             |
| CONTROL0<0>                           | CONTROL4<13>                                                                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | CONTROL4<14>                                                                                                                     |            | CONTROL4<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | CONTROL4<14>                                                                                                                     |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                | 3                | 10             |
| CONTROL0<0>                           | CONTROL5<13>                                                                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | CONTROL5<14>                                                                                                                     |            | CONTROL5<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | CONTROL5<14>                                                                                                                     |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en                                | 3                | 10             |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst        |            | CONTROL4<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                           |            | CONTROL4<12>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                          |            | CONTROL4<13>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                              |            | CONTROL4<5>                                                                                                                         | 1                | 1              |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                    |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                            |            |                                                                                                                                     | 3                | 10             |
| CONTROL0<0>                           | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst        |            | CONTROL5<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                           |            | CONTROL5<12>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                          |            | CONTROL5<13>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                              |            | CONTROL5<5>                                                                                                                         | 1                | 1              |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                    |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                            |            |                                                                                                                                     | 3                | 10             |
| CONTROL0<0>                           | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst |            | CONTROL1<6>                                                                                                                         | 2                | 8              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            | CONTROL1<12>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            | CONTROL1<13>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            | CONTROL1<5>                                                                                                                         | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                             |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                     |            |                                                                                                                                     | 3                | 10             |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM                                                                     |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst  |            | CONTROL0<6>                                                                                                                         | 2                | 8              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                     |            | CONTROL0<12>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                    |            | CONTROL0<13>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                        |            | CONTROL0<5>                                                                                                                         | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                              |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                      |            |                                                                                                                                     | 3                | 10             |
| CONTROL0<0>                           | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM                                                                      |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iSEL_n                                                                                    |            | u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE                                                                                   | 2                | 10             |
| CONTROL0<0>                           | u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/iSTATCMD_CE_n                                                                            |            |                                                                                                                                     | 2                | 6              |
| CONTROL0<0>                           | u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                                              |            |                                                                                                                                     | 1                | 7              |
| CONTROL0<0>                           | u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                                              |            | u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iGOT_SYNC                                                                                   | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst      |            | CONTROL3<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                         |            | CONTROL3<12>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                        |            | CONTROL3<13>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                            |            | CONTROL3<5>                                                                                                                         | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                  |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                          |            |                                                                                                                                     | 3                | 10             |
| CONTROL0<0>                           | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst      |            | CONTROL2<6>                                                                                                                         | 2                | 7              |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                         |            | CONTROL2<12>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                        |            | CONTROL2<13>                                                                                                                        | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                            |            | CONTROL2<5>                                                                                                                         | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                  |            |                                                                                                                                     | 1                | 1              |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                          |            |                                                                                                                                     | 3                | 10             |
| CONTROL0<0>                           | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PCI_CLK                               | WB_PCI_RST                                                                                                                       |            | u_clk_gen_top/dcm_rst_cnt<7>_inv                                                                                                    | 2                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            |                                                                                                                                     | 27               | 62             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/out_count_en                                                           | 3                | 13             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/rallow_out                                               | 7                | 27             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/_n0287_inv                                                  | 8                | 30             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/be_out_load                                                 | 1                | 4              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/data_out_load                                               | 8                | 32             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_enable                                         | 18               | 37             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/read_count_change_val                                       | 3                | 9              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/req_out_inv                                                 | 4                | 7              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/_n0170_inv                                                  | 2                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_wbr_wenable_out                                                      | 4                | 15             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            |                                                                                                                                     | 26               | 76             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync/new_request                                                             | 11               | 41             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_sm_addr_phase_out                                                           | 19               | 57             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_sm_fetch_pcir_fifo_out                                                      | 9                | 33             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            |                                                                                                                                     | 27               | 41             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1739_inv                                                                         | 2                | 4              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1745_inv                                                                         | 1                | 3              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1751_inv                                                                         | 1                | 3              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1757_inv                                                                         | 1                | 3              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1763_inv                                                                         | 2                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1769_inv                                                                         | 3                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1775_inv                                                                         | 2                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1783_inv                                                                         | 1                | 2              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1787_inv                                                                         | 3                | 20             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1791_inv                                                                         | 5                | 20             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1823_inv                                                                         | 7                | 20             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1842_inv                                                                         | 2                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1890_inv                                                                         | 2                | 8              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/_n1938_inv                                                                         | 1                | 4              |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_signal_out                                                                               | 18               | 73             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_reso_reset                                                                                |            |                                                                                                                                     | 69               | 115            |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_reso_reset                                                                                |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_pci_init_complete_out                                                                       | 15               | 43             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_reso_reset                                                                                |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out                                                                              | 9                | 36             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            |                                                                                                                                     | 11               | 38             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/in_count_en                                                                | 4                | 13             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/_n0088_inv                                                  | 7                | 22             |
| PCI_CLK                               | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_wallow                                                                | 11               | 42             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| WB_CLK                                |                                                                                                                                  |            |                                                                                                                                     | 238              | 1057           |
| WB_CLK                                |                                                                                                                                  |            | GLOBAL_LOGIC1                                                                                                                       | 57               | 353            |
| WB_CLK                                |                                                                                                                                  |            | u_DMA_INTERFACE/u_debug/wb_engine_signals_reg<110>                                                                                  | 7                | 32             |
| WB_CLK                                | CONTROL0<20>                                                                                                                     |            |                                                                                                                                     | 32               | 256            |
| WB_CLK                                | CONTROL1<20>                                                                                                                     |            |                                                                                                                                     | 42               | 256            |
| WB_CLK                                | CONTROL5<20>                                                                                                                     |            |                                                                                                                                     | 24               | 192            |
| WB_CLK                                | WB_RST                                                                                                                           |            | u_clk_gen_top/WB_RST_DELAY                                                                                                          | 3                | 12             |
| WB_CLK                                | WB_RST_DELAY                                                                                                                     |            |                                                                                                                                     | 27               | 91             |
| WB_CLK                                | WB_RST_DELAY                                                                                                                     |            | XLXI_11/blink_red_cnt<25>_inv                                                                                                       | 7                | 26             |
| WB_CLK                                | WB_RST_DELAY                                                                                                                     |            | down_fifo_dma_A_debug/bus_reg<64>                                                                                                   | 8                | 64             |
| WB_CLK                                | WB_RST_DELAY                                                                                                                     |            | down_fifo_dma_A_debug/curr_rd_data_valid                                                                                            | 8                | 64             |
| WB_CLK                                | XLXI_11/_n0049                                                                                                                   |            |                                                                                                                                     | 7                | 26             |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                     |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                      | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                     |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                     |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                    |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                          | 3                | 10             |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                |            |                                                                                                                                     | 1                | 8              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                           |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                           |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                             | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                        |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                          |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                          |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                            | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                           |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                              |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                              |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                               | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                           |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                  | 1                | 2              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                     | 3                | 10             |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<0>                                                                       |            |                                                                                                                                     | 3                | 3              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<1>                                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<2>                                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<3>                                                                       |            |                                                                                                                                     | 2                | 3              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<4>                                                                       |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<5>                                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                       |            |                                                                                                                                     | 7                | 24             |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                       |            | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                          | 3                | 10             |
| WB_CLK                                | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<7>                                                                       |            |                                                                                                                                     | 2                | 2              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            |                                                                                                                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_A1/rst_cnt_rd<4>_inv                                                                                         | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                             | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_A1/rst_cnt_wr<4>_inv                                                                                             | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            |                                                                                                                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_A2/rst_cnt_rd<4>_inv                                                                                         | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                             | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_A2/rst_cnt_wr<4>_inv                                                                                             | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            |                                                                                                                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_B1/rst_cnt_rd<4>_inv                                                                                         | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                             | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_B1/rst_cnt_wr<4>_inv                                                                                             | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            |                                                                                                                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_B2/rst_cnt_rd<4>_inv                                                                                         | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                             | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_B2/rst_cnt_wr<4>_inv                                                                                             | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>              |            |                                                                                                                                     | 12               | 48             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            |                                                                                                                                     | 6                | 15             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1              | 2                | 11             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                          | 5                | 21             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                              |            |                                                                                                                                     | 1                | 3              |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>              |            |                                                                                                                                     | 13               | 48             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            |                                                                                                                                     | 4                | 15             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1              | 2                | 11             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                          | 5                | 21             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                              |            |                                                                                                                                     | 1                | 3              |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>              |            |                                                                                                                                     | 12               | 48             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            |                                                                                                                                     | 6                | 15             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1              | 2                | 11             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                          | 6                | 21             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                              |            |                                                                                                                                     | 1                | 3              |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>              |            |                                                                                                                                     | 12               | 48             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            |                                                                                                                                     | 5                | 15             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1              | 2                | 11             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>              |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                          | 6                | 21             |
| WB_CLK                                | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                              |            |                                                                                                                                     | 1                | 3              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>         |            |                                                                                                                                     | 10               | 44             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            |                                                                                                                                     | 5                | 19             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1         | 3                | 20             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot   | 3                | 14             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>         |            |                                                                                                                                     | 11               | 44             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            |                                                                                                                                     | 5                | 19             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1         | 4                | 20             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot   | 3                | 14             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>         |            |                                                                                                                                     | 10               | 44             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            |                                                                                                                                     | 5                | 19             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1         | 4                | 20             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot   | 3                | 14             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2             |            | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv | 1                | 1              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>         |            |                                                                                                                                     | 10               | 44             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            |                                                                                                                                     | 5                | 19             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1         | 4                | 20             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot   | 3                | 14             |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>         |            | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                     | 2                | 5              |
| WB_CLK                                | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            |                                                                                                                                     | 41               | 137            |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/Mmux_state[2]_GND_150_o_wide_mux_259_OUT1002                                                            | 3                | 7              |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/_n0803_inv                                                                                              | 10               | 32             |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/_n0806_inv                                                                                              | 18               | 62             |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/_n0812_inv                                                                                              | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/_n0816_inv                                                                                              | 2                | 5              |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/_n0819_inv                                                                                              | 2                | 8              |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/_n0824_inv                                                                                              | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/state[2]_ack_i_AND_719_o                                                                                | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/rst_wb_dma_in                                                                                                    |            | u_DMA_INTERFACE/u_wb_engine/state[2]_ack_i_AND_744_o                                                                                | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            |                                                                                                                                     | 20               | 66             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/new_request                                                         | 12               | 41             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/in_count_en                                                            | 4                | 13             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/_n0065_inv                                               | 6                | 15             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_wallow                                                             | 5                | 22             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave/d_incoming_ena                                                | 11               | 36             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_1                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave/sample_address_out                                            | 5                | 9              |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            |                                                                                                                                     | 21               | 53             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/_n0365_inv                                                       | 3                | 9              |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/_n0375_inv                                                       | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/_n0379_inv                                                       | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/_n0397_inv                                                       | 1                | 4              |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_2                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/addr_into_cnt                                                    | 1                | 4              |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            |                                                                                                                                     | 12               | 24             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts_reset_3                                                             |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_err_signal_out                                                                              | 18               | 72             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            |                                                                                                                                     | 12               | 53             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/out_count_en                                                               | 4                | 13             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_wallow                                                                | 6                | 22             |
| WB_CLK                                | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/reset_in_1                                                                    |            | u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_rallow                                                                | 7                | 34             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                               | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                              | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                              | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                             |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                   | 3                | 10             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                         |            |                                                                                                                                     | 1                | 8              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                      | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                 |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                    |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                        | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                    |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM                                                                     |            |                                                                                                                                     | 2                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM                                                                     |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                           | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM                                                                     |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                              | 3                | 10             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<0>                                                                |            |                                                                                                                                     | 3                | 3              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<1>                                                                |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<2>                                                                |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<3>                                                                |            |                                                                                                                                     | 2                | 3              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<4>                                                                |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<5>                                                                |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<6>                                                                |            |                                                                                                                                     | 7                | 24             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<6>                                                                |            | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                   | 3                | 10             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iRESET<7>                                                                |            |                                                                                                                                     | 2                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                               |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                               |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                               | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                               |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                               | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                              |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                    | 3                | 10             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                          |            |                                                                                                                                     | 1                | 8              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                     |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                     |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                       | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                  |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                    |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                    |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                      | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                 |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                        |            |                                                                                                                                     | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                        |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                         | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM                                                                      |            |                                                                                                                                     | 2                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM                                                                      |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                            | 1                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM                                                                      |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                               | 3                | 10             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<0>                                                                 |            |                                                                                                                                     | 3                | 3              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<1>                                                                 |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<2>                                                                 |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<3>                                                                 |            |                                                                                                                                     | 2                | 3              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<4>                                                                 |            |                                                                                                                                     | 2                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<5>                                                                 |            |                                                                                                                                     | 1                | 1              |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<6>                                                                 |            |                                                                                                                                     | 7                | 24             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<6>                                                                 |            | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                    | 3                | 10             |
| WB_CLK                                | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iRESET<7>                                                                 |            |                                                                                                                                     | 2                | 2              |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_engine/reset_i_abort_i_OR_563_o                                                                             |            |                                                                                                                                     | 17               | 44             |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_engine/state[2]_ack_i_AND_772_o_0                                                                           |            |                                                                                                                                     | 1                | 4              |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            |                                                                                                                                     | 25               | 108            |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/STAT_VALID                                                                                                          | 2                | 7              |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/TRANSFER_SIZE_VALID                                                                                                 | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_adr_i_reg[9]_AND_832_o                                                                          | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_adr_i_reg[9]_AND_835_o                                                                          | 8                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_adr_i_reg[9]_AND_838_o                                                                          | 23               | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_adr_i_reg[9]_AND_846_o                                                                          | 9                | 32             |
| WB_CLK                                | u_DMA_INTERFACE/u_wb_slave/reset_i_1                                                                                             |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_sel_i_reg[0]_AND_842_o                                                                          | 2                | 6              |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            |                                                                                                                                     | 28               | 119            |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/pulse_gen_A/_n0018_inv                                                                                              | 2                | 6              |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/pulse_gen_B/_n0018_inv                                                                                              | 3                | 6              |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/u_wb_slave/_n1163_inv                                                                                               | 9                | 32             |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/u_wb_slave/_n1167_inv                                                                                               | 8                | 32             |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_adr_i_reg[9]_AND_817_o                                                                          | 5                | 32             |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_adr_i_reg[9]_AND_829_o                                                                          | 9                | 32             |
| WB_CLK                                | u_clk_gen_top_WB_RST_DELAY_1                                                                                                     |            | u_DMA_INTERFACE/u_wb_slave/we_i_reg_dma_in_use_AND_812_o                                                                            | 23               | 31             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| WB_CLK_2x                             |                                                                                                                                  |            |                                                                                                                                     | 189              | 858            |
| WB_CLK_2x                             |                                                                                                                                  |            | GLOBAL_LOGIC1                                                                                                                       | 47               | 288            |
| WB_CLK_2x                             |                                                                                                                                  |            | u_slave_debug_A/debug_bus_reg<3>                                                                                                    | 6                | 32             |
| WB_CLK_2x                             |                                                                                                                                  |            | u_slave_debug_A/debug_bus_reg<4>                                                                                                    | 7                | 32             |
| WB_CLK_2x                             |                                                                                                                                  |            | u_slave_debug_B/debug_bus_reg<3>                                                                                                    | 7                | 32             |
| WB_CLK_2x                             |                                                                                                                                  |            | u_slave_debug_B/debug_bus_reg<4>                                                                                                    | 5                | 32             |
| WB_CLK_2x                             | CONTROL2<20>                                                                                                                     |            |                                                                                                                                     | 34               | 192            |
| WB_CLK_2x                             | CONTROL3<20>                                                                                                                     |            |                                                                                                                                     | 33               | 192            |
| WB_CLK_2x                             | CONTROL4<20>                                                                                                                     |            |                                                                                                                                     | 24               | 192            |
| WB_CLK_2x                             | WB_RST_DELAY                                                                                                                     |            |                                                                                                                                     | 40               | 98             |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                     |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                      | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                     |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                     |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                    |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                          | 3                | 10             |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                |            |                                                                                                                                     | 1                | 8              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                           |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                           |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                             | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                        |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                          |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                          |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                            | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                           |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                              |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                              |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                               | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                           |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                  | 1                | 2              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                     | 3                | 10             |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<0>                                                                       |            |                                                                                                                                     | 3                | 3              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<1>                                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<2>                                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<3>                                                                       |            |                                                                                                                                     | 2                | 3              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<4>                                                                       |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<5>                                                                       |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                       |            |                                                                                                                                     | 7                | 24             |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                       |            | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                          | 3                | 10             |
| WB_CLK_2x                             | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iRESET<7>                                                                       |            |                                                                                                                                     | 2                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            |                                                                                                                                     | 3                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_A1/rst_cnt_wr<4>_inv                                                                                         | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_A1/rst_cnt<4>_inv                                                                                                | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_0_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                        | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            |                                                                                                                                     | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_A2/rst_cnt_wr<4>_inv                                                                                         | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_A2/rst_cnt<4>_inv                                                                                                | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_1_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                        | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            |                                                                                                                                     | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_B1/rst_cnt_wr<4>_inv                                                                                         | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_B1/rst_cnt<4>_inv                                                                                                | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_2_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                        | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            |                                                                                                                                     | 3                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            | u_DMA_FIFOs/u_DMA_fifo_B2/rst_cnt_wr<4>_inv                                                                                         | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_B2/rst_cnt<4>_inv                                                                                                | 2                | 5              |
| WB_CLK_2x                             | u_DMA_FIFOs/rst_channel_3_in                                                                                                     |            | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                        | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv      | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>              |            |                                                                                                                                     | 12               | 48             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            |                                                                                                                                     | 4                | 10             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1              | 5                | 20             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1_cepot      | 2                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot        | 5                | 21             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                              |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv      | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>              |            |                                                                                                                                     | 11               | 48             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            |                                                                                                                                     | 4                | 10             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1              | 5                | 20             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1_cepot      | 2                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot        | 5                | 21             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                              |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv      | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>              |            |                                                                                                                                     | 12               | 48             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            |                                                                                                                                     | 4                | 10             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1              | 4                | 20             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1_cepot      | 2                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot        | 5                | 21             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                              |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                  |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv      | 1                | 1              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>              |            |                                                                                                                                     | 12               | 48             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            |                                                                                                                                     | 4                | 10             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1              | 5                | 20             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1_cepot      | 2                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>              |            | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot        | 5                | 21             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                              |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>         |            |                                                                                                                                     | 9                | 44             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                     | 7                | 30             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                         |            |                                                                                                                                     | 1                | 3              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>         |            |                                                                                                                                     | 10               | 44             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                     | 7                | 30             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                         |            |                                                                                                                                     | 1                | 3              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>         |            |                                                                                                                                     | 11               | 44             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                     | 7                | 30             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                         |            |                                                                                                                                     | 1                | 3              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>         |            |                                                                                                                                     | 10               | 44             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>         |            | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                     | 6                | 30             |
| WB_CLK_2x                             | u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                         |            |                                                                                                                                     | 1                | 3              |
| WB_CLK_2x                             | u_clk_gen_top_WB_RST_DELAY_2                                                                                                     |            |                                                                                                                                     | 19               | 67             |
| WB_CLK_2x                             | u_clk_gen_top_WB_RST_DELAY_2                                                                                                     |            | down_fifo_bus_A_debug/bus_reg<64>                                                                                                   | 13               | 64             |
| WB_CLK_2x                             | u_clk_gen_top_WB_RST_DELAY_2                                                                                                     |            | down_fifo_bus_A_debug/curr_rd_data_valid                                                                                            | 8                | 64             |
| WB_CLK_2x                             | u_monitor_pulse_start_end_A/reset_i_start_pulse_posedge_OR_650_o                                                                 |            |                                                                                                                                     | 3                | 9              |
| WB_CLK_2x                             | u_monitor_pulse_start_end_A/reset_i_start_pulse_posedge_OR_650_o                                                                 |            | u_monitor_pulse_start_end_A/cnt_1<7>                                                                                                | 2                | 8              |
| WB_CLK_2x                             | u_monitor_pulse_start_end_A/reset_i_start_pulse_posedge_OR_650_o                                                                 |            | u_monitor_pulse_start_end_A/cnt_2<7>                                                                                                | 4                | 16             |
| WB_CLK_2x                             | u_monitor_pulse_start_end_B/reset_i_start_pulse_posedge_OR_650_o                                                                 |            |                                                                                                                                     | 3                | 9              |
| WB_CLK_2x                             | u_monitor_pulse_start_end_B/reset_i_start_pulse_posedge_OR_650_o                                                                 |            | u_monitor_pulse_start_end_B/cnt_1<7>                                                                                                | 2                | 8              |
| WB_CLK_2x                             | u_monitor_pulse_start_end_B/reset_i_start_pulse_posedge_OR_650_o                                                                 |            | u_monitor_pulse_start_end_B/cnt_2<7>                                                                                                | 4                | 16             |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                   |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                    | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                   |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                   | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                   |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                   | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                  |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                        | 3                | 10             |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                              |            |                                                                                                                                     | 1                | 8              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                         |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                           | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                      |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                        |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                        |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                          | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                         |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                            |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                            |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                             | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                         |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            |                                                                                                                                     | 2                | 2              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                   | 3                | 10             |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<0>                                                                     |            |                                                                                                                                     | 3                | 3              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<1>                                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<2>                                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<3>                                                                     |            |                                                                                                                                     | 3                | 3              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<4>                                                                     |            |                                                                                                                                     | 2                | 2              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<5>                                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                     |            |                                                                                                                                     | 6                | 24             |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                     |            | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                        | 3                | 10             |
| WB_CLK_2x                             | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<7>                                                                     |            |                                                                                                                                     | 2                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                   |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                                                    | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                   |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                                                   | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                   |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                                                   | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                  |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                                                        | 3                | 10             |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                              |            |                                                                                                                                     | 1                | 8              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                         |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                         |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                                                           | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                      |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                        |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                        |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                                                          | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                         |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                            |            |                                                                                                                                     | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                            |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                                             | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                         |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            |                                                                                                                                     | 2                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                                                | 1                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_load                                                                   | 3                | 10             |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<0>                                                                     |            |                                                                                                                                     | 3                | 3              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<1>                                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<2>                                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<3>                                                                     |            |                                                                                                                                     | 2                | 3              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<4>                                                                     |            |                                                                                                                                     | 2                | 2              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<5>                                                                     |            |                                                                                                                                     | 1                | 1              |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                     |            |                                                                                                                                     | 7                | 24             |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<6>                                                                     |            | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                                                        | 3                | 10             |
| WB_CLK_2x                             | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iRESET<7>                                                                     |            |                                                                                                                                     | 2                | 2              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT | u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSEL_n                                                                                          |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~CONTROL0<13>                         | u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM                                                                      |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~CONTROL1<13>                         | u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM                                                                     |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~CONTROL2<13>                         | u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~CONTROL3<13>                         | u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM                                                                          |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~CONTROL4<13>                         | down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~CONTROL5<13>                         | down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM                                                                            |            |                                                                                                                                     | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                   | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                                                            |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DMA_FPGA/                                                                |           | 2/3872        | 0/9192        | 2/7076        | 0/876         | 0/100     | 0/0     | 0/4   | 0/0   | 0/0   | 0/1   | 0/0       | DMA_FPGA                                                                                                                                                                                                                                                          |
| +XLXI_11                                                                 |           | 30/30         | 77/77         | 93/93         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/XLXI_11                                                                                                                                                                                                                                                  |
| +down_fifo_bus_A_debug                                                   |           | 54/257        | 261/812       | 110/487       | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug                                                                                                                                                                                                                                    |
| ++u_fifo_bus                                                             |           | 0/203         | 0/551         | 0/377         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus                                                                                                                                                                                                                         |
| +++U0                                                                    |           | 21/203        | 96/551        | 12/377        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0                                                                                                                                                                                                                      |
| ++++I_NO_D.U_ILA                                                         |           | 1/182         | 0/455         | 1/365         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA                                                                                                                                                                                                         |
| +++++I_DQ.U_DQQ                                                          |           | 15/15         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                              |
| +++++U_CAPSTOR                                                           |           | 0/24          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                               |
| ++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/24          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                               |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                    |
| ++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                                   |
| ++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                              |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                                |
| +++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                         |
| ++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                               |
| +++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                     |
| ++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                                   |
| +++++++U_RD_COL_MUX                                                      |           | 0/13          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                  |
| ++++++++I7.U_MUX128                                                      |           | 13/13         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                                      |
| +++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                                 |
| +++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/41          | 7/66          | 4/67          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                       |
| ++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                                |
| ++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                  |
| ++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                                 |
| ++++++U_CAP_ADDRGEN                                                      |           | 9/21          | 36/56         | 12/44         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                         |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                      |
| +++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                              |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                      |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                   |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                  |
| +++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                             |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                     |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                               |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                  |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                 |
| +++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                             |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                     |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                               |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                  |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                 |
| +++++U_RST                                                               |           | 3/14          | 9/25          | 5/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                   |
| ++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                        |
| ++++++U_HALT_XFER                                                        |           | 5/5           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                       |
| +++++U_STAT                                                              |           | 18/40         | 24/43         | 8/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                  |
| ++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                          |
| +++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                                 |
| ++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                       |
| ++++++U_DSL1                                                             |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                           |
| ++++++U_MUX                                                              |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                            |
| +++++++U_CS_MUX                                                          |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                   |
| ++++++++I1.U_MUX2                                                        |           | 9/9           | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                         |
| ++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                     |
| ++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                       |
| +++++U_TRIG                                                              |           | 1/47          | 1/201         | 0/148         | 0/49          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                  |
| ++++++U_TC                                                               |           | 1/7           | 1/5           | 0/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                             |
| +++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                               |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                              |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                   |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                    |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                  |
| ++++++U_TM                                                               |           | 0/39          | 0/195         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                             |
| +++++++G_NMU[0].U_M                                                      |           | 1/39          | 1/195         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                                |
| ++++++++U_MU                                                             |           | 1/38          | 1/194         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                           |
| +++++++++I_MUT_GANDX.U_match                                             |           | 0/37          | 0/193         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                       |
| ++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/37          | 0/193         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                             |
| +++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 24/37         | 192/193       | 96/145        | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                      |
| ++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                     |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE          |
| +down_fifo_dma_A_debug                                                   |           | 49/249        | 261/812       | 120/499       | 0/135         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug                                                                                                                                                                                                                                    |
| ++u_fifo_bus                                                             |           | 0/200         | 0/551         | 0/379         | 0/135         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus                                                                                                                                                                                                                         |
| +++U0                                                                    |           | 21/200        | 96/551        | 12/379        | 0/135         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0                                                                                                                                                                                                                      |
| ++++I_NO_D.U_ILA                                                         |           | 1/179         | 0/455         | 1/367         | 0/135         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA                                                                                                                                                                                                         |
| +++++I_DQ.U_DQQ                                                          |           | 15/15         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                              |
| +++++U_CAPSTOR                                                           |           | 0/24          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                               |
| ++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/24          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                               |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                    |
| ++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                                   |
| ++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                              |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                                |
| +++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                         |
| ++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                               |
| +++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                    |
| ++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                     |
| ++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                     |
| ++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                                   |
| +++++++U_RD_COL_MUX                                                      |           | 0/13          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                  |
| ++++++++I7.U_MUX128                                                      |           | 13/13         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                                      |
| +++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                                 |
| +++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/41          | 7/66          | 4/67          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                       |
| ++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                                |
| ++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                  |
| ++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                                 |
| ++++++U_CAP_ADDRGEN                                                      |           | 9/21          | 36/56         | 12/44         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                         |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                      |
| +++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                              |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                      |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                                |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                   |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                  |
| +++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                             |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                     |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                               |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                  |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                 |
| +++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                             |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                     |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                               |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                  |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                 |
| +++++U_RST                                                               |           | 3/15          | 9/25          | 5/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                   |
| ++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                        |
| ++++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                       |
| +++++U_STAT                                                              |           | 15/36         | 24/43         | 8/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                  |
| ++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                          |
| +++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                                 |
| ++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                       |
| ++++++U_DSL1                                                             |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                           |
| ++++++U_MUX                                                              |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                            |
| +++++++U_CS_MUX                                                          |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                   |
| ++++++++I1.U_MUX2                                                        |           | 9/9           | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                         |
| ++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                     |
| ++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                       |
| +++++U_TRIG                                                              |           | 1/47          | 1/201         | 0/149         | 0/50          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                  |
| ++++++U_TC                                                               |           | 1/7           | 1/5           | 0/4           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                             |
| +++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 1/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                               |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                              |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                   |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                    |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                  |
| ++++++U_TM                                                               |           | 0/39          | 0/195         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                             |
| +++++++G_NMU[0].U_M                                                      |           | 1/39          | 1/195         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                                |
| ++++++++U_MU                                                             |           | 1/38          | 1/194         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                           |
| +++++++++I_MUT_GANDX.U_match                                             |           | 0/37          | 0/193         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                       |
| ++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/37          | 0/193         | 0/145         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                             |
| +++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 24/37         | 192/193       | 96/145        | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                      |
| ++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                     |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE         |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE          |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE          |
| +u_DMA_FIFOs                                                             |           | 4/710         | 0/1716        | 4/1395        | 0/0           | 0/48      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs                                                                                                                                                                                                                                              |
| ++u_DMA_fifo_A1                                                          |           | 6/100         | 10/224        | 13/187        | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1                                                                                                                                                                                                                                |
| +++u_fifo_32_32                                                          |           | 0/94          | 0/214         | 0/174         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32                                                                                                                                                                                                                   |
| ++++U0                                                                   |           | 0/94          | 0/214         | 0/174         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0                                                                                                                                                                                                                |
| +++++xst_fifo_generator                                                  |           | 0/94          | 0/214         | 0/174         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator                                                                                                                                                                                             |
| ++++++gconvfifo.rf                                                       |           | 0/94          | 0/214         | 0/174         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                |
| +++++++grf.rf                                                            |           | 0/94          | 0/214         | 0/174         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 26/26         | 96/96         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/20          | 0/47          | 4/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                |
| +++++++++gras.grdc1.rdc                                                  |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc                                                                                                                                 |
| +++++++++gras.rsts                                                       |           | 2/6           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                      |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                                   |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                   |
| +++++++++rpntr                                                           |           | 8/8           | 33/33         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/31          | 0/55          | 5/64          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                |
| +++++++++gwas.gpf.wrpf                                                   |           | 5/5           | 11/11         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                                  |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                      |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                                   |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                   |
| +++++++++wpntr                                                           |           | 14/14         | 43/43         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/9           | 0/1           | 1/12          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                   |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/8           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                          |
| ++++++++++blk_mem_generator                                              |           | 0/8           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                        |
| +++++++++++valid.cstr                                                    |           | 0/8           | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                             |
| ++++++++++++bindec_a.bindec_inst_a                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                      |
| ++++++++++++bindec_b.bindec_inst_b                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                      |
| ++++++++++++has_mux_b.B                                                  |           | 6/6           | 1/1           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                 |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[4].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[5].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[6].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[7].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                              |
| ++++++++rstblk                                                           |           | 8/8           | 15/15         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                  |
| ++u_DMA_fifo_A2                                                          |           | 6/99          | 10/224        | 13/192        | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2                                                                                                                                                                                                                                |
| +++u_fifo_32_32                                                          |           | 0/93          | 0/214         | 0/179         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32                                                                                                                                                                                                                   |
| ++++U0                                                                   |           | 0/93          | 0/214         | 0/179         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0                                                                                                                                                                                                                |
| +++++xst_fifo_generator                                                  |           | 0/93          | 0/214         | 0/179         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator                                                                                                                                                                                             |
| ++++++gconvfifo.rf                                                       |           | 0/93          | 0/214         | 0/179         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                |
| +++++++grf.rf                                                            |           | 0/93          | 0/214         | 0/179         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 24/24         | 96/96         | 52/52         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/19          | 0/47          | 4/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                |
| +++++++++gras.grdc1.rdc                                                  |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc                                                                                                                                 |
| +++++++++gras.rsts                                                       |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                      |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                                   |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                   |
| +++++++++rpntr                                                           |           | 8/8           | 33/33         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/32          | 0/55          | 5/64          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                |
| +++++++++gwas.gpf.wrpf                                                   |           | 5/5           | 11/11         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                                  |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                      |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                                   |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                   |
| +++++++++wpntr                                                           |           | 15/15         | 43/43         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/11          | 0/1           | 1/12          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                   |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/10          | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                          |
| ++++++++++blk_mem_generator                                              |           | 0/10          | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                        |
| +++++++++++valid.cstr                                                    |           | 0/10          | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                             |
| ++++++++++++bindec_a.bindec_inst_a                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                      |
| ++++++++++++bindec_b.bindec_inst_b                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                      |
| ++++++++++++has_mux_b.B                                                  |           | 8/8           | 1/1           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                 |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[4].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[5].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[6].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[7].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                              |
| ++++++++rstblk                                                           |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                  |
| ++u_DMA_fifo_B1                                                          |           | 7/104         | 10/224        | 13/193        | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1                                                                                                                                                                                                                                |
| +++u_fifo_32_32                                                          |           | 0/97          | 0/214         | 0/180         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32                                                                                                                                                                                                                   |
| ++++U0                                                                   |           | 0/97          | 0/214         | 0/180         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0                                                                                                                                                                                                                |
| +++++xst_fifo_generator                                                  |           | 0/97          | 0/214         | 0/180         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator                                                                                                                                                                                             |
| ++++++gconvfifo.rf                                                       |           | 0/97          | 0/214         | 0/180         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                |
| +++++++grf.rf                                                            |           | 0/97          | 0/214         | 0/180         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 25/25         | 96/96         | 56/56         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 4/22          | 0/47          | 4/45          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                |
| +++++++++gras.grdc1.rdc                                                  |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc                                                                                                                                 |
| +++++++++gras.rsts                                                       |           | 2/6           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                      |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                                   |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                   |
| +++++++++rpntr                                                           |           | 9/9           | 33/33         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/31          | 0/55          | 5/64          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                |
| +++++++++gwas.gpf.wrpf                                                   |           | 5/5           | 11/11         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                                  |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                      |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                                   |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                   |
| +++++++++wpntr                                                           |           | 14/14         | 43/43         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/11          | 0/1           | 1/12          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                   |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/10          | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                          |
| ++++++++++blk_mem_generator                                              |           | 0/10          | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                        |
| +++++++++++valid.cstr                                                    |           | 0/10          | 0/1           | 0/11          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                             |
| ++++++++++++bindec_a.bindec_inst_a                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                      |
| ++++++++++++bindec_b.bindec_inst_b                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                      |
| ++++++++++++has_mux_b.B                                                  |           | 8/8           | 1/1           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                 |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[4].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[5].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[6].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[7].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                              |
| ++++++++rstblk                                                           |           | 8/8           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                  |
| ++u_DMA_fifo_B2                                                          |           | 7/94          | 10/224        | 13/176        | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2                                                                                                                                                                                                                                |
| +++u_fifo_32_32                                                          |           | 0/87          | 0/214         | 0/163         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32                                                                                                                                                                                                                   |
| ++++U0                                                                   |           | 0/87          | 0/214         | 0/163         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0                                                                                                                                                                                                                |
| +++++xst_fifo_generator                                                  |           | 0/87          | 0/214         | 0/163         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator                                                                                                                                                                                             |
| ++++++gconvfifo.rf                                                       |           | 0/87          | 0/214         | 0/163         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                |
| +++++++grf.rf                                                            |           | 0/87          | 0/214         | 0/163         | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 24/24         | 96/96         | 51/51         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                              |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/20          | 0/47          | 4/45          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                |
| +++++++++gras.grdc1.rdc                                                  |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc                                                                                                                                 |
| +++++++++gras.rsts                                                       |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                      |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                                   |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                   |
| +++++++++rpntr                                                           |           | 9/9           | 33/33         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/31          | 0/55          | 5/58          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                |
| +++++++++gwas.gpf.wrpf                                                   |           | 5/5           | 11/11         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                                  |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                      |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                                   |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                   |
| +++++++++wpntr                                                           |           | 14/14         | 43/43         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                          |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/4           | 0/1           | 1/3           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                   |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/3           | 0/1           | 0/2           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                          |
| ++++++++++blk_mem_generator                                              |           | 0/3           | 0/1           | 0/2           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                        |
| +++++++++++valid.cstr                                                    |           | 0/3           | 0/1           | 0/2           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                             |
| ++++++++++++bindec_a.bindec_inst_a                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a                                                                      |
| ++++++++++++bindec_b.bindec_inst_b                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b                                                                      |
| ++++++++++++has_mux_b.B                                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B                                                                                 |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[4].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[5].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[6].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                              |
| ++++++++++++ramloop[7].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r                                                                            |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                              |
| ++++++++rstblk                                                           |           | 8/8           | 15/15         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                  |
| ++u_fifo_A1                                                              |           | 7/77          | 10/205        | 13/169        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1                                                                                                                                                                                                                                    |
| +++u_DMA_merge_fifo_core                                                 |           | 0/70          | 0/195         | 0/156         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core                                                                                                                                                                                                              |
| ++++U0                                                                   |           | 0/70          | 0/195         | 0/156         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0                                                                                                                                                                                                           |
| +++++xst_fifo_generator                                                  |           | 0/70          | 0/195         | 0/156         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator                                                                                                                                                                                        |
| ++++++gconvfifo.rf                                                       |           | 0/70          | 0/195         | 0/156         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                           |
| +++++++grf.rf                                                            |           | 0/70          | 0/195         | 0/156         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 19/19         | 88/88         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/16          | 0/32          | 3/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                           |
| +++++++++gras.rsts                                                       |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                 |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                              |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                              |
| +++++++++rpntr                                                           |           | 8/8           | 30/30         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/27          | 0/60          | 5/65          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                           |
| +++++++++gwas.gpf.wrpf                                                   |           | 4/4           | 9/9           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                             |
| +++++++++gwas.gwdc0.wdc                                                  |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc                                                                                                                            |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                 |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                              |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                              |
| +++++++++wpntr                                                           |           | 8/8           | 39/39         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                     |
| ++++++++++blk_mem_generator                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                   |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                        |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                         |
| ++++++++rstblk                                                           |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                             |
| ++u_fifo_A2                                                              |           | 6/78          | 10/205        | 13/152        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2                                                                                                                                                                                                                                    |
| +++u_DMA_merge_fifo_core                                                 |           | 0/72          | 0/195         | 0/139         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core                                                                                                                                                                                                              |
| ++++U0                                                                   |           | 0/72          | 0/195         | 0/139         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0                                                                                                                                                                                                           |
| +++++xst_fifo_generator                                                  |           | 0/72          | 0/195         | 0/139         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator                                                                                                                                                                                        |
| ++++++gconvfifo.rf                                                       |           | 0/72          | 0/195         | 0/139         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                           |
| +++++++grf.rf                                                            |           | 0/72          | 0/195         | 0/139         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 21/21         | 88/88         | 42/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/15          | 0/32          | 3/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                           |
| +++++++++gras.rsts                                                       |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                 |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                              |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                              |
| +++++++++rpntr                                                           |           | 7/7           | 30/30         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/28          | 0/60          | 5/62          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                           |
| +++++++++gwas.gpf.wrpf                                                   |           | 4/4           | 9/9           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                             |
| +++++++++gwas.gwdc0.wdc                                                  |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc                                                                                                                            |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                 |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                              |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                              |
| +++++++++wpntr                                                           |           | 9/9           | 39/39         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                     |
| ++++++++++blk_mem_generator                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                   |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                        |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                         |
| ++++++++rstblk                                                           |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                             |
| ++u_fifo_B1                                                              |           | 6/78          | 10/205        | 13/158        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1                                                                                                                                                                                                                                    |
| +++u_DMA_merge_fifo_core                                                 |           | 0/72          | 0/195         | 0/145         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core                                                                                                                                                                                                              |
| ++++U0                                                                   |           | 0/72          | 0/195         | 0/145         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0                                                                                                                                                                                                           |
| +++++xst_fifo_generator                                                  |           | 0/72          | 0/195         | 0/145         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator                                                                                                                                                                                        |
| ++++++gconvfifo.rf                                                       |           | 0/72          | 0/195         | 0/145         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                           |
| +++++++grf.rf                                                            |           | 0/72          | 0/195         | 0/145         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 21/21         | 88/88         | 47/47         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/15          | 0/32          | 3/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                           |
| +++++++++gras.rsts                                                       |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                 |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                              |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                              |
| +++++++++rpntr                                                           |           | 7/7           | 30/30         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 6/28          | 0/60          | 5/63          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                           |
| +++++++++gwas.gpf.wrpf                                                   |           | 4/4           | 9/9           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                             |
| +++++++++gwas.gwdc0.wdc                                                  |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc                                                                                                                            |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                 |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                              |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                              |
| +++++++++wpntr                                                           |           | 9/9           | 39/39         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                     |
| ++++++++++blk_mem_generator                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                   |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                        |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                         |
| ++++++++rstblk                                                           |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                             |
| ++u_fifo_B2                                                              |           | 6/76          | 10/205        | 13/164        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2                                                                                                                                                                                                                                    |
| +++u_DMA_merge_fifo_core                                                 |           | 0/70          | 0/195         | 0/151         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core                                                                                                                                                                                                              |
| ++++U0                                                                   |           | 0/70          | 0/195         | 0/151         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0                                                                                                                                                                                                           |
| +++++xst_fifo_generator                                                  |           | 0/70          | 0/195         | 0/151         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator                                                                                                                                                                                        |
| ++++++gconvfifo.rf                                                       |           | 0/70          | 0/195         | 0/151         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                           |
| +++++++grf.rf                                                            |           | 0/70          | 0/195         | 0/151         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                    |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                       |           | 20/20         | 88/88         | 50/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                         |
| ++++++++gntv_or_sync_fifo.gl0.rd                                         |           | 3/14          | 0/32          | 3/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                           |
| +++++++++gras.rsts                                                       |           | 1/5           | 2/2           | 1/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                 |
| ++++++++++c0                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                              |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                              |
| +++++++++rpntr                                                           |           | 6/6           | 30/30         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.gl0.wr                                         |           | 5/27          | 0/60          | 5/63          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                           |
| +++++++++gwas.gpf.wrpf                                                   |           | 4/4           | 9/9           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf                                                                                                                             |
| +++++++++gwas.gwdc0.wdc                                                  |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc                                                                                                                            |
| +++++++++gwas.wsts                                                       |           | 2/6           | 1/1           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                 |
| ++++++++++c1                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                              |
| ++++++++++c2                                                             |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                              |
| +++++++++wpntr                                                           |           | 9/9           | 39/39         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                     |
| ++++++++gntv_or_sync_fifo.mem                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                              |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                     |
| ++++++++++blk_mem_generator                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                                                                                   |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                                                                        |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[1].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[2].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                         |
| ++++++++++++ramloop[3].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r                                                                       |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                         |
| ++++++++rstblk                                                           |           | 8/8           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                             |
| +u_DMA_FPGA_IOBUF_A                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FPGA_IOBUF_A                                                                                                                                                                                                                                       |
| +u_DMA_FPGA_IOBUF_B                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_FPGA_IOBUF_B                                                                                                                                                                                                                                       |
| +u_DMA_INTERFACE                                                         |           | 3/1937        | 0/4169        | 4/3580        | 0/338         | 0/28      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE                                                                                                                                                                                                                                          |
| ++pulse_gen_A                                                            |           | 3/3           | 7/7           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/pulse_gen_A                                                                                                                                                                                                                              |
| ++pulse_gen_B                                                            |           | 4/4           | 7/7           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/pulse_gen_B                                                                                                                                                                                                                              |
| ++u_PCI_GUEST                                                            |           | 0/878         | 0/1547        | 0/1316        | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST                                                                                                                                                                                                                              |
| +++bridge                                                                |           | 9/878         | 0/1547        | 10/1316       | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge                                                                                                                                                                                                                       |
| ++++configuration                                                        |           | 146/166       | 302/329       | 320/324       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration                                                                                                                                                                                                         |
| +++++cache_lsize_to_wb_bits_sync                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/cache_lsize_to_wb_bits_sync                                                                                                                                                                             |
| +++++command_bit_sync                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/command_bit_sync                                                                                                                                                                                        |
| +++++i_wb_init_complete_sync                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/i_wb_init_complete_sync                                                                                                                                                                                 |
| +++++int_pin_sync                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/int_pin_sync                                                                                                                                                                                            |
| +++++isr_bit0_sync                                                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/isr_bit0_sync                                                                                                                                                                                           |
| +++++isr_bit2_sync                                                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/isr_bit2_sync                                                                                                                                                                                           |
| +++++pci_err_cs_bits_sync                                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_cs_bits_sync                                                                                                                                                                                    |
| +++++sync_isr_2                                                          |           | 4/6           | 5/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/sync_isr_2                                                                                                                                                                                              |
| ++++++clear_delete_sync                                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/sync_isr_2/clear_delete_sync                                                                                                                                                                            |
| ++++++delete_sync                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/sync_isr_2/delete_sync                                                                                                                                                                                  |
| +++++sync_pci_err_cs_8                                                   |           | 4/6           | 5/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/sync_pci_err_cs_8                                                                                                                                                                                       |
| ++++++clear_delete_sync                                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/sync_pci_err_cs_8/clear_delete_sync                                                                                                                                                                     |
| ++++++delete_sync                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/sync_pci_err_cs_8/delete_sync                                                                                                                                                                           |
| ++++input_register                                                       |           | 14/14         | 42/42         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register                                                                                                                                                                                                        |
| ++++output_backup                                                        |           | 22/22         | 53/53         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup                                                                                                                                                                                                         |
| ++++parity_checker                                                       |           | 18/24         | 7/8           | 21/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker                                                                                                                                                                                                        |
| +++++par_gen                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen                                                                                                                                                                                                |
| +++++perr_crit_gen                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_crit_gen                                                                                                                                                                                          |
| +++++perr_en_crit_gen                                                    |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen                                                                                                                                                                                       |
| +++++serr_crit_gen                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_crit_gen                                                                                                                                                                                          |
| +++++serr_en_crit_gen                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_en_crit_gen                                                                                                                                                                                       |
| ++++pci_io_mux                                                           |           | 1/81          | 0/90          | 1/56          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux                                                                                                                                                                                                            |
| +++++ad_en_low_gen                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen                                                                                                                                                                                              |
| +++++ad_iob0                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0                                                                                                                                                                                                    |
| +++++ad_iob1                                                             |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1                                                                                                                                                                                                    |
| +++++ad_iob10                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob10                                                                                                                                                                                                   |
| +++++ad_iob11                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob11                                                                                                                                                                                                   |
| +++++ad_iob12                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob12                                                                                                                                                                                                   |
| +++++ad_iob13                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob13                                                                                                                                                                                                   |
| +++++ad_iob14                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14                                                                                                                                                                                                   |
| +++++ad_iob15                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob15                                                                                                                                                                                                   |
| +++++ad_iob16                                                            |           | 1/1           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob16                                                                                                                                                                                                   |
| +++++ad_iob17                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob17                                                                                                                                                                                                   |
| +++++ad_iob18                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob18                                                                                                                                                                                                   |
| +++++ad_iob19                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob19                                                                                                                                                                                                   |
| +++++ad_iob2                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2                                                                                                                                                                                                    |
| +++++ad_iob20                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob20                                                                                                                                                                                                   |
| +++++ad_iob21                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob21                                                                                                                                                                                                   |
| +++++ad_iob22                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22                                                                                                                                                                                                   |
| +++++ad_iob23                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob23                                                                                                                                                                                                   |
| +++++ad_iob24                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24                                                                                                                                                                                                   |
| +++++ad_iob25                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob25                                                                                                                                                                                                   |
| +++++ad_iob26                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob26                                                                                                                                                                                                   |
| +++++ad_iob27                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob27                                                                                                                                                                                                   |
| +++++ad_iob28                                                            |           | 1/1           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob28                                                                                                                                                                                                   |
| +++++ad_iob29                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29                                                                                                                                                                                                   |
| +++++ad_iob3                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3                                                                                                                                                                                                    |
| +++++ad_iob30                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob30                                                                                                                                                                                                   |
| +++++ad_iob31                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31                                                                                                                                                                                                   |
| +++++ad_iob4                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4                                                                                                                                                                                                    |
| +++++ad_iob5                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob5                                                                                                                                                                                                    |
| +++++ad_iob6                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob6                                                                                                                                                                                                    |
| +++++ad_iob7                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob7                                                                                                                                                                                                    |
| +++++ad_iob8                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8                                                                                                                                                                                                    |
| +++++ad_iob9                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob9                                                                                                                                                                                                    |
| +++++ad_load_low_gen                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen                                                                                                                                                                                            |
| +++++cbe_iob0                                                            |           | 1/1           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0                                                                                                                                                                                                   |
| +++++cbe_iob1                                                            |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1                                                                                                                                                                                                   |
| +++++cbe_iob2                                                            |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2                                                                                                                                                                                                   |
| +++++cbe_iob3                                                            |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3                                                                                                                                                                                                   |
| +++++devsel_iob                                                          |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob                                                                                                                                                                                                 |
| +++++frame_iob                                                           |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob                                                                                                                                                                                                  |
| +++++irdy_iob                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob                                                                                                                                                                                                   |
| +++++par_iob                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob                                                                                                                                                                                                    |
| +++++perr_iob                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob                                                                                                                                                                                                   |
| +++++req_iob                                                             |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob                                                                                                                                                                                                    |
| +++++serr_iob                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob                                                                                                                                                                                                   |
| +++++stop_iob                                                            |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob                                                                                                                                                                                                   |
| +++++trdy_iob                                                            |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob                                                                                                                                                                                                   |
| ++++pci_resets_and_interrupts                                            |           | 1/2           | 0/1           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts                                                                                                                                                                                             |
| +++++inta                                                                |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta                                                                                                                                                                                        |
| ++++pci_target_unit                                                      |           | 2/288         | 0/578         | 5/431         | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit                                                                                                                                                                                                       |
| +++++del_sync                                                            |           | 23/26         | 67/70         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync                                                                                                                                                                                              |
| ++++++comp_sync                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync/comp_sync                                                                                                                                                                                    |
| ++++++done_sync                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync/done_sync                                                                                                                                                                                    |
| ++++++req_sync                                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/del_sync/req_sync                                                                                                                                                                                     |
| +++++fifos                                                               |           | 13/83         | 33/237        | 24/152        | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos                                                                                                                                                                                                 |
| ++++++i_synchronizer_reg_inGreyCount                                     |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/i_synchronizer_reg_inGreyCount                                                                                                                                                                  |
| ++++++pcir_fifo_ctrl                                                     |           | 27/31         | 66/82         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl                                                                                                                                                                                  |
| +++++++i_synchronizer_reg_rgrey_addr                                     |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/i_synchronizer_reg_rgrey_addr                                                                                                                                                    |
| +++++++i_synchronizer_reg_wgrey_addr                                     |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/i_synchronizer_reg_wgrey_addr                                                                                                                                                    |
| ++++++pcir_fifo_storage                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage                                                                                                                                                                               |
| +++++++blk_mem_16_16_256_0                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0                                                                                                                                                           |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0/U0                                                                                                                                                        |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator                                                                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                    |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                         |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                        |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                          |
| +++++++blk_mem_16_16_256_1                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1                                                                                                                                                           |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1/U0                                                                                                                                                        |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator                                                                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                    |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                         |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                        |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                          |
| +++++++blk_mem_16_16_256_2                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2                                                                                                                                                           |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2/U0                                                                                                                                                        |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator                                                                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                    |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                         |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                        |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                          |
| ++++++pciw_fifo_ctrl                                                     |           | 32/37         | 99/115        | 70/74         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl                                                                                                                                                                                  |
| +++++++i_synchronizer_reg_rgrey_minus2                                   |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/i_synchronizer_reg_rgrey_minus2                                                                                                                                                  |
| +++++++i_synchronizer_reg_wgrey_addr                                     |           | 2/2           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_ctrl/i_synchronizer_reg_wgrey_addr                                                                                                                                                    |
| ++++++pciw_fifo_storage                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage                                                                                                                                                                               |
| +++++++blk_mem_16_16_256_0                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0                                                                                                                                                           |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0/U0                                                                                                                                                        |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator                                                                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                    |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                         |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                        |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                          |
| +++++++blk_mem_16_16_256_1                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1                                                                                                                                                           |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1/U0                                                                                                                                                        |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator                                                                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                    |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                         |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                        |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                          |
| +++++++blk_mem_16_16_256_2                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2                                                                                                                                                           |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2/U0                                                                                                                                                        |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator                                                                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                    |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                         |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                        |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pciw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                          |
| +++++pci_target_if                                                       |           | 69/83         | 124/125       | 80/104        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if                                                                                                                                                                                         |
| ++++++async_reset_as_pcir_flush                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/async_reset_as_pcir_flush                                                                                                                                                               |
| ++++++decoder0                                                           |           | 3/3           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/decoder0                                                                                                                                                                                |
| ++++++decoder1                                                           |           | 10/10         | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/decoder1                                                                                                                                                                                |
| +++++pci_target_sm                                                       |           | 30/34         | 18/18         | 43/47         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm                                                                                                                                                                                         |
| ++++++pci_target_clock_en                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_clock_en                                                                                                                                                                     |
| ++++++pci_target_devsel_critical                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_devsel_critical                                                                                                                                                              |
| ++++++pci_target_stop_critical                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_stop_critical                                                                                                                                                                |
| ++++++pci_target_trdy_critical                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_trdy_critical                                                                                                                                                                |
| +++++wishbone_master                                                     |           | 60/60         | 128/128       | 98/98         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master                                                                                                                                                                                       |
| ++++wishbone_slave_unit                                                  |           | 1/272         | 0/446         | 1/448         | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit                                                                                                                                                                                                   |
| +++++del_sync                                                            |           | 26/29         | 67/70         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync                                                                                                                                                                                          |
| ++++++comp_sync                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/comp_sync                                                                                                                                                                                |
| ++++++done_sync                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/done_sync                                                                                                                                                                                |
| ++++++req_sync                                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/req_sync                                                                                                                                                                                 |
| +++++fifos                                                               |           | 10/63         | 33/180        | 21/132        | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos                                                                                                                                                                                             |
| ++++++i_synchronizer_reg_inGreyCount                                     |           | 1/1           | 7/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/i_synchronizer_reg_inGreyCount                                                                                                                                                              |
| ++++++wbr_fifo_ctrl                                                      |           | 20/22         | 44/52         | 48/56         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl                                                                                                                                                                               |
| +++++++i_synchronizer_reg_wgrey_addr                                     |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_ctrl/i_synchronizer_reg_wgrey_addr                                                                                                                                                 |
| ++++++wbr_fifo_storage                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage                                                                                                                                                                            |
| +++++++blk_mem_16_16_256_0                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0                                                                                                                                                        |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0/U0                                                                                                                                                     |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator                                                                                                                               |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                 |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                      |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                     |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                       |
| +++++++blk_mem_16_16_256_1                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1                                                                                                                                                        |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1/U0                                                                                                                                                     |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator                                                                                                                               |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                 |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                      |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                     |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                       |
| +++++++blk_mem_16_16_256_2                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2                                                                                                                                                        |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2/U0                                                                                                                                                     |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator                                                                                                                               |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                 |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                      |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                     |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbr_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                       |
| ++++++wbw_fifo_ctrl                                                      |           | 26/30         | 72/88         | 52/52         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl                                                                                                                                                                               |
| +++++++i_synchronizer_reg_rgrey_minus1                                   |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_rgrey_minus1                                                                                                                                               |
| +++++++i_synchronizer_reg_wgrey_next                                     |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_ctrl/i_synchronizer_reg_wgrey_next                                                                                                                                                 |
| ++++++wbw_fifo_storage                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage                                                                                                                                                                            |
| +++++++blk_mem_16_16_256_0                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0                                                                                                                                                        |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0/U0                                                                                                                                                     |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator                                                                                                                               |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                 |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                      |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                     |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                       |
| +++++++blk_mem_16_16_256_1                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1                                                                                                                                                        |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1/U0                                                                                                                                                     |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator                                                                                                                               |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                 |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                      |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                     |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                       |
| +++++++blk_mem_16_16_256_2                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2                                                                                                                                                        |
| ++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0                                                                                                                                                     |
| +++++++++xst_blk_mem_generator                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator                                                                                                                               |
| ++++++++++gnativebmg.native_blk_mem_gen                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                 |
| +++++++++++valid.cstr                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                      |
| ++++++++++++ramloop[0].ram.r                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                     |
| +++++++++++++s6_noinit.ram                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                       |
| +++++pci_initiator_if                                                    |           | 69/69         | 128/128       | 124/124       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if                                                                                                                                                                                  |
| +++++pci_initiator_sm                                                    |           | 51/59         | 18/18         | 84/92         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm                                                                                                                                                                                  |
| ++++++ad_iob_oe_feed                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/ad_iob_oe_feed                                                                                                                                                                   |
| ++++++cbe_iob_feed                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed                                                                                                                                                                     |
| ++++++frame_iob_ce                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/frame_iob_ce                                                                                                                                                                     |
| ++++++frame_iob_en_feed                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/frame_iob_en_feed                                                                                                                                                                |
| ++++++frame_iob_feed                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/frame_iob_feed                                                                                                                                                                   |
| ++++++irdy_iob_feed                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/irdy_iob_feed                                                                                                                                                                    |
| ++++++mas_ad_load_feed                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed                                                                                                                                                                 |
| ++++++state_machine_ce                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/state_machine_ce                                                                                                                                                                 |
| +++++wb_addr_dec                                                         |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec                                                                                                                                                                                       |
| ++++++dec1                                                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/dec1                                                                                                                                                                                  |
| ++++++dec2                                                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wb_addr_dec/dec2                                                                                                                                                                                  |
| +++++wishbone_slave                                                      |           | 48/49         | 49/50         | 73/73         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave                                                                                                                                                                                    |
| ++++++async_reset_as_wbr_flush                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave/async_reset_as_wbr_flush                                                                                                                                                           |
| ++u_debug                                                                |           | 71/537        | 251/1613      | 39/930        | 0/338         | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug                                                                                                                                                                                                                                  |
| +++u_ila_wb_engine                                                       |           | 0/238         | 0/681         | 0/433         | 0/169         | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine                                                                                                                                                                                                                  |
| ++++U0                                                                   |           | 30/238        | 128/681       | 32/433        | 0/169         | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0                                                                                                                                                                                                               |
| +++++I_NO_D.U_ILA                                                        |           | 1/208         | 0/553         | 0/401         | 0/169         | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA                                                                                                                                                                                                  |
| ++++++I_DQ.U_DQQ                                                         |           | 21/21         | 128/128       | 72/72         | 72/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                       |
| ++++++U_CAPSTOR                                                          |           | 0/22          | 0/26          | 0/60          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                        |
| +++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                   |           | 2/22          | 0/26          | 5/60          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                        |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR                                       |           | 2/5           | 0/8           | 2/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                             |
| +++++++++I_WIDTH_8.u_tc_0                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_8.u_tc_0                                                                                                            |
| +++++++++u_cnt                                                           |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                       |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                   |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                         |
| ++++++++U_RAM                                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                  |
| +++++++++I_S6.U_CS_BRAM_CASCADE_S6                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                        |
| ++++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                             |
| +++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[5].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[6].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18                                                              |
| +++++++++++I_B9KGT0.u_ramb9                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                            |
| ++++++++U_RD_COL_MUX                                                     |           | 0/10          | 0/0           | 0/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                           |
| +++++++++I8.U_MUX256                                                     |           | 10/10         | 0/0           | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256                                                                                                                               |
| ++++++++U_RD_ROW_ADDR                                                    |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                          |
| ++++++U_G2_SQ.U_CAPCTRL                                                  |           | 7/41          | 7/66          | 4/67          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                |
| +++++++I_SRLT_NE_1.U_CDONE                                               |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_CMPRESET                                            |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                         |
| +++++++I_SRLT_NE_1.U_NS0                                                 |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_NS1                                                 |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_SCE                                                 |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_SCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                           |
| +++++++I_SRLT_NE_1.U_SCRST                                               |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_WCE                                                 |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                              |
| +++++++I_SRLT_NE_1.U_WHCMPCE                                             |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_WLCMPCE                                             |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                          |
| +++++++U_CAP_ADDRGEN                                                     |           | 9/21          | 36/56         | 12/44         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                  |
| ++++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                     |
| ++++++++I_SRLT_NE_1.U_WCNT                                               |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                               |
| ++++++++U_SCNT_CMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                       |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                               |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                         |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                  |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                            |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                             |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                           |
| ++++++++U_WCNT_HCMP                                                      |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                      |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                              |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                        |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                  |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                           |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                             |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                          |
| ++++++++U_WCNT_LCMP                                                      |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                      |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                              |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                        |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                  |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                           |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                             |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                          |
| ++++++U_RST                                                              |           | 3/15          | 9/25          | 6/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                            |
| +++++++U_ARM_XFER                                                        |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                 |
| +++++++U_HALT_XFER                                                       |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                |
| ++++++U_STAT                                                             |           | 17/39         | 24/43         | 10/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                           |
| +++++++U_DMUX4                                                           |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                   |
| ++++++++U_CS_MUX                                                         |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                          |
| +++++++++I3.U_MUX8                                                       |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                |
| +++++++U_DSL1                                                            |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                    |
| +++++++U_MUX                                                             |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                     |
| ++++++++U_CS_MUX                                                         |           | 0/9           | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                            |
| +++++++++I1.U_MUX2                                                       |           | 9/9           | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                  |
| +++++++U_RESET_EDGE                                                      |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                              |
| +++++++U_STAT_CNT                                                        |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                |
| ++++++U_TRIG                                                             |           | 1/69          | 1/265         | 0/156         | 0/65          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                           |
| +++++++U_TC                                                              |           | 1/7           | 1/5           | 0/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                      |
| ++++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                    |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                        |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                  |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                         |
| ++++++++++I_NMU_EQ1.U_iDOUT                                              |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                       |
| ++++++++I_TSEQ_NEQ2.U_TC_EQUATION                                        |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                            |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                  |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                             |
| ++++++++++I_NMU_EQ1.U_iDOUT                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                           |
| +++++++U_TM                                                              |           | 0/61          | 0/259         | 0/153         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                      |
| ++++++++G_NMU[0].U_M                                                     |           | 1/61          | 1/259         | 0/153         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                         |
| +++++++++U_MU                                                            |           | 1/60          | 1/258         | 0/153         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                    |
| ++++++++++I_MUT_GANDX.U_match                                            |           | 0/59          | 0/257         | 0/153         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                |
| +++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                     |           | 0/59          | 0/257         | 0/153         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                      |
| ++++++++++++I_S6.U_CS_GANDX_SRL_S6                                       |           | 42/59         | 256/257       | 88/153        | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                               |
| +++++++++++++U_CS_GAND_SRL_S6                                            |           | 0/17          | 0/1           | 0/65          | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                              |
| ++++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                               |           | 0/17          | 0/1           | 0/65          | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                 |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE            |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE   |
| +++u_ila_wb_slave                                                        |           | 0/228         | 0/681         | 0/458         | 0/169         | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave                                                                                                                                                                                                                   |
| ++++U0                                                                   |           | 30/228        | 128/681       | 16/458        | 0/169         | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0                                                                                                                                                                                                                |
| +++++I_NO_D.U_ILA                                                        |           | 1/198         | 0/553         | 0/442         | 0/169         | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA                                                                                                                                                                                                   |
| ++++++I_DQ.U_DQQ                                                         |           | 20/20         | 128/128       | 72/72         | 72/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                        |
| ++++++U_CAPSTOR                                                          |           | 0/22          | 0/26          | 0/60          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                         |
| +++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                   |           | 2/22          | 0/26          | 5/60          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                         |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR                                       |           | 2/5           | 0/8           | 2/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                              |
| +++++++++I_WIDTH_8.u_tc_0                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_8.u_tc_0                                                                                                             |
| +++++++++u_cnt                                                           |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                        |
| ++++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                   |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                          |
| ++++++++U_RAM                                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                   |
| +++++++++I_S6.U_CS_BRAM_CASCADE_S6                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                         |
| ++++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                              |
| +++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                               |
| +++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                               |
| +++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                               |
| +++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                               |
| +++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                               |
| +++++++++++I_B18KGT0.G_RAMB18[5].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18                                                               |
| +++++++++++I_B18KGT0.G_RAMB18[6].u_ramb18                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18                                                               |
| +++++++++++I_B9KGT0.u_ramb9                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                             |
| ++++++++U_RD_COL_MUX                                                     |           | 0/10          | 0/0           | 0/34          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                            |
| +++++++++I8.U_MUX256                                                     |           | 10/10         | 0/0           | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256                                                                                                                                |
| ++++++++U_RD_ROW_ADDR                                                    |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                           |
| ++++++U_G2_SQ.U_CAPCTRL                                                  |           | 7/40          | 7/66          | 4/71          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                 |
| +++++++I_SRLT_NE_1.U_CDONE                                               |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                             |
| +++++++I_SRLT_NE_1.U_CMPRESET                                            |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_NS0                                                 |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                               |
| +++++++I_SRLT_NE_1.U_NS1                                                 |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                               |
| +++++++I_SRLT_NE_1.U_SCE                                                 |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                               |
| +++++++I_SRLT_NE_1.U_SCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                            |
| +++++++I_SRLT_NE_1.U_SCRST                                               |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                             |
| +++++++I_SRLT_NE_1.U_WCE                                                 |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                               |
| +++++++I_SRLT_NE_1.U_WHCMPCE                                             |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                           |
| +++++++I_SRLT_NE_1.U_WLCMPCE                                             |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                           |
| +++++++U_CAP_ADDRGEN                                                     |           | 8/20          | 36/56         | 16/48         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                   |
| ++++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                      |
| ++++++++I_SRLT_NE_1.U_WCNT                                               |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                |
| ++++++++U_SCNT_CMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                        |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                          |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                  |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                             |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                             |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                            |
| ++++++++U_WCNT_HCMP                                                      |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                       |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                               |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                         |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                  |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                            |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                             |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                           |
| ++++++++U_WCNT_LCMP                                                      |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                       |
| +++++++++I_CS_GAND.U_CS_GAND_SRL                                         |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                               |
| ++++++++++I_S6.U_CS_GAND_SRL_S6                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                         |
| +++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                  |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                            |
| ++++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                             |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                           |
| ++++++U_RST                                                              |           | 3/15          | 9/25          | 5/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                             |
| +++++++U_ARM_XFER                                                        |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                  |
| +++++++U_HALT_XFER                                                       |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                 |
| ++++++U_STAT                                                             |           | 17/41         | 24/43         | 10/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                            |
| +++++++U_DMUX4                                                           |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                    |
| ++++++++U_CS_MUX                                                         |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                           |
| +++++++++I3.U_MUX8                                                       |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                 |
| +++++++U_DSL1                                                            |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                     |
| +++++++U_MUX                                                             |           | 0/11          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                      |
| ++++++++U_CS_MUX                                                         |           | 0/11          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                             |
| +++++++++I1.U_MUX2                                                       |           | 11/11         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                   |
| +++++++U_RESET_EDGE                                                      |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                               |
| +++++++U_STAT_CNT                                                        |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                 |
| ++++++U_TRIG                                                             |           | 1/59          | 1/265         | 0/194         | 0/65          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                            |
| +++++++U_TC                                                              |           | 1/7           | 1/5           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                       |
| ++++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                    |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                         |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                  |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                          |
| ++++++++++I_NMU_EQ1.U_iDOUT                                              |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                        |
| ++++++++I_TSEQ_NEQ2.U_TC_EQUATION                                        |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                             |
| +++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                  |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                              |
| ++++++++++I_NMU_EQ1.U_iDOUT                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                            |
| +++++++U_TM                                                              |           | 0/51          | 0/259         | 0/193         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                       |
| ++++++++G_NMU[0].U_M                                                     |           | 1/51          | 1/259         | 0/193         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                          |
| +++++++++U_MU                                                            |           | 1/50          | 1/258         | 0/193         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                     |
| ++++++++++I_MUT_GANDX.U_match                                            |           | 0/49          | 0/257         | 0/193         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                 |
| +++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                     |           | 0/49          | 0/257         | 0/193         | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                       |
| ++++++++++++I_S6.U_CS_GANDX_SRL_S6                                       |           | 32/49         | 256/257       | 128/193       | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                |
| +++++++++++++U_CS_GAND_SRL_S6                                            |           | 0/17          | 0/1           | 0/65          | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                               |
| ++++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                               |           | 0/17          | 0/1           | 0/65          | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                  |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE            |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE            |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE   |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE    |
| +++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE    |
| ++u_wb_engine                                                            |           | 212/212       | 427/427       | 646/646       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_wb_engine                                                                                                                                                                                                                              |
| ++u_wb_slave                                                             |           | 300/300       | 568/568       | 668/668       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_DMA_INTERFACE/u_wb_slave                                                                                                                                                                                                                               |
| +u_bus_slave_A                                                           |           | 25/25         | 43/43         | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_bus_slave_A                                                                                                                                                                                                                                            |
| +u_bus_slave_B                                                           |           | 26/26         | 43/43         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_bus_slave_B                                                                                                                                                                                                                                            |
| +u_clk_gen_top                                                           |           | 9/9           | 20/20         | 24/24         | 0/0           | 0/0       | 0/0     | 0/3   | 0/0   | 0/0   | 0/1   | 0/0       | DMA_FPGA/u_clk_gen_top                                                                                                                                                                                                                                            |
| ++u_clk_gen                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1   | 0/0       | DMA_FPGA/u_clk_gen_top/u_clk_gen                                                                                                                                                                                                                                  |
| +u_icon                                                                  |           | 0/75          | 0/28          | 0/83          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon                                                                                                                                                                                                                                                   |
| ++u_DMA_FPGA_icon                                                        |           | 0/75          | 0/28          | 0/83          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon                                                                                                                                                                                                                                   |
| +++U0                                                                    |           | 0/75          | 0/28          | 0/83          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0                                                                                                                                                                                                                                |
| ++++U_ICON                                                               |           | 4/75          | 3/28          | 2/83          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON                                                                                                                                                                                                                         |
| +++++I_YES_BSCAN.U_BS                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                                                                                                                        |
| ++++++I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG                                                                                                                                     |
| +++++U_CMD                                                               |           | 4/13          | 10/10         | 4/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD                                                                                                                                                                                                                   |
| ++++++U_COMMAND_SEL                                                      |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                                                                                                                                     |
| ++++++U_CORE_ID_SEL                                                      |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                                                                                                                                     |
| +++++U_CTRL_OUT                                                          |           | 47/47         | 0/0           | 50/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT                                                                                                                                                                                                              |
| +++++U_STAT                                                              |           | 3/5           | 1/7           | 2/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT                                                                                                                                                                                                                  |
| ++++++U_STAT_CNT                                                         |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                                                                                                                                       |
| +++++U_SYNC                                                              |           | 4/4           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC                                                                                                                                                                                                                  |
| +++++U_TDO_MUX                                                           |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX                                                                                                                                                                                                               |
| ++++++U_CS_MUX                                                           |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX                                                                                                                                                                                                      |
| +++++++I4.U_MUX16                                                        |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16                                                                                                                                                                                           |
| +u_monitor_pulse_start_end_A                                             |           | 21/21         | 43/43         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_monitor_pulse_start_end_A                                                                                                                                                                                                                              |
| +u_monitor_pulse_start_end_B                                             |           | 19/19         | 43/43         | 42/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_monitor_pulse_start_end_B                                                                                                                                                                                                                              |
| +u_slave_debug_A                                                         |           | 40/257        | 142/693       | 36/374        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A                                                                                                                                                                                                                                          |
| ++u_DMA_FPGA_ila_bus                                                     |           | 0/217         | 0/551         | 0/338         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus                                                                                                                                                                                                                       |
| +++U0                                                                    |           | 23/217        | 96/551        | 12/338        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0                                                                                                                                                                                                                    |
| ++++I_NO_D.U_ILA                                                         |           | 1/194         | 0/455         | 1/326         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA                                                                                                                                                                                                       |
| +++++I_DQ.U_DQQ                                                          |           | 16/16         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                            |
| +++++U_CAPSTOR                                                           |           | 0/24          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                             |
| ++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/24          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                             |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                  |
| ++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                                 |
| ++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                            |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                              |
| +++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                       |
| ++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                             |
| +++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                  |
| ++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                   |
| ++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                                 |
| +++++++U_RD_COL_MUX                                                      |           | 0/13          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                |
| ++++++++I7.U_MUX128                                                      |           | 13/13         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                                    |
| +++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                               |
| +++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/41          | 7/66          | 4/67          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                              |
| ++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                |
| ++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                               |
| ++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                               |
| ++++++U_CAP_ADDRGEN                                                      |           | 9/21          | 36/56         | 12/44         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                       |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                    |
| +++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                            |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                    |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                              |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                 |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                |
| +++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                           |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                   |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                             |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                               |
| +++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                           |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                   |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                             |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                               |
| +++++U_RST                                                               |           | 3/15          | 9/25          | 5/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                 |
| ++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                      |
| ++++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                     |
| +++++U_STAT                                                              |           | 17/41         | 24/43         | 8/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                |
| ++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                        |
| +++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                               |
| ++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                     |
| ++++++U_DSL1                                                             |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                         |
| ++++++U_MUX                                                              |           | 0/11          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                          |
| +++++++U_CS_MUX                                                          |           | 0/11          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                 |
| ++++++++I1.U_MUX2                                                        |           | 11/11         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                       |
| ++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                   |
| ++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                     |
| +++++U_TRIG                                                              |           | 1/56          | 1/201         | 0/109         | 0/49          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                |
| ++++++U_TC                                                               |           | 1/7           | 1/5           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                           |
| +++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                             |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                              |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                            |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                 |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                  |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                |
| ++++++U_TM                                                               |           | 0/48          | 0/195         | 0/108         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                           |
| +++++++G_NMU[0].U_M                                                      |           | 1/48          | 1/195         | 0/108         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                              |
| ++++++++U_MU                                                             |           | 1/47          | 1/194         | 0/108         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                         |
| +++++++++I_MUT_GANDX.U_match                                             |           | 0/46          | 0/193         | 0/108         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                     |
| ++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/46          | 0/193         | 0/108         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                           |
| +++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 33/46         | 192/193       | 59/108        | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                    |
| ++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                   |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                      |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE       |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE       |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE        |
| +u_slave_debug_B                                                         |           | 38/253        | 142/693       | 43/396        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B                                                                                                                                                                                                                                          |
| ++u_DMA_FPGA_ila_bus                                                     |           | 0/215         | 0/551         | 0/353         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus                                                                                                                                                                                                                       |
| +++U0                                                                    |           | 21/215        | 96/551        | 20/353        | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0                                                                                                                                                                                                                    |
| ++++I_NO_D.U_ILA                                                         |           | 1/194         | 0/455         | 1/333         | 0/134         | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA                                                                                                                                                                                                       |
| +++++I_DQ.U_DQQ                                                          |           | 16/16         | 96/96         | 53/53         | 53/53         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                            |
| +++++U_CAPSTOR                                                           |           | 0/24          | 0/24          | 0/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                             |
| ++++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 2/24          | 0/24          | 1/53          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                             |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                                  |
| ++++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                                 |
| ++++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                            |
| +++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                              |
| +++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                       |
| ++++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                             |
| +++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                                  |
| ++++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                                   |
| ++++++++++I_B18KGT0.G_RAMB18[4].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18                                                                   |
| ++++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                                 |
| +++++++U_RD_COL_MUX                                                      |           | 0/13          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                                |
| ++++++++I7.U_MUX128                                                      |           | 13/13         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                                    |
| +++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                               |
| +++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/41          | 7/66          | 4/75          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                                     |
| ++++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                              |
| ++++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                                |
| ++++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                                 |
| ++++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                                   |
| ++++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                               |
| ++++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                               |
| ++++++U_CAP_ADDRGEN                                                      |           | 9/21          | 36/56         | 20/52         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                       |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                          |
| +++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                                    |
| +++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                            |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                    |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                              |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                 |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                                |
| +++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                           |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                   |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                             |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                               |
| +++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                           |
| ++++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                                   |
| +++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                             |
| ++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                                |
| +++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                               |
| +++++U_RST                                                               |           | 3/14          | 9/25          | 5/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                                 |
| ++++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                      |
| ++++++U_HALT_XFER                                                        |           | 5/5           | 7/7           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                                     |
| +++++U_STAT                                                              |           | 18/41         | 24/43         | 8/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                                |
| ++++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                        |
| +++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                               |
| ++++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                                     |
| ++++++U_DSL1                                                             |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                         |
| ++++++U_MUX                                                              |           | 0/10          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                          |
| +++++++U_CS_MUX                                                          |           | 0/10          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                                 |
| ++++++++I1.U_MUX2                                                        |           | 10/10         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                       |
| ++++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                                   |
| ++++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                                     |
| +++++U_TRIG                                                              |           | 1/57          | 1/201         | 0/107         | 0/49          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                                |
| ++++++U_TC                                                               |           | 1/7           | 1/5           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                           |
| +++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                             |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                              |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                            |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                                 |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                                  |
| +++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                                |
| ++++++U_TM                                                               |           | 0/49          | 0/195         | 0/105         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                           |
| +++++++G_NMU[0].U_M                                                      |           | 1/49          | 1/195         | 0/105         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                              |
| ++++++++U_MU                                                             |           | 1/48          | 1/194         | 0/105         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                         |
| +++++++++I_MUT_GANDX.U_match                                             |           | 0/47          | 0/193         | 0/105         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                                     |
| ++++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/47          | 0/193         | 0/105         | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                           |
| +++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 34/47         | 192/193       | 56/105        | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                                    |
| ++++++++++++U_CS_GAND_SRL_S6                                             |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                                   |
| +++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/13          | 0/1           | 0/49          | 0/48          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                      |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE             |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE       |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE             |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE       |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE        |
| ++++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | DMA_FPGA/u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE        |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
