
ubuntu-preinstalled/journalctl:     file format elf32-littlearm


Disassembly of section .init:

00002834 <.init>:
    2834:	push	{r3, lr}
    2838:	bl	60c8 <log_oom_internal@plt+0x2f5c>
    283c:	pop	{r3, pc}

Disassembly of section .plt:

00002840 <signal@plt-0x14>:
    2840:	push	{lr}		; (str lr, [sp, #-4]!)
    2844:	ldr	lr, [pc, #4]	; 2850 <signal@plt-0x4>
    2848:	add	lr, pc, lr
    284c:	ldr	pc, [lr, #8]!
    2850:	andeq	sl, r1, r8, asr r4

00002854 <signal@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #106496	; 0x1a000
    285c:	ldr	pc, [ip, #1112]!	; 0x458

00002860 <output_mode_to_string@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #106496	; 0x1a000
    2868:	ldr	pc, [ip, #1104]!	; 0x450

0000286c <ppoll@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #106496	; 0x1a000
    2874:	ldr	pc, [ip, #1096]!	; 0x448

00002878 <strndup@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #106496	; 0x1a000
    2880:	ldr	pc, [ip, #1088]!	; 0x440

00002884 <sd_journal_get_cutoff_realtime_usec@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #106496	; 0x1a000
    288c:	ldr	pc, [ip, #1080]!	; 0x438

00002890 <free_and_strdup@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #106496	; 0x1a000
    2898:	ldr	pc, [ip, #1072]!	; 0x430

0000289c <sd_journal_enumerate_fields@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #106496	; 0x1a000
    28a4:	ldr	pc, [ip, #1064]!	; 0x428

000028a8 <path_is_absolute@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #106496	; 0x1a000
    28b0:	ldr	pc, [ip, #1056]!	; 0x420

000028b4 <fnmatch@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #106496	; 0x1a000
    28bc:	ldr	pc, [ip, #1048]!	; 0x418

000028c0 <path_get_mnt_id@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #106496	; 0x1a000
    28c8:	ldr	pc, [ip, #1040]!	; 0x410

000028cc <sd_journal_restart_fields@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #106496	; 0x1a000
    28d4:	ldr	pc, [ip, #1032]!	; 0x408

000028d8 <sd_journal_has_runtime_files@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #106496	; 0x1a000
    28e0:	ldr	pc, [ip, #1024]!	; 0x400

000028e4 <sd_journal_add_match@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #106496	; 0x1a000
    28ec:	ldr	pc, [ip, #1016]!	; 0x3f8

000028f0 <version@plt>:
    28f0:	add	ip, pc, #0, 12
    28f4:	add	ip, ip, #106496	; 0x1a000
    28f8:	ldr	pc, [ip, #1008]!	; 0x3f0

000028fc <path_startswith@plt>:
    28fc:	add	ip, pc, #0, 12
    2900:	add	ip, ip, #106496	; 0x1a000
    2904:	ldr	pc, [ip, #1000]!	; 0x3e8

00002908 <free@plt>:
    2908:			; <UNDEFINED> instruction: 0xe7fd4778
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #106496	; 0x1a000
    2914:	ldr	pc, [ip, #988]!	; 0x3dc

00002918 <gethostname_malloc@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #106496	; 0x1a000
    2920:	ldr	pc, [ip, #980]!	; 0x3d4

00002924 <sd_journal_seek_cursor@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #106496	; 0x1a000
    292c:	ldr	pc, [ip, #972]!	; 0x3cc

00002930 <sd_device_get_sysname@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #106496	; 0x1a000
    2938:	ldr	pc, [ip, #964]!	; 0x3c4

0000293c <sigbus_install@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #106496	; 0x1a000
    2944:	ldr	pc, [ip, #956]!	; 0x3bc

00002948 <strv_extend_strv@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #106496	; 0x1a000
    2950:	ldr	pc, [ip, #948]!	; 0x3b4

00002954 <pcre2_get_ovector_pointer_8@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #106496	; 0x1a000
    295c:	ldr	pc, [ip, #940]!	; 0x3ac

00002960 <log_open@plt>:
    2960:	add	ip, pc, #0, 12
    2964:	add	ip, ip, #106496	; 0x1a000
    2968:	ldr	pc, [ip, #932]!	; 0x3a4

0000296c <__xstat64@plt>:
    296c:	add	ip, pc, #0, 12
    2970:	add	ip, ip, #106496	; 0x1a000
    2974:	ldr	pc, [ip, #924]!	; 0x39c

00002978 <log_show_color@plt>:
    2978:	add	ip, pc, #0, 12
    297c:	add	ip, ip, #106496	; 0x1a000
    2980:	ldr	pc, [ip, #916]!	; 0x394

00002984 <output_mode_from_string@plt>:
    2984:	add	ip, pc, #0, 12
    2988:	add	ip, ip, #106496	; 0x1a000
    298c:	ldr	pc, [ip, #908]!	; 0x38c

00002990 <log_assert_failed_unreachable_realm@plt>:
    2990:	add	ip, pc, #0, 12
    2994:	add	ip, ip, #106496	; 0x1a000
    2998:	ldr	pc, [ip, #900]!	; 0x384

0000299c <log_level_from_string@plt>:
    299c:	add	ip, pc, #0, 12
    29a0:	add	ip, ip, #106496	; 0x1a000
    29a4:	ldr	pc, [ip, #892]!	; 0x37c

000029a8 <strncmp@plt>:
    29a8:	add	ip, pc, #0, 12
    29ac:	add	ip, ip, #106496	; 0x1a000
    29b0:	ldr	pc, [ip, #884]!	; 0x374

000029b4 <FSPRG_GenState0@plt>:
    29b4:	add	ip, pc, #0, 12
    29b8:	add	ip, ip, #106496	; 0x1a000
    29bc:	ldr	pc, [ip, #876]!	; 0x36c

000029c0 <varlink_flush_close_unref@plt>:
    29c0:	add	ip, pc, #0, 12
    29c4:	add	ip, ip, #106496	; 0x1a000
    29c8:	ldr	pc, [ip, #868]!	; 0x364

000029cc <parse_path_argument_and_warn@plt>:
    29cc:	add	ip, pc, #0, 12
    29d0:	add	ip, ip, #106496	; 0x1a000
    29d4:	ldr	pc, [ip, #860]!	; 0x35c

000029d8 <sd_journal_get_monotonic_usec@plt>:
    29d8:	add	ip, pc, #0, 12
    29dc:	add	ip, ip, #106496	; 0x1a000
    29e0:	ldr	pc, [ip, #852]!	; 0x354

000029e4 <log_facility_unshifted_from_string@plt>:
    29e4:	add	ip, pc, #0, 12
    29e8:	add	ip, ip, #106496	; 0x1a000
    29ec:	ldr	pc, [ip, #844]!	; 0x34c

000029f0 <path_join_internal@plt>:
    29f0:	add	ip, pc, #0, 12
    29f4:	add	ip, ip, #106496	; 0x1a000
    29f8:	ldr	pc, [ip, #836]!	; 0x344

000029fc <sd_device_unref@plt>:
    29fc:	add	ip, pc, #0, 12
    2a00:	add	ip, ip, #106496	; 0x1a000
    2a04:	ldr	pc, [ip, #828]!	; 0x33c

00002a08 <internal_hashmap_iterate@plt>:
    2a08:	add	ip, pc, #0, 12
    2a0c:	add	ip, ip, #106496	; 0x1a000
    2a10:	ldr	pc, [ip, #820]!	; 0x334

00002a14 <device_new_from_stat_rdev@plt>:
    2a14:	add	ip, pc, #0, 12
    2a18:	add	ip, ip, #106496	; 0x1a000
    2a1c:	ldr	pc, [ip, #812]!	; 0x32c

00002a20 <varlink_set_description@plt>:
    2a20:	add	ip, pc, #0, 12
    2a24:	add	ip, ip, #106496	; 0x1a000
    2a28:	ldr	pc, [ip, #804]!	; 0x324

00002a2c <parse_timestamp@plt>:
    2a2c:	add	ip, pc, #0, 12
    2a30:	add	ip, ip, #106496	; 0x1a000
    2a34:	ldr	pc, [ip, #796]!	; 0x31c

00002a38 <sd_journal_add_disjunction@plt>:
    2a38:	add	ip, pc, #0, 12
    2a3c:	add	ip, ip, #106496	; 0x1a000
    2a40:	ldr	pc, [ip, #788]!	; 0x314

00002a44 <sd_id128_get_boot@plt>:
    2a44:	add	ip, pc, #0, 12
    2a48:	add	ip, ip, #106496	; 0x1a000
    2a4c:	ldr	pc, [ip, #780]!	; 0x30c

00002a50 <strerror@plt>:
    2a50:	add	ip, pc, #0, 12
    2a54:	add	ip, ip, #106496	; 0x1a000
    2a58:	ldr	pc, [ip, #772]!	; 0x304

00002a5c <sd_journal_close@plt>:
    2a5c:	add	ip, pc, #0, 12
    2a60:	add	ip, ip, #106496	; 0x1a000
    2a64:	ldr	pc, [ip, #764]!	; 0x2fc

00002a68 <stpcpy@plt>:
    2a68:	add	ip, pc, #0, 12
    2a6c:	add	ip, ip, #106496	; 0x1a000
    2a70:	ldr	pc, [ip, #756]!	; 0x2f4

00002a74 <pcre2_compile_8@plt>:
    2a74:	add	ip, pc, #0, 12
    2a78:	add	ip, ip, #106496	; 0x1a000
    2a7c:	ldr	pc, [ip, #748]!	; 0x2ec

00002a80 <sd_journal_get_cursor@plt>:
    2a80:	add	ip, pc, #0, 12
    2a84:	add	ip, ip, #106496	; 0x1a000
    2a88:	ldr	pc, [ip, #740]!	; 0x2e4

00002a8c <timespec_store@plt>:
    2a8c:	add	ip, pc, #0, 12
    2a90:	add	ip, ip, #106496	; 0x1a000
    2a94:	ldr	pc, [ip, #732]!	; 0x2dc

00002a98 <safe_atollu@plt>:
    2a98:	add	ip, pc, #0, 12
    2a9c:	add	ip, ip, #106496	; 0x1a000
    2aa0:	ldr	pc, [ip, #724]!	; 0x2d4

00002aa4 <puts@plt>:
    2aa4:	add	ip, pc, #0, 12
    2aa8:	add	ip, ip, #106496	; 0x1a000
    2aac:	ldr	pc, [ip, #716]!	; 0x2cc

00002ab0 <sd_journal_get_usage@plt>:
    2ab0:	add	ip, pc, #0, 12
    2ab4:	add	ip, ip, #106496	; 0x1a000
    2ab8:	ldr	pc, [ip, #708]!	; 0x2c4

00002abc <sd_id128_from_string@plt>:
    2abc:	add	ip, pc, #0, 12
    2ac0:	add	ip, ip, #106496	; 0x1a000
    2ac4:	ldr	pc, [ip, #700]!	; 0x2bc

00002ac8 <internal_set_new@plt>:
    2ac8:	add	ip, pc, #0, 12
    2acc:	add	ip, ip, #106496	; 0x1a000
    2ad0:	ldr	pc, [ip, #692]!	; 0x2b4

00002ad4 <sd_device_get_parent@plt>:
    2ad4:	add	ip, pc, #0, 12
    2ad8:	add	ip, ip, #106496	; 0x1a000
    2adc:	ldr	pc, [ip, #684]!	; 0x2ac

00002ae0 <sd_journal_set_data_threshold@plt>:
    2ae0:	add	ip, pc, #0, 12
    2ae4:	add	ip, ip, #106496	; 0x1a000
    2ae8:	ldr	pc, [ip, #676]!	; 0x2a4

00002aec <__fprintf_chk@plt>:
    2aec:	add	ip, pc, #0, 12
    2af0:	add	ip, ip, #106496	; 0x1a000
    2af4:	ldr	pc, [ip, #668]!	; 0x29c

00002af8 <sd_journal_seek_tail@plt>:
    2af8:	add	ip, pc, #0, 12
    2afc:	add	ip, ip, #106496	; 0x1a000
    2b00:	ldr	pc, [ip, #660]!	; 0x294

00002b04 <link@plt>:
    2b04:	add	ip, pc, #0, 12
    2b08:	add	ip, ip, #106496	; 0x1a000
    2b0c:	ldr	pc, [ip, #652]!	; 0x28c

00002b10 <set_put@plt>:
    2b10:	add	ip, pc, #0, 12
    2b14:	add	ip, ip, #106496	; 0x1a000
    2b18:	ldr	pc, [ip, #644]!	; 0x284

00002b1c <show_journal_entry@plt>:
    2b1c:	add	ip, pc, #0, 12
    2b20:	add	ip, ip, #106496	; 0x1a000
    2b24:	ldr	pc, [ip, #636]!	; 0x27c

00002b28 <sd_journal_get_fd@plt>:
    2b28:	add	ip, pc, #0, 12
    2b2c:	add	ip, ip, #106496	; 0x1a000
    2b30:	ldr	pc, [ip, #628]!	; 0x274

00002b34 <memset@plt>:
    2b34:	add	ip, pc, #0, 12
    2b38:	add	ip, ip, #106496	; 0x1a000
    2b3c:	ldr	pc, [ip, #620]!	; 0x26c

00002b40 <chattr_fd@plt>:
    2b40:	add	ip, pc, #0, 12
    2b44:	add	ip, ip, #106496	; 0x1a000
    2b48:	ldr	pc, [ip, #612]!	; 0x264

00002b4c <log_get_max_level_realm@plt>:
    2b4c:	add	ip, pc, #0, 12
    2b50:	add	ip, ip, #106496	; 0x1a000
    2b54:	ldr	pc, [ip, #604]!	; 0x25c

00002b58 <strv_push@plt>:
    2b58:	add	ip, pc, #0, 12
    2b5c:	add	ip, ip, #106496	; 0x1a000
    2b60:	ldr	pc, [ip, #596]!	; 0x254

00002b64 <id128_print_new@plt>:
    2b64:	add	ip, pc, #0, 12
    2b68:	add	ip, ip, #106496	; 0x1a000
    2b6c:	ldr	pc, [ip, #588]!	; 0x24c

00002b70 <pcre2_code_free_8@plt>:
    2b70:	add	ip, pc, #0, 12
    2b74:	add	ip, ip, #106496	; 0x1a000
    2b78:	ldr	pc, [ip, #580]!	; 0x244

00002b7c <abort@plt>:
    2b7c:	add	ip, pc, #0, 12
    2b80:	add	ip, ip, #106496	; 0x1a000
    2b84:	ldr	pc, [ip, #572]!	; 0x23c

00002b88 <journal_directory_vacuum@plt>:
    2b88:	add	ip, pc, #0, 12
    2b8c:	add	ip, ip, #106496	; 0x1a000
    2b90:	ldr	pc, [ip, #564]!	; 0x234

00002b94 <sd_device_get_subsystem@plt>:
    2b94:	add	ip, pc, #0, 12
    2b98:	add	ip, ip, #106496	; 0x1a000
    2b9c:	ldr	pc, [ip, #556]!	; 0x22c

00002ba0 <strpbrk@plt>:
    2ba0:	add	ip, pc, #0, 12
    2ba4:	add	ip, ip, #106496	; 0x1a000
    2ba8:	ldr	pc, [ip, #548]!	; 0x224

00002bac <unlink@plt>:
    2bac:	add	ip, pc, #0, 12
    2bb0:	add	ip, ip, #106496	; 0x1a000
    2bb4:	ldr	pc, [ip, #540]!	; 0x21c

00002bb8 <pcre2_match_data_free_8@plt>:
    2bb8:	add	ip, pc, #0, 12
    2bbc:	add	ip, ip, #106496	; 0x1a000
    2bc0:	ldr	pc, [ip, #532]!	; 0x214

00002bc4 <sd_bus_open_system@plt>:
    2bc4:	add	ip, pc, #0, 12
    2bc8:	add	ip, ip, #106496	; 0x1a000
    2bcc:	ldr	pc, [ip, #524]!	; 0x20c

00002bd0 <journal_print_header@plt>:
    2bd0:	add	ip, pc, #0, 12
    2bd4:	add	ip, ip, #106496	; 0x1a000
    2bd8:	ldr	pc, [ip, #516]!	; 0x204

00002bdc <pcre2_match_8@plt>:
    2bdc:	add	ip, pc, #0, 12
    2be0:	add	ip, ip, #106496	; 0x1a000
    2be4:	ldr	pc, [ip, #508]!	; 0x1fc

00002be8 <sd_bus_error_free@plt>:
    2be8:	add	ip, pc, #0, 12
    2bec:	add	ip, ip, #106496	; 0x1a000
    2bf0:	ldr	pc, [ip, #500]!	; 0x1f4

00002bf4 <sd_journal_open_directory@plt>:
    2bf4:	add	ip, pc, #0, 12
    2bf8:	add	ip, ip, #106496	; 0x1a000
    2bfc:	ldr	pc, [ip, #492]!	; 0x1ec

00002c00 <open64@plt>:
    2c00:	add	ip, pc, #0, 12
    2c04:	add	ip, ip, #106496	; 0x1a000
    2c08:	ldr	pc, [ip, #484]!	; 0x1e4

00002c0c <sd_journal_open_files_fd@plt>:
    2c0c:	add	ip, pc, #0, 12
    2c10:	add	ip, ip, #106496	; 0x1a000
    2c14:	ldr	pc, [ip, #476]!	; 0x1dc

00002c18 <sd_bus_flush_close_unref@plt>:
    2c18:	add	ip, pc, #0, 12
    2c1c:	add	ip, ip, #106496	; 0x1a000
    2c20:	ldr	pc, [ip, #468]!	; 0x1d4

00002c24 <sd_journal_seek_head@plt>:
    2c24:	add	ip, pc, #0, 12
    2c28:	add	ip, ip, #106496	; 0x1a000
    2c2c:	ldr	pc, [ip, #460]!	; 0x1cc

00002c30 <write_string_file_ts@plt>:
    2c30:	add	ip, pc, #0, 12
    2c34:	add	ip, ip, #106496	; 0x1a000
    2c38:	ldr	pc, [ip, #452]!	; 0x1c4

00002c3c <sd_journal_flush_matches@plt>:
    2c3c:	add	ip, pc, #0, 12
    2c40:	add	ip, ip, #106496	; 0x1a000
    2c44:	ldr	pc, [ip, #444]!	; 0x1bc

00002c48 <catalog_list_items@plt>:
    2c48:	add	ip, pc, #0, 12
    2c4c:	add	ip, ip, #106496	; 0x1a000
    2c50:	ldr	pc, [ip, #436]!	; 0x1b4

00002c54 <add_matches_for_unit@plt>:
    2c54:	add	ip, pc, #0, 12
    2c58:	add	ip, ip, #106496	; 0x1a000
    2c5c:	ldr	pc, [ip, #428]!	; 0x1ac

00002c60 <__overflow@plt>:
    2c60:	add	ip, pc, #0, 12
    2c64:	add	ip, ip, #106496	; 0x1a000
    2c68:	ldr	pc, [ip, #420]!	; 0x1a4

00002c6c <underline_enabled@plt>:
    2c6c:	add	ip, pc, #0, 12
    2c70:	add	ip, ip, #106496	; 0x1a000
    2c74:	ldr	pc, [ip, #412]!	; 0x19c

00002c78 <safe_close@plt>:
    2c78:	add	ip, pc, #0, 12
    2c7c:	add	ip, ip, #106496	; 0x1a000
    2c80:	ldr	pc, [ip, #404]!	; 0x194

00002c84 <sd_journal_open_namespace@plt>:
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #106496	; 0x1a000
    2c8c:	ldr	pc, [ip, #396]!	; 0x18c

00002c90 <sd_journal_get_timeout@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #106496	; 0x1a000
    2c98:	ldr	pc, [ip, #388]!	; 0x184

00002c9c <safe_atoi@plt>:
    2c9c:	add	ip, pc, #0, 12
    2ca0:	add	ip, ip, #106496	; 0x1a000
    2ca4:	ldr	pc, [ip, #380]!	; 0x17c

00002ca8 <__stack_chk_fail@plt>:
    2ca8:	add	ip, pc, #0, 12
    2cac:	add	ip, ip, #106496	; 0x1a000
    2cb0:	ldr	pc, [ip, #372]!	; 0x174

00002cb4 <terminal_urlify_man@plt>:
    2cb4:	add	ip, pc, #0, 12
    2cb8:	add	ip, ip, #106496	; 0x1a000
    2cbc:	ldr	pc, [ip, #364]!	; 0x16c

00002cc0 <loop_write@plt>:
    2cc0:	add	ip, pc, #0, 12
    2cc4:	add	ip, ip, #106496	; 0x1a000
    2cc8:	ldr	pc, [ip, #356]!	; 0x164

00002ccc <set_consume@plt>:
    2ccc:	add	ip, pc, #0, 12
    2cd0:	add	ip, ip, #106496	; 0x1a000
    2cd4:	ldr	pc, [ip, #348]!	; 0x15c

00002cd8 <sd_journal_seek_realtime_usec@plt>:
    2cd8:	add	ip, pc, #0, 12
    2cdc:	add	ip, ip, #106496	; 0x1a000
    2ce0:	ldr	pc, [ip, #340]!	; 0x154

00002ce4 <internal_hashmap_free@plt>:
    2ce4:	add	ip, pc, #0, 12
    2ce8:	add	ip, ip, #106496	; 0x1a000
    2cec:	ldr	pc, [ip, #332]!	; 0x14c

00002cf0 <sd_journal_next_skip@plt>:
    2cf0:	add	ip, pc, #0, 12
    2cf4:	add	ip, ip, #106496	; 0x1a000
    2cf8:	ldr	pc, [ip, #324]!	; 0x144

00002cfc <access@plt>:
    2cfc:	add	ip, pc, #0, 12
    2d00:	add	ip, ip, #106496	; 0x1a000
    2d04:	ldr	pc, [ip, #316]!	; 0x13c

00002d08 <extract_first_word@plt>:
    2d08:	add	ip, pc, #0, 12
    2d0c:	add	ip, ip, #106496	; 0x1a000
    2d10:	ldr	pc, [ip, #308]!	; 0x134

00002d14 <putc@plt>:
    2d14:	add	ip, pc, #0, 12
    2d18:	add	ip, ip, #106496	; 0x1a000
    2d1c:	ldr	pc, [ip, #300]!	; 0x12c

00002d20 <parse_sec@plt>:
    2d20:	add	ip, pc, #0, 12
    2d24:	add	ip, ip, #106496	; 0x1a000
    2d28:	ldr	pc, [ip, #292]!	; 0x124

00002d2c <sd_journal_previous@plt>:
    2d2c:	add	ip, pc, #0, 12
    2d30:	add	ip, ip, #106496	; 0x1a000
    2d34:	ldr	pc, [ip, #284]!	; 0x11c

00002d38 <set_iterate@plt>:
    2d38:	add	ip, pc, #0, 12
    2d3c:	add	ip, ip, #106496	; 0x1a000
    2d40:	ldr	pc, [ip, #276]!	; 0x114

00002d44 <sd_device_get_devname@plt>:
    2d44:	add	ip, pc, #0, 12
    2d48:	add	ip, ip, #106496	; 0x1a000
    2d4c:	ldr	pc, [ip, #268]!	; 0x10c

00002d50 <strstr@plt>:
    2d50:	add	ip, pc, #0, 12
    2d54:	add	ip, ip, #106496	; 0x1a000
    2d58:	ldr	pc, [ip, #260]!	; 0x104

00002d5c <format_timestamp@plt>:
    2d5c:			; <UNDEFINED> instruction: 0xe7fd4778
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #106496	; 0x1a000
    2d68:	ldr	pc, [ip, #248]!	; 0xf8

00002d6c <journal_file_verify@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #106496	; 0x1a000
    2d74:	ldr	pc, [ip, #240]!	; 0xf0

00002d78 <parse_boolean@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #106496	; 0x1a000
    2d80:	ldr	pc, [ip, #232]!	; 0xe8

00002d84 <sd_journal_restart_unique@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #106496	; 0x1a000
    2d8c:	ldr	pc, [ip, #224]!	; 0xe0

00002d90 <format_timestamp_utc@plt>:
    2d90:			; <UNDEFINED> instruction: 0xe7fd4778
    2d94:	add	ip, pc, #0, 12
    2d98:	add	ip, ip, #106496	; 0x1a000
    2d9c:	ldr	pc, [ip, #212]!	; 0xd4

00002da0 <__asprintf_chk@plt>:
    2da0:	add	ip, pc, #0, 12
    2da4:	add	ip, ip, #106496	; 0x1a000
    2da8:	ldr	pc, [ip, #204]!	; 0xcc

00002dac <basename@plt>:
    2dac:	add	ip, pc, #0, 12
    2db0:	add	ip, ip, #106496	; 0x1a000
    2db4:	ldr	pc, [ip, #196]!	; 0xc4

00002db8 <getopt_long@plt>:
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #106496	; 0x1a000
    2dc0:	ldr	pc, [ip, #188]!	; 0xbc

00002dc4 <add_matches_for_user_unit@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #106496	; 0x1a000
    2dcc:	ldr	pc, [ip, #180]!	; 0xb4

00002dd0 <journal_access_check_and_warn@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #106496	; 0x1a000
    2dd8:	ldr	pc, [ip, #172]!	; 0xac

00002ddc <raise@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #106496	; 0x1a000
    2de4:	ldr	pc, [ip, #164]!	; 0xa4

00002de8 <catalog_list@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #106496	; 0x1a000
    2df0:	ldr	pc, [ip, #156]!	; 0x9c

00002df4 <sd_bus_message_unref@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #106496	; 0x1a000
    2dfc:	ldr	pc, [ip, #148]!	; 0x94

00002e00 <getuid@plt>:
    2e00:	add	ip, pc, #0, 12
    2e04:	add	ip, ip, #106496	; 0x1a000
    2e08:	ldr	pc, [ip, #140]!	; 0x8c

00002e0c <pager_close@plt>:
    2e0c:	add	ip, pc, #0, 12
    2e10:	add	ip, ip, #106496	; 0x1a000
    2e14:	ldr	pc, [ip, #132]!	; 0x84

00002e18 <sd_journal_process@plt>:
    2e18:	add	ip, pc, #0, 12
    2e1c:	add	ip, ip, #106496	; 0x1a000
    2e20:	ldr	pc, [ip, #124]!	; 0x7c

00002e24 <sd_journal_next@plt>:
    2e24:	add	ip, pc, #0, 12
    2e28:	add	ip, ip, #106496	; 0x1a000
    2e2c:	ldr	pc, [ip, #116]!	; 0x74

00002e30 <sd_journal_query_unique@plt>:
    2e30:	add	ip, pc, #0, 12
    2e34:	add	ip, ip, #106496	; 0x1a000
    2e38:	ldr	pc, [ip, #108]!	; 0x6c

00002e3c <sd_journal_open_files@plt>:
    2e3c:	add	ip, pc, #0, 12
    2e40:	add	ip, ip, #106496	; 0x1a000
    2e44:	ldr	pc, [ip, #100]!	; 0x64

00002e48 <calloc@plt>:
    2e48:	add	ip, pc, #0, 12
    2e4c:	add	ip, ip, #106496	; 0x1a000
    2e50:	ldr	pc, [ip, #92]!	; 0x5c

00002e54 <sd_bus_message_read@plt>:
    2e54:	add	ip, pc, #0, 12
    2e58:	add	ip, ip, #106496	; 0x1a000
    2e5c:	ldr	pc, [ip, #84]!	; 0x54

00002e60 <FSPRG_GenMK@plt>:
    2e60:	add	ip, pc, #0, 12
    2e64:	add	ip, ip, #106496	; 0x1a000
    2e68:	ldr	pc, [ip, #76]!	; 0x4c

00002e6c <sd_journal_add_conjunction@plt>:
    2e6c:	add	ip, pc, #0, 12
    2e70:	add	ip, ip, #106496	; 0x1a000
    2e74:	ldr	pc, [ip, #68]!	; 0x44

00002e78 <setlocale@plt>:
    2e78:	add	ip, pc, #0, 12
    2e7c:	add	ip, ip, #106496	; 0x1a000
    2e80:	ldr	pc, [ip, #60]!	; 0x3c

00002e84 <strjoin_real@plt>:
    2e84:	add	ip, pc, #0, 12
    2e88:	add	ip, ip, #106496	; 0x1a000
    2e8c:	ldr	pc, [ip, #52]!	; 0x34

00002e90 <sd_journal_previous_skip@plt>:
    2e90:	add	ip, pc, #0, 12
    2e94:	add	ip, ip, #106496	; 0x1a000
    2e98:	ldr	pc, [ip, #44]!	; 0x2c

00002e9c <log_facility_unshifted_to_string_alloc@plt>:
    2e9c:	add	ip, pc, #0, 12
    2ea0:	add	ip, ip, #106496	; 0x1a000
    2ea4:	ldr	pc, [ip, #36]!	; 0x24

00002ea8 <flockfile@plt>:
    2ea8:	add	ip, pc, #0, 12
    2eac:	add	ip, ip, #106496	; 0x1a000
    2eb0:	ldr	pc, [ip, #28]!

00002eb4 <unit_name_mangle_with_suffix@plt>:
    2eb4:	add	ip, pc, #0, 12
    2eb8:	add	ip, ip, #106496	; 0x1a000
    2ebc:	ldr	pc, [ip, #20]!

00002ec0 <sd_journal_open_directory_fd@plt>:
    2ec0:	add	ip, pc, #0, 12
    2ec4:	add	ip, ip, #106496	; 0x1a000
    2ec8:	ldr	pc, [ip, #12]!

00002ecc <add_match_this_boot@plt>:
    2ecc:	add	ip, pc, #0, 12
    2ed0:	add	ip, ip, #106496	; 0x1a000
    2ed4:	ldr	pc, [ip, #4]!

00002ed8 <FSPRG_mskinbytes@plt>:
    2ed8:	add	ip, pc, #0, 12
    2edc:	add	ip, ip, #102400	; 0x19000
    2ee0:	ldr	pc, [ip, #4092]!	; 0xffc

00002ee4 <chase_symlinks@plt>:
    2ee4:	add	ip, pc, #0, 12
    2ee8:	add	ip, ip, #102400	; 0x19000
    2eec:	ldr	pc, [ip, #4084]!	; 0xff4

00002ef0 <pcre2_match_data_create_8@plt>:
    2ef0:	add	ip, pc, #0, 12
    2ef4:	add	ip, ip, #102400	; 0x19000
    2ef8:	ldr	pc, [ip, #4076]!	; 0xfec

00002efc <strv_extend@plt>:
    2efc:	add	ip, pc, #0, 12
    2f00:	add	ip, ip, #102400	; 0x19000
    2f04:	ldr	pc, [ip, #4068]!	; 0xfe4

00002f08 <on_tty@plt>:
    2f08:	add	ip, pc, #0, 12
    2f0c:	add	ip, ip, #102400	; 0x19000
    2f10:	ldr	pc, [ip, #4060]!	; 0xfdc

00002f14 <executable_is_script@plt>:
    2f14:	add	ip, pc, #0, 12
    2f18:	add	ip, ip, #102400	; 0x19000
    2f1c:	ldr	pc, [ip, #4052]!	; 0xfd4

00002f20 <geteuid@plt>:
    2f20:	add	ip, pc, #0, 12
    2f24:	add	ip, ip, #102400	; 0x19000
    2f28:	ldr	pc, [ip, #4044]!	; 0xfcc

00002f2c <strlen@plt>:
    2f2c:	add	ip, pc, #0, 12
    2f30:	add	ip, ip, #102400	; 0x19000
    2f34:	ldr	pc, [ip, #4036]!	; 0xfc4

00002f38 <__snprintf_chk@plt>:
    2f38:	add	ip, pc, #0, 12
    2f3c:	add	ip, ip, #102400	; 0x19000
    2f40:	ldr	pc, [ip, #4028]!	; 0xfbc

00002f44 <mkostemp_safe@plt>:
    2f44:	add	ip, pc, #0, 12
    2f48:	add	ip, ip, #102400	; 0x19000
    2f4c:	ldr	pc, [ip, #4020]!	; 0xfb4

00002f50 <sd_journal_get_realtime_usec@plt>:
    2f50:	add	ip, pc, #0, 12
    2f54:	add	ip, ip, #102400	; 0x19000
    2f58:	ldr	pc, [ip, #4012]!	; 0xfac

00002f5c <glob_extend@plt>:
    2f5c:	add	ip, pc, #0, 12
    2f60:	add	ip, ip, #102400	; 0x19000
    2f64:	ldr	pc, [ip, #4004]!	; 0xfa4

00002f68 <format_bytes_full@plt>:
    2f68:	add	ip, pc, #0, 12
    2f6c:	add	ip, ip, #102400	; 0x19000
    2f70:	ldr	pc, [ip, #3996]!	; 0xf9c

00002f74 <catalog_update@plt>:
    2f74:	add	ip, pc, #0, 12
    2f78:	add	ip, ip, #102400	; 0x19000
    2f7c:	ldr	pc, [ip, #3988]!	; 0xf94

00002f80 <varlink_set_relative_timeout@plt>:
    2f80:	add	ip, pc, #0, 12
    2f84:	add	ip, ip, #102400	; 0x19000
    2f88:	ldr	pc, [ip, #3980]!	; 0xf8c

00002f8c <rlimit_nofile_bump@plt>:
    2f8c:	add	ip, pc, #0, 12
    2f90:	add	ip, ip, #102400	; 0x19000
    2f94:	ldr	pc, [ip, #3972]!	; 0xf84

00002f98 <now@plt>:
    2f98:	add	ip, pc, #0, 12
    2f9c:	add	ip, ip, #102400	; 0x19000
    2fa0:	ldr	pc, [ip, #3964]!	; 0xf7c

00002fa4 <sd_journal_enumerate_unique@plt>:
    2fa4:	add	ip, pc, #0, 12
    2fa8:	add	ip, ip, #102400	; 0x19000
    2fac:	ldr	pc, [ip, #3956]!	; 0xf74

00002fb0 <fcntl64@plt>:
    2fb0:	add	ip, pc, #0, 12
    2fb4:	add	ip, ip, #102400	; 0x19000
    2fb8:	ldr	pc, [ip, #3948]!	; 0xf6c

00002fbc <strv_split_full@plt>:
    2fbc:	add	ip, pc, #0, 12
    2fc0:	add	ip, ip, #102400	; 0x19000
    2fc4:	ldr	pc, [ip, #3940]!	; 0xf64

00002fc8 <bus_error_message@plt>:
    2fc8:	add	ip, pc, #0, 12
    2fcc:	add	ip, ip, #102400	; 0x19000
    2fd0:	ldr	pc, [ip, #3932]!	; 0xf5c

00002fd4 <varlink_connect_address@plt>:
    2fd4:	add	ip, pc, #0, 12
    2fd8:	add	ip, ip, #102400	; 0x19000
    2fdc:	ldr	pc, [ip, #3924]!	; 0xf54

00002fe0 <sd_id128_get_machine@plt>:
    2fe0:	add	ip, pc, #0, 12
    2fe4:	add	ip, ip, #102400	; 0x19000
    2fe8:	ldr	pc, [ip, #3916]!	; 0xf4c

00002fec <strcmp@plt>:
    2fec:	add	ip, pc, #0, 12
    2ff0:	add	ip, ip, #102400	; 0x19000
    2ff4:	ldr	pc, [ip, #3908]!	; 0xf44

00002ff8 <log_parse_environment_realm@plt>:
    2ff8:	add	ip, pc, #0, 12
    2ffc:	add	ip, ip, #102400	; 0x19000
    3000:	ldr	pc, [ip, #3900]!	; 0xf3c

00003004 <sd_bus_call_method@plt>:
    3004:	add	ip, pc, #0, 12
    3008:	add	ip, ip, #102400	; 0x19000
    300c:	ldr	pc, [ip, #3892]!	; 0xf34

00003010 <__errno_location@plt>:
    3010:	add	ip, pc, #0, 12
    3014:	add	ip, ip, #102400	; 0x19000
    3018:	ldr	pc, [ip, #3884]!	; 0xf2c

0000301c <fputs_unlocked@plt>:
    301c:	add	ip, pc, #0, 12
    3020:	add	ip, ip, #102400	; 0x19000
    3024:	ldr	pc, [ip, #3876]!	; 0xf24

00003028 <memchr@plt>:
    3028:	add	ip, pc, #0, 12
    302c:	add	ip, ip, #102400	; 0x19000
    3030:	ldr	pc, [ip, #3868]!	; 0xf1c

00003034 <__lxstat64@plt>:
    3034:	add	ip, pc, #0, 12
    3038:	add	ip, ip, #102400	; 0x19000
    303c:	ldr	pc, [ip, #3860]!	; 0xf14

00003040 <parse_size@plt>:
    3040:	add	ip, pc, #0, 12
    3044:	add	ip, ip, #102400	; 0x19000
    3048:	ldr	pc, [ip, #3852]!	; 0xf0c

0000304c <fflush@plt>:
    304c:	add	ip, pc, #0, 12
    3050:	add	ip, ip, #102400	; 0x19000
    3054:	ldr	pc, [ip, #3844]!	; 0xf04

00003058 <memcmp@plt>:
    3058:	add	ip, pc, #0, 12
    305c:	add	ip, ip, #102400	; 0x19000
    3060:	ldr	pc, [ip, #3836]!	; 0xefc

00003064 <log_assert_failed_realm@plt>:
    3064:	add	ip, pc, #0, 12
    3068:	add	ip, ip, #102400	; 0x19000
    306c:	ldr	pc, [ip, #3828]!	; 0xef4

00003070 <FSPRG_stateinbytes@plt>:
    3070:	add	ip, pc, #0, 12
    3074:	add	ip, ip, #102400	; 0x19000
    3078:	ldr	pc, [ip, #3820]!	; 0xeec

0000307c <log_internal_realm@plt>:
    307c:	add	ip, pc, #0, 12
    3080:	add	ip, ip, #102400	; 0x19000
    3084:	ldr	pc, [ip, #3812]!	; 0xee4

00003088 <format_timespan@plt>:
    3088:	add	ip, pc, #0, 12
    308c:	add	ip, ip, #102400	; 0x19000
    3090:	ldr	pc, [ip, #3804]!	; 0xedc

00003094 <strv_free@plt>:
    3094:	add	ip, pc, #0, 12
    3098:	add	ip, ip, #102400	; 0x19000
    309c:	ldr	pc, [ip, #3796]!	; 0xed4

000030a0 <funlockfile@plt>:
    30a0:	add	ip, pc, #0, 12
    30a4:	add	ip, ip, #102400	; 0x19000
    30a8:	ldr	pc, [ip, #3788]!	; 0xecc

000030ac <pager_open@plt>:
    30ac:	add	ip, pc, #0, 12
    30b0:	add	ip, ip, #102400	; 0x19000
    30b4:	ldr	pc, [ip, #3780]!	; 0xec4

000030b8 <__libc_start_main@plt>:
    30b8:	add	ip, pc, #0, 12
    30bc:	add	ip, ip, #102400	; 0x19000
    30c0:	ldr	pc, [ip, #3772]!	; 0xebc

000030c4 <colors_enabled@plt>:
    30c4:	add	ip, pc, #0, 12
    30c8:	add	ip, ip, #102400	; 0x19000
    30cc:	ldr	pc, [ip, #3764]!	; 0xeb4

000030d0 <hostname_cleanup@plt>:
    30d0:	add	ip, pc, #0, 12
    30d4:	add	ip, ip, #102400	; 0x19000
    30d8:	ldr	pc, [ip, #3756]!	; 0xeac

000030dc <__gmon_start__@plt>:
    30dc:	add	ip, pc, #0, 12
    30e0:	add	ip, ip, #102400	; 0x19000
    30e4:	ldr	pc, [ip, #3748]!	; 0xea4

000030e8 <pcre2_get_error_message_8@plt>:
    30e8:	add	ip, pc, #0, 12
    30ec:	add	ip, ip, #102400	; 0x19000
    30f0:	ldr	pc, [ip, #3740]!	; 0xe9c

000030f4 <read_one_line_file@plt>:
    30f4:	add	ip, pc, #0, 12
    30f8:	add	ip, ip, #102400	; 0x19000
    30fc:	ldr	pc, [ip, #3732]!	; 0xe94

00003100 <__cxa_finalize@plt>:
    3100:	add	ip, pc, #0, 12
    3104:	add	ip, ip, #102400	; 0x19000
    3108:	ldr	pc, [ip, #3724]!	; 0xe8c

0000310c <sd_journal_has_persistent_files@plt>:
    310c:	add	ip, pc, #0, 12
    3110:	add	ip, ip, #102400	; 0x19000
    3114:	ldr	pc, [ip, #3716]!	; 0xe84

00003118 <loop_read_exact@plt>:
    3118:	add	ip, pc, #0, 12
    311c:	add	ip, ip, #102400	; 0x19000
    3120:	ldr	pc, [ip, #3708]!	; 0xe7c

00003124 <varlink_call@plt>:
    3124:	add	ip, pc, #0, 12
    3128:	add	ip, ip, #102400	; 0x19000
    312c:	ldr	pc, [ip, #3700]!	; 0xe74

00003130 <sd_journal_get_data@plt>:
    3130:	add	ip, pc, #0, 12
    3134:	add	ip, ip, #102400	; 0x19000
    3138:	ldr	pc, [ip, #3692]!	; 0xe6c

0000313c <sd_id128_to_string@plt>:
    313c:	add	ip, pc, #0, 12
    3140:	add	ip, ip, #102400	; 0x19000
    3144:	ldr	pc, [ip, #3684]!	; 0xe64

00003148 <journal_make_match_string@plt>:
    3148:	add	ip, pc, #0, 12
    314c:	add	ip, ip, #102400	; 0x19000
    3150:	ldr	pc, [ip, #3676]!	; 0xe5c

00003154 <internal_set_ensure_allocated@plt>:
    3154:	add	ip, pc, #0, 12
    3158:	add	ip, ip, #102400	; 0x19000
    315c:	ldr	pc, [ip, #3668]!	; 0xe54

00003160 <__printf_chk@plt>:
    3160:	add	ip, pc, #0, 12
    3164:	add	ip, ip, #102400	; 0x19000
    3168:	ldr	pc, [ip, #3660]!	; 0xe4c

0000316c <log_oom_internal@plt>:
    316c:	add	ip, pc, #0, 12
    3170:	add	ip, ip, #102400	; 0x19000
    3174:	ldr	pc, [ip, #3652]!	; 0xe44

Disassembly of section .text:

00003178 <.text>:
    3178:	svcmi	0x00f0e92d
    317c:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    3180:	strmi	r8, [r5], -r8, lsl #22
    3184:	stccs	8, cr15, [r8], #892	; 0x37c
    3188:			; <UNDEFINED> instruction: 0xf8df2006
    318c:	strcs	r3, [r0], #-3240	; 0xfffff358
    3190:			; <UNDEFINED> instruction: 0xf8df447a
    3194:			; <UNDEFINED> instruction: 0xf6ad1ca4
    3198:			; <UNDEFINED> instruction: 0xf8df2d44
    319c:	ldmpl	r3, {r5, r7, sl, fp, ip, sp, pc}^
    31a0:	ldmibeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}
    31a4:	beq	fe63f5e0 <log_oom_internal@plt+0xfe63c474>
    31a8:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    31ac:	bcc	f414e8 <log_oom_internal@plt+0xf3e37c>
    31b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    31b4:	andmi	pc, r0, r9, lsl #17
    31b8:	andmi	pc, r0, sl, asr #17
    31bc:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    31c0:	ldrbtmi	r2, [fp], #1
    31c4:	bl	ff6411c8 <log_oom_internal@plt+0xff63e05c>
    31c8:			; <UNDEFINED> instruction: 0xf7ff4620
    31cc:			; <UNDEFINED> instruction: 0xf7ffef16
    31d0:			; <UNDEFINED> instruction: 0xf44febc8
    31d4:			; <UNDEFINED> instruction: 0xf7ff2000
    31d8:			; <UNDEFINED> instruction: 0x4639eeda
    31dc:			; <UNDEFINED> instruction: 0xf0044628
    31e0:	mcrne	12, 0, pc, cr6, cr13, {2}	; <UNPREDICTABLE>
    31e4:	msrhi	(UNDEF: 122), r0
    31e8:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    31ec:			; <UNDEFINED> instruction: 0xf85b201c
    31f0:			; <UNDEFINED> instruction: 0xf7ff1003
    31f4:			; <UNDEFINED> instruction: 0xf7ffeb30
    31f8:			; <UNDEFINED> instruction: 0xf8dfeba2
    31fc:	ldrbtmi	r3, [fp], #-3144	; 0xfffff3b8
    3200:	blcs	45e274 <log_oom_internal@plt+0x45b108>
    3204:	ldrbthi	pc, [r2], r2, lsl #4	; <UNPREDICTABLE>
    3208:			; <UNDEFINED> instruction: 0xf013e8df
    320c:	andseq	r0, ip, #160, 2	; 0x28
    3210:	eoreq	r0, r2, #160, 2	; 0x28
    3214:	lsreq	r0, r0, #3
    3218:	ldrsbeq	r0, [sp, #29]
    321c:	ldrdeq	r0, [r0, sp]!
    3220:	eoreq	r0, r7, #268435457	; 0x10000001
    3224:	eorseq	r0, sp, #536870915	; 0x20000003
    3228:	lsreq	r0, r0, #3
    322c:	lsreq	r0, r0, #3
    3230:			; <UNDEFINED> instruction: 0xf8dd4620
    3234:			; <UNDEFINED> instruction: 0xf7ffb058
    3238:			; <UNDEFINED> instruction: 0xf8ddec8a
    323c:			; <UNDEFINED> instruction: 0xf8dd9050
    3240:	stmdacs	r2, {r2, r3, r4, r6, sp, pc}
    3244:	mvnhi	pc, r2, lsl #6
    3248:	strcs	r4, [r0], #-630	; 0xfffffd8a
    324c:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    3250:	ldmdavs	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    3254:	bl	16c1258 <log_oom_internal@plt+0x16be0ec>
    3258:			; <UNDEFINED> instruction: 0xf7ff4620
    325c:	blls	6bdfc4 <log_oom_internal@plt+0x6bae58>
    3260:			; <UNDEFINED> instruction: 0xf7ff6818
    3264:			; <UNDEFINED> instruction: 0x2e00eb54
    3268:	mvnshi	pc, r0, asr #5
    326c:			; <UNDEFINED> instruction: 0xf7ff2000
    3270:	stmdacs	r6, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    3274:	bichi	pc, r4, r2, lsl #6
    3278:	blmi	ff3415fc <log_oom_internal@plt+0xff33e490>
    327c:	cfstrsvs	mvf4, [r3], #-496	; 0xfffffe10
    3280:			; <UNDEFINED> instruction: 0xf0022b10
    3284:			; <UNDEFINED> instruction: 0xf894817f
    3288:	blcs	f360 <log_oom_internal@plt+0xc1f4>
    328c:	cmphi	r6, r2, asr #32	; <UNPREDICTABLE>
    3290:	mvnscc	pc, #79	; 0x4f
    3294:			; <UNDEFINED> instruction: 0xf8df9314
    3298:	ldrbtmi	r3, [fp], #-2996	; 0xfffff44c
    329c:			; <UNDEFINED> instruction: 0x4018e9d3
    32a0:			; <UNDEFINED> instruction: 0xf0022c00
    32a4:	mnfe	f0, #0.0
    32a8:	movwcs	r2, #2576	; 0xa10
    32ac:	stmdacs	r0, {r0, r1, r4, sp, lr}
    32b0:	rscshi	pc, r8, r2
    32b4:	bne	43eb1c <log_oom_internal@plt+0x43b9b0>
    32b8:	svc	0x001cf7ff
    32bc:	strmi	r1, [r6], -r3, lsl #25
    32c0:	movwcs	fp, #7960	; 0x1f18
    32c4:	ldrbvc	lr, [r0, #2579]	; 0xa13
    32c8:	rscshi	pc, sp, r2, asr #32
    32cc:	stcle	8, cr2, [r3, #-0]
    32d0:	bcc	43eb38 <log_oom_internal@plt+0x43b9cc>
    32d4:	ldmdavs	ip, {r0, r8, sl, sp}
    32d8:			; <UNDEFINED> instruction: 0xf0022c00
    32dc:			; <UNDEFINED> instruction: 0xf8da800a
    32e0:	strtmi	r0, [r1], -r0
    32e4:	bl	7c12e8 <log_oom_internal@plt+0x7be17c>
    32e8:	vmull.p8	<illegal reg q8.5>, d1, d6
    32ec:	mrc	7, 0, r8, cr8, cr5, {7}
    32f0:	ldmdavs	r8, {r4, r9, fp, ip, sp}
    32f4:	bl	2c12f8 <log_oom_internal@plt+0x2be18c>
    32f8:	blne	154167c <log_oom_internal@plt+0x153e510>
    32fc:	ldrbtmi	r1, [r9], #-3178	; 0xfffff396
    3300:			; <UNDEFINED> instruction: 0xf89117d3
    3304:	stmdbcs	r0, {r1, r2, r3, r4, r5, r7, ip}
    3308:	ldrbhi	pc, [pc, r1, asr #32]	; <UNPREDICTABLE>
    330c:	ldrdeq	pc, [r0], -sl
    3310:	stcl	7, cr15, [lr], #1020	; 0x3fc
    3314:	cfmadd32cs	mvax0, mvfx4, mvfx1, mvfx6
    3318:	strcs	fp, [r0, -ip, asr #31]
    331c:	streq	pc, [r1, -r5]
    3320:			; <UNDEFINED> instruction: 0xf8dfb14f
    3324:	ldrbtmi	r3, [fp], #-2864	; 0xfffff4d0
    3328:	mlasvc	r4, r3, r8, pc	; <UNPREDICTABLE>
    332c:			; <UNDEFINED> instruction: 0xf8dfb91f
    3330:	ldrbtmi	r3, [fp], #-2856	; 0xfffff4d8
    3334:	mcrcs	0, 0, r6, cr0, cr15, {4}
    3338:	ldrhi	pc, [r3, r1, asr #5]!
    333c:	blcc	7416c0 <log_oom_internal@plt+0x73e554>
    3340:	strcs	fp, [r1, -r8, lsl #30]
    3344:			; <UNDEFINED> instruction: 0xf893447b
    3348:	bcs	b420 <log_oom_internal@plt+0x82b4>
    334c:	cmphi	lr, #1	; <UNPREDICTABLE>
    3350:	blcc	3416d4 <log_oom_internal@plt+0x33e568>
    3354:			; <UNDEFINED> instruction: 0xf893447b
    3358:	bllt	148b400 <log_oom_internal@plt+0x1488294>
    335c:	blcs	1416e0 <log_oom_internal@plt+0x13e574>
    3360:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    3364:			; <UNDEFINED> instruction: 0xf893b912
    3368:	tstlt	r3, #52	; 0x34
    336c:	bne	43ebd4 <log_oom_internal@plt+0x43ba68>
    3370:			; <UNDEFINED> instruction: 0xf8da4642
    3374:			; <UNDEFINED> instruction: 0xf7ff0000
    3378:	vmlane.f32	s28, s13, s12
    337c:	strthi	pc, [ip], -r1, asr #5
    3380:	mrc	0, 0, sp, cr8, cr7, {0}
    3384:			; <UNDEFINED> instruction: 0xf8df2a10
    3388:	ldrbtmi	r3, [fp], #-2784	; 0xfffff520
    338c:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
    3390:	ldrdeq	lr, [r0, -r2]
    3394:	blcs	14ba4 <log_oom_internal@plt+0x11a38>
    3398:	strhi	pc, [sl], -r1
    339c:	ldmdals	r8, {r0, r1, r3, r9, sl, lr}
    33a0:			; <UNDEFINED> instruction: 0xf86cf003
    33a4:	bne	ff141728 <log_oom_internal@plt+0xff13e5bc>
    33a8:			; <UNDEFINED> instruction: 0x46024479
    33ac:			; <UNDEFINED> instruction: 0xf7ff2001
    33b0:			; <UNDEFINED> instruction: 0xf8cdeed8
    33b4:	strcs	r9, [r0], #-116	; 0xffffff8c
    33b8:	bls	43ec20 <log_oom_internal@plt+0x43bab4>
    33bc:	bcc	fec41740 <log_oom_internal@plt+0xfec3e5d4>
    33c0:	bcs	fec41744 <log_oom_internal@plt+0xfec3e5d8>
    33c4:	ldrls	r4, [r9], #-1147	; 0xfffffb85
    33c8:	msrvc	CPSR_sxc, #12582912	; 0xc00000
    33cc:			; <UNDEFINED> instruction: 0xf8df931c
    33d0:	ldrbtmi	r3, [sl], #-2728	; 0xfffff558
    33d4:	andcc	r9, r3, #369098752	; 0x16000000
    33d8:	ldrbtmi	r9, [fp], #-3096	; 0xfffff3e8
    33dc:	mcr	3, 0, r9, cr8, cr11, {0}
    33e0:			; <UNDEFINED> instruction: 0xf8df2a90
    33e4:	andcs	r3, r1, #152, 20	; 0x98000
    33e8:	ldrbtmi	r9, [fp], #-535	; 0xfffffde9
    33ec:	blls	6e805c <log_oom_internal@plt+0x6e4ef0>
    33f0:	ldmvs	fp, {r1, r2, r4, r9, fp, ip, pc}
    33f4:	vqsub.s8	d20, d17, d3
    33f8:	stclge	6, cr8, [r4, #-48]!	; 0xffffffd0
    33fc:	stmib	r5, {r8, r9, sp}^
    3400:	svccs	0x00003300
    3404:	strhi	pc, [sl, #-1]!
    3408:	bcc	1d4178c <log_oom_internal@plt+0x1d3e620>
    340c:	ldrdeq	pc, [r0], -sl
    3410:			; <UNDEFINED> instruction: 0xf893447b
    3414:	blcs	f714 <log_oom_internal@plt+0xc5a8>
    3418:	bicshi	pc, fp, #65	; 0x41
    341c:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    3420:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    3424:			; <UNDEFINED> instruction: 0x83baf2c1
    3428:	ldrhi	pc, [r8, #-65]	; 0xffffffbf
    342c:			; <UNDEFINED> instruction: 0xf8939b1a
    3430:	blcs	f508 <log_oom_internal@plt+0xc39c>
    3434:	orrhi	pc, r4, #1
    3438:	bcc	12417bc <log_oom_internal@plt+0x123e650>
    343c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3440:			; <UNDEFINED> instruction: 0xf7ff6818
    3444:	blls	53ec5c <log_oom_internal@plt+0x53baf0>
    3448:	ldrdpl	pc, [r0], -sl
    344c:	eorvs	r2, r3, r0
    3450:	rsbsls	r2, pc, r1, lsl #6
    3454:	adchi	r9, r3, r1, lsl #1
    3458:	stccs	0, cr6, [r0, #-652]	; 0xfffffd74
    345c:	msrhi	SPSR_, #1
    3460:	svceq	0x00db9b14
    3464:			; <UNDEFINED> instruction: 0xf0419317
    3468:			; <UNDEFINED> instruction: 0x46418319
    346c:			; <UNDEFINED> instruction: 0xf7ff4628
    3470:	mcrne	12, 0, lr, cr6, cr0, {0}
    3474:	movwhi	pc, #37569	; 0x92c1	; <UNPREDICTABLE>
    3478:	movwcs	lr, #2520	; 0x9d8
    347c:	svclt	0x00081c59
    3480:	svccc	0x00fff1b2
    3484:	msrhi	CPSR_fsc, #1
    3488:			; <UNDEFINED> instruction: 0xf7ff4648
    348c:	strmi	lr, [r2], -r0, lsl #22
    3490:	mrscs	r2, LR_svc
    3494:			; <UNDEFINED> instruction: 0xf7ff4620
    3498:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    349c:	rschi	pc, r5, #268435468	; 0x1000000c
    34a0:			; <UNDEFINED> instruction: 0xf01689e6
    34a4:			; <UNDEFINED> instruction: 0xf0010618
    34a8:	ldrdcs	r8, [r0], -r1
    34ac:	bl	13c14b0 <log_oom_internal@plt+0x13be344>
    34b0:	vsub.i8	d2, d1, d6
    34b4:	lfmls	f0, 1, [r6], {176}	; 0xb0
    34b8:	ldrbteq	pc, [ip], -pc, rrx	; <UNPREDICTABLE>
    34bc:	stmibpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    34c0:	stc	7, cr15, [r4], #1020	; 0x3fc
    34c4:	cfstrsvs	mvf4, [r8, #500]!	; 0x1f4
    34c8:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    34cc:	ldrmi	r2, [r1], -r0, lsl #4
    34d0:	ldrdeq	pc, [ip], r5
    34d4:	stc	7, cr15, [r6], {255}	; 0xff
    34d8:	ldrsbteq	pc, [r4], r5	; <UNPREDICTABLE>
    34dc:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    34e0:			; <UNDEFINED> instruction: 0xf7ff6a68
    34e4:	bvs	ffa3ec4c <log_oom_internal@plt+0xffa3bae0>
    34e8:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    34ec:	ldrdeq	pc, [r0], #133	; 0x85
    34f0:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    34f4:			; <UNDEFINED> instruction: 0xf7ff6de8
    34f8:			; <UNDEFINED> instruction: 0xf8d5ea0a
    34fc:			; <UNDEFINED> instruction: 0xf7ff0088
    3500:			; <UNDEFINED> instruction: 0xf8d5ea06
    3504:	teqlt	r0, r4, asr #1
    3508:	bl	cc150c <log_oom_internal@plt+0xcbe3a0>
    350c:	movweq	lr, #27220	; 0x6a54
    3510:			; <UNDEFINED> instruction: 0xf06fbf08
    3514:	svceq	0x00f60601
    3518:	ldrdeq	pc, [r0], -sl
    351c:			; <UNDEFINED> instruction: 0xf7ffb108
    3520:			; <UNDEFINED> instruction: 0xf8dfea9e
    3524:			; <UNDEFINED> instruction: 0xf8df2968
    3528:	ldrbtmi	r3, [sl], #-2316	; 0xfffff6f4
    352c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3530:	bcc	f418ac <log_oom_internal@plt+0xf3e740>
    3534:			; <UNDEFINED> instruction: 0xf04f405a
    3538:			; <UNDEFINED> instruction: 0xf0400300
    353c:	ldrtmi	r8, [r0], -r9, ror #14
    3540:	stclcs	6, cr15, [r4, #-52]	; 0xffffffcc
    3544:	blhi	23e840 <log_oom_internal@plt+0x23b6d4>
    3548:	svchi	0x00f0e8bd
    354c:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3550:	cfldrsvs	mvf4, [r9, #-492]	; 0xfffffe14
    3554:			; <UNDEFINED> instruction: 0xf0002900
    3558:	ldcvs	0, cr8, [sl], {161}	; 0xa1
    355c:			; <UNDEFINED> instruction: 0xf7ff4650
    3560:	strmi	lr, [r6], -sl, asr #22
    3564:	vmull.p8	q9, d0, d0
    3568:			; <UNDEFINED> instruction: 0xf8df838a
    356c:			; <UNDEFINED> instruction: 0xf8da3928
    3570:	ldrbtmi	r0, [fp], #-0
    3574:			; <UNDEFINED> instruction: 0xf8936c9a
    3578:	bcs	207620 <log_oom_internal@plt+0x2044b4>
    357c:	bvs	ff6b31e0 <log_oom_internal@plt+0xff6b0074>
    3580:	blx	fec8bd88 <log_oom_internal@plt+0xfec88c1c>
    3584:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    3588:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    358c:	blle	188adac <log_oom_internal@plt+0x1887c40>
    3590:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3594:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    3598:	vpadd.i8	d2, d0, d1
    359c:	ldm	pc, {r1, r2, r4, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    35a0:	adcseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    35a4:	movweq	r0, #172	; 0xac
    35a8:	addeq	r0, r8, #172	; 0xac
    35ac:	adceq	r0, ip, fp, ror #4
    35b0:	adceq	r0, ip, ip, lsr #1
    35b4:	ldrdeq	r0, [ip], r3	; <UNPREDICTABLE>
    35b8:	adceq	r0, ip, r4, asr r3
    35bc:	cmneq	ip, ip, lsr #1
    35c0:	adcseq	r0, pc, r1, ror r1	; <UNPREDICTABLE>
    35c4:			; <UNDEFINED> instruction: 0xf8df0307
    35c8:			; <UNDEFINED> instruction: 0xf04f68d4
    35cc:			; <UNDEFINED> instruction: 0xf8df32ff
    35d0:	ldrbtmi	r1, [lr], #-2256	; 0xfffff730
    35d4:	cfldrdvs	mvd4, [r0, #484]!	; 0x1e4
    35d8:	b	2c15dc <log_oom_internal@plt+0x2be470>
    35dc:	stmdacs	r0, {r2, r9, sl, lr}
    35e0:			; <UNDEFINED> instruction: 0x83a4f000
    35e4:	bcs	21e6b4 <log_oom_internal@plt+0x21b548>
    35e8:	bcc	1b7780 <log_oom_internal@plt+0x1b4614>
    35ec:	subsmi	r6, r6, #48, 22	; 0xc000
    35f0:			; <UNDEFINED> instruction: 0xf7ff4156
    35f4:			; <UNDEFINED> instruction: 0xf8dfed5c
    35f8:			; <UNDEFINED> instruction: 0xf85b38ac
    35fc:	ldmdavs	fp, {r0, r1, ip, sp}
    3600:	vsubl.s8	q2, d16, d27
    3604:			; <UNDEFINED> instruction: 0xf8df8332
    3608:			; <UNDEFINED> instruction: 0x4632087c
    360c:	orreq	lr, r3, #7168	; 0x1c00
    3610:			; <UNDEFINED> instruction: 0xf85b4621
    3614:	stmdavs	r0, {}	; <UNPREDICTABLE>
    3618:	bl	5c161c <log_oom_internal@plt+0x5be4b0>
    361c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    3620:	movthi	pc, #58048	; 0xe2c0	; <UNPREDICTABLE>
    3624:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    3628:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    362c:			; <UNDEFINED> instruction: 0xf8dfe746
    3630:	strcs	r1, [r0], #-2168	; 0xfffff788
    3634:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3638:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    363c:			; <UNDEFINED> instruction: 0xff2af002
    3640:	ldr	r4, [fp, -r6, lsl #12]!
    3644:	strcs	r2, [r0], #-2
    3648:	b	fe34164c <log_oom_internal@plt+0xfe33e4e0>
    364c:	ldr	r4, [r5, -r6, lsl #12]!
    3650:			; <UNDEFINED> instruction: 0xf842f003
    3654:	strcs	r4, [r0], #-1542	; 0xfffff9fa
    3658:			; <UNDEFINED> instruction: 0xf8dfe730
    365c:	strcs	r1, [r0], #-2132	; 0xfffff7ac
    3660:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3664:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3668:			; <UNDEFINED> instruction: 0xff14f002
    366c:	str	r4, [r5, -r6, lsl #12]!
    3670:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3674:			; <UNDEFINED> instruction: 0xf8df2400
    3678:	ldrbtmi	r0, [r9], #-2116	; 0xfffff7bc
    367c:			; <UNDEFINED> instruction: 0xf0024478
    3680:	strmi	pc, [r6], -r9, lsl #30
    3684:			; <UNDEFINED> instruction: 0xf8dfe71a
    3688:	strcs	r1, [r0], #-2104	; 0xfffff7c8
    368c:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3690:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3694:	cdp2	0, 15, cr15, cr14, cr2, {0}
    3698:	str	r4, [pc, -r6, lsl #12]
    369c:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, sp, lr}
    36a0:	tsthi	lr, #0	; <UNPREDICTABLE>
    36a4:			; <UNDEFINED> instruction: 0x46506c9a
    36a8:	andseq	pc, r0, #66	; 0x42
    36ac:	b	fe8c16b0 <log_oom_internal@plt+0xfe8be544>
    36b0:	ldrb	r4, [r7, -r6, lsl #12]
    36b4:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    36b8:			; <UNDEFINED> instruction: 0xf85b6df1
    36bc:			; <UNDEFINED> instruction: 0xf7ff2003
    36c0:	mcrne	12, 0, lr, cr6, cr10, {2}
    36c4:	andcs	sp, r0, lr, lsr #21
    36c8:	b	10416cc <log_oom_internal@plt+0x103e560>
    36cc:	stcle	8, cr2, [r9, #8]!
    36d0:	ubfxpl	pc, pc, #17, #25
    36d4:	msreq	SPSR_fc, #64, 12	; 0x4000000
    36d8:	ubfxcs	pc, pc, #17, #21
    36dc:			; <UNDEFINED> instruction: 0xf8df4631
    36e0:	ldrbtmi	r0, [sp], #-2036	; 0xfffff80c
    36e4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    36e8:	sbcvc	pc, sl, #8388608	; 0x800000
    36ec:	strcs	lr, [r0, #-2509]	; 0xfffff633
    36f0:	andcs	r1, r3, r2, asr #25
    36f4:	stcl	7, cr15, [r2], {255}	; 0xff
    36f8:			; <UNDEFINED> instruction: 0xf8dfe794
    36fc:			; <UNDEFINED> instruction: 0xf64047dc
    3700:			; <UNDEFINED> instruction: 0xf8df03ec
    3704:	ldrdcs	r2, [r0], -r8
    3708:			; <UNDEFINED> instruction: 0x17d4f8df
    370c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3710:	sbcvc	pc, lr, #8388608	; 0x800000
    3714:	andls	r4, r0, #2030043136	; 0x79000000
    3718:	andcc	r4, r3, #35651584	; 0x2200000
    371c:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3720:			; <UNDEFINED> instruction: 0x37c0f8df
    3724:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3728:			; <UNDEFINED> instruction: 0xf8dab133
    372c:			; <UNDEFINED> instruction: 0xf7ff0000
    3730:	stmdacs	r0, {r2, r4, r6, r7, fp, sp, lr, pc}
    3734:	ldrbthi	pc, [sp], #768	; 0x300	; <UNPREDICTABLE>
    3738:	sbfxpl	pc, pc, #17, #13
    373c:			; <UNDEFINED> instruction: 0xf8daab7e
    3740:	ldrbtmi	r4, [sp], #-0
    3744:			; <UNDEFINED> instruction: 0xf5059318
    3748:	bgt	1e0178 <log_oom_internal@plt+0x1dd00c>
    374c:	vcgt.s8	d12, d13, d3
    3750:	andshi	r2, sl, r2
    3754:	eorcs	r2, r0, #0, 2
    3758:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    375c:			; <UNDEFINED> instruction: 0xf0002c00
    3760:			; <UNDEFINED> instruction: 0xf8df8618
    3764:	ldrbtmi	r1, [r9], #-1928	; 0xfffff878
    3768:	umaalcc	pc, r5, r1, r8	; <UNPREDICTABLE>
    376c:	eorsle	r2, sp, r0, lsl #22
    3770:	stmdblt	sp!, {r0, r2, r3, r8, fp, sp, lr}^
    3774:	stmdavs	fp, {r3, r6, fp, sp, lr}
    3778:	stmvs	r8, {r1, r2, r4, ip, pc}
    377c:	movwmi	r4, #26142	; 0x661e
    3780:	ldrtmi	r6, [r2], -r8, asr #17
    3784:	movwmi	r9, #28182	; 0x6e16
    3788:	tstmi	r3, #53477376	; 0x3300000
    378c:	strbhi	pc, [r2, #-0]!	; <UNPREDICTABLE>
    3790:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    3794:	stmiavc	r8!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    3798:	blgt	3d498c <log_oom_internal@plt+0x3d1820>
    379c:	andeq	lr, pc, r8, lsl #17
    37a0:	strbmi	r4, [r2], -fp, lsr #12
    37a4:	strtmi	r2, [r0], -r0, lsl #2
    37a8:			; <UNDEFINED> instruction: 0xff06f003
    37ac:	strmi	r2, [r6], -r1, lsl #16
    37b0:	ldrbhi	pc, [r4], r0, lsl #6	; <UNPREDICTABLE>
    37b4:	strbthi	pc, [r2], #64	; 0x40	; <UNPREDICTABLE>
    37b8:	movwcs	pc, #4621	; 0x120d	; <UNPREDICTABLE>
    37bc:	ldm	r8, {r8, r9, ip, pc}
    37c0:			; <UNDEFINED> instruction: 0xf7ff000f
    37c4:	eorcs	lr, r9, #188, 24	; 0xbc00
    37c8:			; <UNDEFINED> instruction: 0x46209918
    37cc:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37d0:	vmull.p8	<illegal reg q8.5>, d0, d6
    37d4:			; <UNDEFINED> instruction: 0x46208591
    37d8:	bl	12417dc <log_oom_internal@plt+0x123e670>
    37dc:	vmull.p8	<illegal reg q8.5>, d0, d6
    37e0:			; <UNDEFINED> instruction: 0xf8da86e7
    37e4:	stccs	0, cr4, [r0], {-0}
    37e8:	ldrbhi	pc, [r4, -r0]	; <UNPREDICTABLE>
    37ec:			; <UNDEFINED> instruction: 0x3704f8df
    37f0:			; <UNDEFINED> instruction: 0xf893447b
    37f4:	cmnlt	fp, r6, asr #32
    37f8:	usatne	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    37fc:			; <UNDEFINED> instruction: 0x46202211
    3800:			; <UNDEFINED> instruction: 0xf7ff4479
    3804:	mcrne	8, 0, lr, cr6, cr0, {3}
    3808:	ldrbhi	pc, [r2, #704]	; 0x2c0	; <UNPREDICTABLE>
    380c:			; <UNDEFINED> instruction: 0xf7ff4620
    3810:	vmlane.f64	d14, d6, d30
    3814:	strbhi	pc, [r7, -r0, asr #5]!	; <UNPREDICTABLE>
    3818:	ldrdeq	pc, [r0], -sl
    381c:	ldc2	0, cr15, [ip, #-12]!
    3820:	vmull.p8	<illegal reg q8.5>, d0, d6
    3824:			; <UNDEFINED> instruction: 0xf8da8598
    3828:	stccs	0, cr5, [r0, #-0]
    382c:	strbhi	pc, [r5, -r0]	; <UNPREDICTABLE>
    3830:			; <UNDEFINED> instruction: 0x36c8f8df
    3834:			; <UNDEFINED> instruction: 0x66c8f8df
    3838:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    383c:	ldrsbtmi	pc, [r4], r3	; <UNPREDICTABLE>
    3840:			; <UNDEFINED> instruction: 0xf0002c00
    3844:			; <UNDEFINED> instruction: 0xf85485ff
    3848:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    384c:	ldrbhi	pc, [sl, #0]!	; <UNPREDICTABLE>
    3850:	ldrtmi	r2, [r0], -r0, lsl #4
    3854:	bl	5c1858 <log_oom_internal@plt+0x5be6ec>
    3858:	stmdacs	r0, {r7, r9, sl, lr}
    385c:	strbhi	pc, [r0, -r0]	; <UNPREDICTABLE>
    3860:	andcs	r4, r0, #1048576	; 0x100000
    3864:			; <UNDEFINED> instruction: 0xf7ff4628
    3868:	stmdacs	r0, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    386c:	ldrthi	pc, [r6], r0, asr #5	; <UNPREDICTABLE>
    3870:			; <UNDEFINED> instruction: 0xf7ff4628
    3874:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
    3878:	ldrthi	pc, [r0], r0, asr #5	; <UNPREDICTABLE>
    387c:			; <UNDEFINED> instruction: 0xf7ff4640
    3880:	ldrb	lr, [sp, r6, asr #16]
    3884:			; <UNDEFINED> instruction: 0x167cf8df
    3888:			; <UNDEFINED> instruction: 0x067cf8df
    388c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3890:	cdp2	0, 0, cr15, cr0, cr2, {0}
    3894:			; <UNDEFINED> instruction: 0xf6ff1e06
    3898:			; <UNDEFINED> instruction: 0xf8dfaede
    389c:	stmdbge	sl, {r4, r5, r6, r9, sl, pc}^
    38a0:			; <UNDEFINED> instruction: 0x566cf8df
    38a4:	andeq	pc, r1, #111	; 0x6f
    38a8:			; <UNDEFINED> instruction: 0x4668f8df
    38ac:			; <UNDEFINED> instruction: 0xf8df44f8
    38b0:	ldrbtmi	r9, [sp], #-1640	; 0xfffff998
    38b4:	ldrbtmi	r6, [ip], #-10
    38b8:	sbcvc	pc, sl, #8, 10	; 0x2000000
    38bc:	stmiaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    38c0:	ldrbtmi	r4, [r9], #1675	; 0x68b
    38c4:	andsls	r2, r6, #0, 6
    38c8:			; <UNDEFINED> instruction: 0xf8cd934b
    38cc:	smlsdcs	r0, r0, r0, r9
    38d0:	ldrdeq	pc, [r0], -sl
    38d4:	strbmi	r2, [r2], -r0, lsl #6
    38d8:			; <UNDEFINED> instruction: 0xf8d04659
    38dc:			; <UNDEFINED> instruction: 0xf7ff00e4
    38e0:	stmdacs	r0, {r2, r4, r7, fp, sp, lr, pc}
    38e4:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
    38e8:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
    38ec:			; <UNDEFINED> instruction: 0xf0839704
    38f0:	movwls	r0, #21249	; 0x5301
    38f4:			; <UNDEFINED> instruction: 0x2320e9d5
    38f8:	ldrdne	pc, [r0], -r8
    38fc:	movwcs	lr, #10701	; 0x29cd
    3900:	tstcs	lr, #3489792	; 0x354000
    3904:	movwcs	lr, #2509	; 0x9cd
    3908:	tstcs	ip, #3489792	; 0x354000
    390c:			; <UNDEFINED> instruction: 0xf7ff6808
    3910:	stmdacs	r0, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    3914:	pkhtbmi	sp, r1, ip, asr #21
    3918:			; <UNDEFINED> instruction: 0xf7ff2000
    391c:	stmdacs	r2, {r3, r4, r8, fp, sp, lr, pc}
    3920:	strbmi	sp, [lr], -r1, lsl #24
    3924:			; <UNDEFINED> instruction: 0xf8d8e7d3
    3928:	stclne	0, cr6, [r2]
    392c:			; <UNDEFINED> instruction: 0xf6409f14
    3930:			; <UNDEFINED> instruction: 0x46491319
    3934:	ldmdavs	r6!, {r0, r1, sp}
    3938:	svcls	0x00169701
    393c:	strbmi	r9, [lr], -r2, lsl #12
    3940:			; <UNDEFINED> instruction: 0xf7ff9700
    3944:	bfi	lr, ip, (invalid: 23:2)
    3948:	ldrdeq	pc, [r0], -sl
    394c:			; <UNDEFINED> instruction: 0xf0002800
    3950:	blge	12a4ccc <log_oom_internal@plt+0x12a1b60>
    3954:	mcr	6, 0, r4, cr8, cr9, {0}
    3958:	movwcs	r3, #2576	; 0xa10
    395c:			; <UNDEFINED> instruction: 0xf003461a
    3960:	cdpne	14, 0, cr15, cr6, cr11, {1}
    3964:	bicshi	pc, sl, #192, 4
    3968:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
    396c:	strcc	pc, [ip, #2271]!	; 0x8df
    3970:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3974:	blvs	614b68 <log_oom_internal@plt+0x6119fc>
    3978:	bl	fe64197c <log_oom_internal@plt+0xfe63e810>
    397c:	bicmi	pc, sp, ip, asr #12
    3980:			; <UNDEFINED> instruction: 0xf6cc1e72
    3984:	blx	fe8940be <log_oom_internal@plt+0xfe890f52>
    3988:			; <UNDEFINED> instruction: 0xf1092301
    398c:	ldmeq	sl, {r0, r8, fp}^
    3990:	mrc	1, 0, sp, cr8, cr9, {7}
    3994:			; <UNDEFINED> instruction: 0xf1c63a10
    3998:			; <UNDEFINED> instruction: 0xf50d0801
    399c:			; <UNDEFINED> instruction: 0xf8cd7be8
    39a0:	ldrbmi	sl, [sl], r8, lsl #1
    39a4:	blge	1f9da24 <log_oom_internal@plt+0x1f9a8b8>
    39a8:	bcc	fe43f1d0 <log_oom_internal@plt+0xfe43c064>
    39ac:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    39b0:	mcr	4, 0, r4, cr9, cr11, {3}
    39b4:	vmovcs	s0, r3
    39b8:			; <UNDEFINED> instruction: 0x83a7f000
    39bc:	mulgt	fp, r6, r8
    39c0:	ldmdavc	r1!, {r4, r6, r9, sl, lr}
    39c4:			; <UNDEFINED> instruction: 0xf8cd7873
    39c8:			; <UNDEFINED> instruction: 0xf896c074
    39cc:	ldmvc	r2!, {r2, r3, lr, pc}
    39d0:			; <UNDEFINED> instruction: 0x91217934
    39d4:	rsbsgt	pc, r8, sp, asr #17
    39d8:			; <UNDEFINED> instruction: 0xf89678f1
    39dc:	tstls	r6, #14
    39e0:	ldmdbvc	r3!, {r2, r4, r9, ip, pc}^
    39e4:			; <UNDEFINED> instruction: 0x911779b2
    39e8:	ldmibvc	r1!, {r3, r4, sl, ip, pc}^
    39ec:			; <UNDEFINED> instruction: 0xf8cd7a34
    39f0:			; <UNDEFINED> instruction: 0xf896c07c
    39f4:	tstls	r9, #15
    39f8:	ldmib	r6, {r1, r3, r4, r9, ip, pc}^
    39fc:	bvc	1d4c614 <log_oom_internal@plt+0x1d494a8>
    3a00:			; <UNDEFINED> instruction: 0xf8967ab7
    3a04:	tstls	fp, sp
    3a08:	addgt	pc, r0, sp, asr #17
    3a0c:			; <UNDEFINED> instruction: 0xf002941c
    3a10:	ldmib	r6, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    3a14:	strmi	r2, [r4], -r6, lsl #6
    3a18:	beq	fe43f280 <log_oom_internal@plt+0xfe43c114>
    3a1c:	stc2	0, cr15, [lr, #-8]!
    3a20:	cfldr32ls	mvfx9, [fp, #-36]	; 0xffffffdc
    3a24:	strls	r4, [sl, -r3, asr #12]
    3a28:	svcls	0x001c464a
    3a2c:	cfldr32ls	mvfx9, [r9, #-28]	; 0xffffffe4
    3a30:	svcls	0x001a9708
    3a34:	cfldr32ls	mvfx9, [r7, #-20]	; 0xffffffec
    3a38:	svcls	0x00189706
    3a3c:	cfldr32ls	mvfx9, [r6, #-12]
    3a40:	strls	r9, [r4, -r1, lsr #18]
    3a44:	svcls	0x00149501
    3a48:	ldrls	r9, [r0], #-3360	; 0xfffff2e0
    3a4c:	tstls	r0, pc, lsl ip
    3a50:	bne	43f2bc <log_oom_internal@plt+0x43c150>
    3a54:	eorslt	pc, r4, sp, asr #17
    3a58:	strls	r9, [pc, #-1794]	; 335e <log_oom_internal@plt+0x1f2>
    3a5c:	strmi	r9, [r4], lr, lsl #8
    3a60:			; <UNDEFINED> instruction: 0xf8cd981e
    3a64:	andls	ip, ip, r4, asr #32
    3a68:	andls	r9, fp, sp, lsl r8
    3a6c:	strmi	r2, [r0], #1
    3a70:	bl	1dc1a74 <log_oom_internal@plt+0x1dbe908>
    3a74:			; <UNDEFINED> instruction: 0xe79e6a36
    3a78:			; <UNDEFINED> instruction: 0xf8daac4a
    3a7c:	andcs	r0, r0, #0
    3a80:	strtmi	r2, [r1], -r0, lsl #6
    3a84:	movtcs	lr, #43469	; 0xa9cd
    3a88:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a8c:			; <UNDEFINED> instruction: 0xf6ff1e06
    3a90:	ldmib	r4, {r1, r5, r6, r7, r8, sl, fp, sp, pc}^
    3a94:	ldmdage	lr!, {r8, r9, sp}^
    3a98:	tstls	r0, r7, lsl #2
    3a9c:			; <UNDEFINED> instruction: 0xf7ff2110
    3aa0:			; <UNDEFINED> instruction: 0xf8dfea64
    3aa4:	ldrbtmi	r1, [r9], #-1152	; 0xfffffb80
    3aa8:	andcs	r4, r1, r2, lsl #12
    3aac:	bl	1641ab0 <log_oom_internal@plt+0x163e944>
    3ab0:			; <UNDEFINED> instruction: 0xf8dae5d1
    3ab4:			; <UNDEFINED> instruction: 0xf1b99000
    3ab8:			; <UNDEFINED> instruction: 0xf0000f00
    3abc:	blge	12a4ba8 <log_oom_internal@plt+0x12a1a3c>
    3ac0:	strcs	r2, [r0], -r1
    3ac4:			; <UNDEFINED> instruction: 0xf7fe461c
    3ac8:			; <UNDEFINED> instruction: 0xf8dfef58
    3acc:			; <UNDEFINED> instruction: 0x4620345c
    3ad0:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3ad4:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    3ad8:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3adc:			; <UNDEFINED> instruction: 0xf5031600
    3ae0:	stcge	3, cr7, [fp], #-856	; 0xfffffca8
    3ae4:	ldrbtmi	r9, [sl], #-793	; 0xfffffce7
    3ae8:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3aec:	andcc	r4, r3, #137363456	; 0x8300000
    3af0:	ldrbtmi	r9, [fp], #-536	; 0xfffffde8
    3af4:	bcc	5be230 <log_oom_internal@plt+0x5bb0c4>
    3af8:			; <UNDEFINED> instruction: 0x0010f8d9
    3afc:	strtmi	r2, [r2], -r0, lsl #6
    3b00:			; <UNDEFINED> instruction: 0xf7fe4659
    3b04:	stmdacs	r0, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    3b08:	rsbshi	pc, r9, #0
    3b0c:			; <UNDEFINED> instruction: 0xf10d9b16
    3b10:	vstmdbge	lr!, {s0-s175}
    3b14:	andcs	sl, r0, #48, 30	; 0xc0
    3b18:	ldrdne	pc, [r8], r3
    3b1c:	stmib	sl, {r8, r9, sp}^
    3b20:	stmib	r5, {r8, r9, sp}^
    3b24:	stmib	r7, {r8, r9, sp}^
    3b28:	stmdbcs	r0, {r8, r9, sp}
    3b2c:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    3b30:	strne	pc, [r0], #-2271	; 0xfffff721
    3b34:	strls	r2, [r0, -r1, lsl #4]
    3b38:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    3b3c:	ldrbmi	r9, [r2], -r1, lsl #4
    3b40:			; <UNDEFINED> instruction: 0xf8d16820
    3b44:			; <UNDEFINED> instruction: 0xf7ff1088
    3b48:			; <UNDEFINED> instruction: 0xf110e912
    3b4c:	pkhbtmi	r0, r0, r6, lsl #30
    3b50:	subshi	pc, r9, #0
    3b54:			; <UNDEFINED> instruction: 0xf7fe2000
    3b58:			; <UNDEFINED> instruction: 0xf1b8effa
    3b5c:			; <UNDEFINED> instruction: 0xf2c00f00
    3b60:	stmdacs	r5, {r2, r3, r6, r7, pc}
    3b64:	tsthi	r0, r0, lsl #6	; <UNPREDICTABLE>
    3b68:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    3b6c:	ldrdcc	pc, [r8], r3
    3b70:	stmdavs	r3!, {r0, r1, r5, r7, r8, ip, sp, pc}
    3b74:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
    3b78:	bfieq	r6, fp, #17, #8
    3b7c:	ldmib	r5, {r1, r2, r3, r8, sl, ip, lr, pc}^
    3b80:	andcs	r2, r0, r0, lsl #6
    3b84:	tstcs	r4, #3358720	; 0x334000
    3b88:	svc	0x00e0f7fe
    3b8c:	andsne	lr, r4, #3620864	; 0x374000
    3b90:	strmi	r4, [r3], -sl, lsl #6
    3b94:	mvnshi	pc, r0
    3b98:	ldcle	8, cr2, [sp], {5}
    3b9c:			; <UNDEFINED> instruction: 0x464646b0
    3ba0:			; <UNDEFINED> instruction: 0xf8dae7aa
    3ba4:	strcs	r0, [r0], -r0
    3ba8:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bac:	str	r4, [r5], #1588	; 0x634
    3bb0:	ldrdeq	pc, [r0], -sl
    3bb4:			; <UNDEFINED> instruction: 0xf7fead4a
    3bb8:	strcs	lr, [r0], #-3722	; 0xfffff176
    3bbc:	stmdavs	r8!, {r0, r1, sp, lr, pc}
    3bc0:			; <UNDEFINED> instruction: 0xf7fe3401
    3bc4:			; <UNDEFINED> instruction: 0xf8daef70
    3bc8:	strtmi	r0, [r9], -r0
    3bcc:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3bd0:	ldclle	8, cr2, [r4]
    3bd4:	ldrbt	r2, [r1], #-1536	; 0xfffffa00
    3bd8:	movwcs	lr, #2522	; 0x9da
    3bdc:			; <UNDEFINED> instruction: 0xf002a86a
    3be0:	ldmib	r5, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
    3be4:	strmi	r2, [r2], r0, lsl #6
    3be8:			; <UNDEFINED> instruction: 0xf002a874
    3bec:	strmi	pc, [r4], r7, asr #24
    3bf0:	ldrdeq	lr, [r0, -r7]
    3bf4:	stmdavc	r0, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3bf8:	strmi	r4, [r8, #1637]	; 0x665
    3bfc:	addmi	fp, r7, #8, 30
    3c00:	cmnhi	r7, #128	; 0x80	; <UNPREDICTABLE>
    3c04:	bl	184ab14 <log_oom_internal@plt+0x18479a8>
    3c08:	andcs	r0, r0, r8, lsl #6
    3c0c:	stmib	sp, {r8, sp}^
    3c10:	mrscs	r0, (UNDEF: 80)
    3c14:	svcmi	0x00c9a87e
    3c18:	b	dc1c1c <log_oom_internal@plt+0xdbeab0>
    3c1c:	cfstr64mi	mvdx9, [r8, #12]
    3c20:	bmi	ff214e24 <log_oom_internal@plt+0xff211cb8>
    3c24:	bicsvc	pc, r6, #64, 4
    3c28:	tstcs	r0, sp, ror r4
    3c2c:			; <UNDEFINED> instruction: 0xf8cd447a
    3c30:			; <UNDEFINED> instruction: 0xf502a008
    3c34:			; <UNDEFINED> instruction: 0x970172d6
    3c38:	strtmi	r9, [sl], -r0, lsl #4
    3c3c:	ldrtmi	r3, [r0], r3, lsl #4
    3c40:	andcs	r9, r6, r4
    3c44:	b	6c1c48 <log_oom_internal@plt+0x6beadc>
    3c48:	ldcmi	7, cr14, [pc], #676	; 3ef4 <log_oom_internal@plt+0xd88>
    3c4c:	teqne	r2, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    3c50:			; <UNDEFINED> instruction: 0x20004abe
    3c54:	ldrbtmi	r4, [ip], #-2494	; 0xfffff642
    3c58:			; <UNDEFINED> instruction: 0xf502447a
    3c5c:	ldrbtmi	r7, [r9], #-718	; 0xfffffd32
    3c60:	strtmi	r9, [r2], -r0, lsl #4
    3c64:			; <UNDEFINED> instruction: 0xf7fe3203
    3c68:	blmi	fe1bf6c0 <log_oom_internal@plt+0xfe1bc554>
    3c6c:			; <UNDEFINED> instruction: 0x46214632
    3c70:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3c74:			; <UNDEFINED> instruction: 0xf7ff6818
    3c78:			; <UNDEFINED> instruction: 0x4606e8b8
    3c7c:	andcs	lr, r0, pc, asr #9
    3c80:	svc	0x0064f7fe
    3c84:			; <UNDEFINED> instruction: 0xf77f2802
    3c88:	blmi	fecaf028 <log_oom_internal@plt+0xfecabebc>
    3c8c:	cfldrsvs	mvf4, [r8, #-492]	; 0xfffffe14
    3c90:			; <UNDEFINED> instruction: 0xf0002800
    3c94:	bmi	fec2434c <log_oom_internal@plt+0xfec211e0>
    3c98:	bicseq	pc, r9, #64, 12	; 0x4000000
    3c9c:	ldrtmi	r4, [r1], -pc, lsr #25
    3ca0:	andls	r4, r1, #2046820352	; 0x7a000000
    3ca4:	ldrbtmi	r4, [ip], #-2734	; 0xfffff552
    3ca8:	strbvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    3cac:	ldrbtmi	r9, [sl], #-2
    3cb0:	andcs	r9, r3, r0, lsl #8
    3cb4:	strcs	r4, [r0], #-1026	; 0xfffffbfe
    3cb8:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cbc:	bllt	fffc1cc0 <log_oom_internal@plt+0xfffbeb54>
    3cc0:			; <UNDEFINED> instruction: 0xf7fe2000
    3cc4:	stmdacs	r2, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    3cc8:	stcge	7, cr15, [ip], #508	; 0x1fc
    3ccc:			; <UNDEFINED> instruction: 0xf6404da5
    3cd0:	bmi	fe944aa8 <log_oom_internal@plt+0xfe94193c>
    3cd4:	stmiami	r5!, {r0, r4, r5, r9, sl, lr}
    3cd8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3cdc:	str	r4, [r3, #-1144]	; 0xfffffb88
    3ce0:			; <UNDEFINED> instruction: 0x2054f893
    3ce4:	cmnle	r8, r0, lsl #20
    3ce8:	mcrcs	13, 0, r6, cr0, cr14, {4}
    3cec:			; <UNDEFINED> instruction: 0x4631d070
    3cf0:			; <UNDEFINED> instruction: 0xf7ff4650
    3cf4:	strmi	lr, [r6], -r4, lsr #17
    3cf8:	stmdacs	r3, {r2, r4, r5, sl, sp, lr, pc}
    3cfc:	svcge	0x004ff77f
    3d00:	vadd.i8	d22, d0, d16
    3d04:	ldcmi	3, cr7, [sl, #824]	; 0x338
    3d08:	bmi	fe695614 <log_oom_internal@plt+0xfe6924a8>
    3d0c:	bvs	fe01562c <log_oom_internal@plt+0xfe0124c0>
    3d10:	strls	r4, [r1, #-1149]	; 0xfffffb83
    3d14:	cfldrsmi	mvf4, [r8, #488]	; 0x1e8
    3d18:	sbcsvc	pc, r6, #8388608	; 0x800000
    3d1c:	andcs	r9, r4, r2
    3d20:	andls	r4, r0, #2097152000	; 0x7d000000
    3d24:			; <UNDEFINED> instruction: 0xf7ff1cea
    3d28:	strbt	lr, [r5], sl, lsr #19
    3d2c:			; <UNDEFINED> instruction: 0xf6404b93
    3d30:	ldmibmi	r3, {r1, r5, r6, r9}
    3d34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3d38:	bicvc	pc, sl, #12582912	; 0xc00000
    3d3c:			; <UNDEFINED> instruction: 0xf7ff3103
    3d40:			; <UNDEFINED> instruction: 0x4606ea16
    3d44:			; <UNDEFINED> instruction: 0xf8d4e46e
    3d48:			; <UNDEFINED> instruction: 0xf8d88000
    3d4c:	ldmvs	r2, {r5, r7, sp}
    3d50:			; <UNDEFINED> instruction: 0xf57f07d3
    3d54:	strmi	sl, [r8], -sp, ror #29
    3d58:			; <UNDEFINED> instruction: 0xf7fe9114
    3d5c:	ldmdbls	r4, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3d60:			; <UNDEFINED> instruction: 0xf77f2804
    3d64:			; <UNDEFINED> instruction: 0xf8d8aee5
    3d68:	vhadd.s8	d16, d0, d24
    3d6c:	bls	660c8c <log_oom_internal@plt+0x65db20>
    3d70:	andsgt	pc, r0, #14614528	; 0xdf0000
    3d74:	andcs	r9, r5, r2
    3d78:	andls	r4, r0, #252, 8	; 0xfc000000
    3d7c:	andgt	pc, r4, sp, asr #17
    3d80:			; <UNDEFINED> instruction: 0xf7ff9a18
    3d84:			; <UNDEFINED> instruction: 0xe6d3e97c
    3d88:	vadd.i8	d22, d0, d16
    3d8c:			; <UNDEFINED> instruction: 0xf8df73d2
    3d90:	strdcs	ip, [r0, -r8]
    3d94:	bvs	fe016790 <log_oom_internal@plt+0xfe013624>
    3d98:			; <UNDEFINED> instruction: 0xf8cd44fc
    3d9c:	ldrbtmi	ip, [sl], #-4
    3da0:	ldrdgt	pc, [ip, #143]!	; 0x8f
    3da4:	sbcsvc	pc, r6, #8388608	; 0x800000
    3da8:	andcs	r9, r6, r2
    3dac:	andls	r4, r0, #252, 8	; 0xfc000000
    3db0:	andeq	pc, r3, #12, 2
    3db4:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db8:	ldclge	6, cr14, [lr], #-856	; 0xfffffca8
    3dbc:	cmnls	lr, fp, lsl #12
    3dc0:	ldrbmi	r2, [r0], -r1, lsl #4
    3dc4:			; <UNDEFINED> instruction: 0xf7fe4621
    3dc8:	strmi	lr, [r6], -r2, lsr #30
    3dcc:	bllt	ff2c1dd0 <log_oom_internal@plt+0xff2bec64>
    3dd0:	bcs	1e440 <log_oom_internal@plt+0x1b2d4>
    3dd4:	orrhi	pc, sl, r0
    3dd8:	blge	12a8a38 <log_oom_internal@plt+0x12a58cc>
    3ddc:			; <UNDEFINED> instruction: 0xf10d964c
    3de0:	cdp	8, 0, cr0, cr8, cr0, {6}
    3de4:	stmib	r3, {r4, r9, fp, ip, sp}^
    3de8:			; <UNDEFINED> instruction: 0xf8c86600
    3dec:	stcge	0, cr6, [lr, #-0]
    3df0:			; <UNDEFINED> instruction: 0xf7ff602e
    3df4:	blls	5be054 <log_oom_internal@plt+0x5baee8>
    3df8:	stmdacs	r0, {r2, r9, sl, lr}
    3dfc:	msrhi	CPSR_x, r0
    3e00:			; <UNDEFINED> instruction: 0xf7fe4630
    3e04:	stmdacs	r2, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    3e08:	subshi	pc, sl, #0, 6
    3e0c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    3e10:	tstlt	r8, r8, lsr #16
    3e14:	svc	0x0000f7fe
    3e18:	ldrdeq	pc, [r0], -r8
    3e1c:			; <UNDEFINED> instruction: 0xf7feb108
    3e20:	cdp	15, 1, cr14, cr8, cr10, {7}
    3e24:	strcs	r0, [r0], #-2576	; 0xfffff5f0
    3e28:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    3e2c:	bllt	11c1e30 <log_oom_internal@plt+0x11becc4>
    3e30:	andeq	r9, r1, r4, lsl fp
    3e34:	andeq	r0, r0, ip, lsl r3
    3e38:	andeq	r8, r0, r8, ror fp
    3e3c:	andeq	r9, r1, r2, ror #21
    3e40:	andeq	r0, r0, r0, lsr r3
    3e44:	andeq	r9, r1, r6, lsr #28
    3e48:	andeq	r9, r1, r8, lsr #27
    3e4c:	andeq	r9, r1, sl, lsl #27
    3e50:	andeq	r9, r1, r6, lsr #26
    3e54:	strdeq	r9, [r1], -lr
    3e58:	ldrdeq	r9, [r1], -r2
    3e5c:	andeq	r9, r1, r0, ror #25
    3e60:	ldrdeq	r9, [r1], -r0
    3e64:	andeq	r9, r1, r4, lsr #25
    3e68:	muleq	r1, sl, ip
    3e6c:	andeq	r8, r0, r0, ror #18
    3e70:	andeq	r8, r0, r0, lsl #28
    3e74:	andeq	r6, r0, sl, lsr #2
    3e78:	andeq	r9, r1, sl, lsr #24
    3e7c:	andeq	r9, r1, sl, lsr ip
    3e80:	andeq	r9, r1, r4, lsl ip
    3e84:	andeq	r0, r0, ip, lsr r3
    3e88:	andeq	r9, r1, r0, ror #22
    3e8c:	andeq	r9, r1, sl, ror r7
    3e90:	ldrdeq	r9, [r1], -r4
    3e94:			; <UNDEFINED> instruction: 0x00019ab2
    3e98:	muleq	r1, r0, sl
    3e9c:	andeq	r9, r1, r2, asr sl
    3ea0:	andeq	r7, r0, r0, ror sp
    3ea4:	andeq	r0, r0, r0, lsr #6
    3ea8:	andeq	r7, r0, ip, asr #26
    3eac:	andeq	r7, r0, sl, ror #26
    3eb0:	andeq	r7, r0, r8, asr #26
    3eb4:	andeq	r7, r0, sl, ror #26
    3eb8:	andeq	r7, r0, lr, ror sp
    3ebc:	muleq	r0, ip, sp
    3ec0:	muleq	r0, r0, sp
    3ec4:	andeq	r7, r0, sl, lsr #27
    3ec8:	andeq	r0, r0, ip, lsr #6
    3ecc:	andeq	r7, r0, r6, lsl #25
    3ed0:	andeq	r8, r0, r0, ror #21
    3ed4:	andeq	r5, r0, r6, lsl lr
    3ed8:	strdeq	r5, [r0], -r0
    3edc:			; <UNDEFINED> instruction: 0x00008ab6
    3ee0:	andeq	r7, r0, r0, lsl #29
    3ee4:	andeq	r9, r1, r0, lsl #18
    3ee8:	andeq	r8, r0, r2, lsl #21
    3eec:			; <UNDEFINED> instruction: 0x000198be
    3ef0:	andeq	r9, r1, ip, lsl #17
    3ef4:	andeq	r9, r1, r4, lsr r8
    3ef8:	andeq	r8, r0, r8, asr #1
    3efc:	andeq	r9, r1, ip, ror #15
    3f00:	andeq	r8, r0, r6, asr #1
    3f04:	muleq	r0, r4, fp
    3f08:	andeq	r7, r0, lr, lsr #23
    3f0c:	andeq	r8, r0, r8, lsl r9
    3f10:	andeq	r9, r1, r2, ror r7
    3f14:	andeq	r5, r0, r6, asr #24
    3f18:	andeq	r7, r0, sl, lsr #29
    3f1c:			; <UNDEFINED> instruction: 0x000196b0
    3f20:	andeq	r7, r0, ip, ror #26
    3f24:	andeq	r7, r0, r6, lsl ip
    3f28:	andeq	r8, r0, ip, ror #13
    3f2c:	andeq	r5, r0, r6, lsl sl
    3f30:	andeq	r9, r1, r2, lsr r5
    3f34:	andeq	r9, r1, sl, ror #9
    3f38:			; <UNDEFINED> instruction: 0x000194ba
    3f3c:	andeq	r7, r0, r8, lsl #20
    3f40:	ldrdeq	r5, [r0], -r4
    3f44:	muleq	r0, r8, r5
    3f48:	andeq	r5, r0, r6, lsr #17
    3f4c:	andeq	r8, r0, ip, ror #10
    3f50:	andeq	r7, r0, sl, ror #15
    3f54:	muleq	r1, r8, r3
    3f58:	ldrdeq	r5, [r0], -r4
    3f5c:	andeq	r8, r0, lr, lsl r5
    3f60:	andeq	r5, r0, lr, asr #16
    3f64:	muleq	r0, r0, r6
    3f68:	andeq	r8, r0, sl, ror #9
    3f6c:	andeq	r5, r0, r0, lsr #16
    3f70:	strdeq	r7, [r0], -ip
    3f74:			; <UNDEFINED> instruction: 0x000084b0
    3f78:	ldrdeq	r5, [r0], -ip
    3f7c:	muleq	r0, r0, r4
    3f80:	andeq	r5, r0, r6, asr #15
    3f84:	andeq	r7, r0, r0, lsr r8
    3f88:	andeq	r7, r0, r4, lsl #17
    3f8c:	andeq	r8, r0, r6, lsr #8
    3f90:	andeq	r5, r0, r0, asr r7
    3f94:	ldrdeq	lr, [r0, -r7]
    3f98:	andeq	lr, r1, #80, 20	; 0x50000
    3f9c:	blcs	178084 <log_oom_internal@plt+0x174f18>
    3fa0:	ldclge	7, cr15, [ip, #508]!	; 0x1fc
    3fa4:	movwcs	lr, #2522	; 0x9da
    3fa8:	ldmdavc	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3fac:	ldmdage	lr!, {r1, r7, r9, fp, ip}^
    3fb0:	movweq	lr, #15201	; 0x3b61
    3fb4:	stmib	sp, {r6, r8, sp}^
    3fb8:	ldrtmi	r7, [r0], r0, lsl #16
    3fbc:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fc0:	stcpl	8, cr15, [ip], #892	; 0x37c
    3fc4:	stccs	8, cr15, [ip], #892	; 0x37c
    3fc8:	bicsvc	pc, fp, #64, 4
    3fcc:	stcvc	8, cr15, [r8], #892	; 0x37c
    3fd0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3fd4:	ldrbtmi	r2, [pc], #-256	; 3fdc <log_oom_internal@plt+0xe70>
    3fd8:	andls	r9, r2, r1, lsl #14
    3fdc:	sbcsvc	pc, r6, r2, lsl #10
    3fe0:	andls	r4, r0, sl, lsr #12
    3fe4:	andcs	r3, r6, r3, lsl #4
    3fe8:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fec:	cfldr32vs	mvfx14, [fp, #860]	; 0x35c
    3ff0:			; <UNDEFINED> instruction: 0xf0002b00
    3ff4:			; <UNDEFINED> instruction: 0xf8df8145
    3ff8:	ldrbtmi	r0, [r8], #-3204	; 0xfffff37c
    3ffc:			; <UNDEFINED> instruction: 0xf8dde64b
    4000:			; <UNDEFINED> instruction: 0xf7ffa05c
    4004:			; <UNDEFINED> instruction: 0xf8ddbb28
    4008:			; <UNDEFINED> instruction: 0x4606a05c
    400c:	bllt	902010 <log_oom_internal@plt+0x8feea4>
    4010:			; <UNDEFINED> instruction: 0xf77f2b05
    4014:			; <UNDEFINED> instruction: 0xf8dfadc3
    4018:	sha1c.32	q8, q0, q12
    401c:			; <UNDEFINED> instruction: 0xf8df73de
    4020:	tstcs	r0, r4, ror #24
    4024:			; <UNDEFINED> instruction: 0xf8df4478
    4028:	ldrbtmi	r5, [sl], #-3168	; 0xfffff3a0
    402c:			; <UNDEFINED> instruction: 0xf50246b0
    4030:	ldrbtmi	r7, [sp], #-726	; 0xfffffd2a
    4034:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4038:	andcs	r4, r6, r2, lsl #12
    403c:			; <UNDEFINED> instruction: 0xf7ff3203
    4040:	str	lr, [ip, #2078]!	; 0x81e
    4044:	tstls	r6, #40, 12	; 0x2800000
    4048:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    404c:	vmovne.32	d6[0], r9
    4050:	tsthi	sl, r0, asr #5	; <UNPREDICTABLE>
    4054:			; <UNDEFINED> instruction: 0xf8df6999
    4058:	stc	12, cr2, [sp, #208]	; 0xd0
    405c:			; <UNDEFINED> instruction: 0xf8df8a01
    4060:	ldrbtmi	r3, [sl], #-3120	; 0xfffff3d0
    4064:	andls	r9, r3, #4, 2
    4068:			; <UNDEFINED> instruction: 0xf8df447b
    406c:	movwls	r2, #3112	; 0xc28
    4070:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
    4074:			; <UNDEFINED> instruction: 0xf8df447a
    4078:			; <UNDEFINED> instruction: 0xf8cd3c24
    407c:	ldrbtmi	r8, [r9], #-8
    4080:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
    4084:	svc	0x00bef7fe
    4088:	vmull.p8	<illegal reg q8.5>, d0, d6
    408c:	blge	b24710 <log_oom_internal@plt+0xb215a4>
    4090:	stcne	8, cr15, [ip], {223}	; 0xdf
    4094:	ldrdeq	pc, [r0], -r8
    4098:			; <UNDEFINED> instruction: 0x461a4479
    409c:			; <UNDEFINED> instruction: 0xf7fe9316
    40a0:	mcrne	14, 0, lr, cr6, cr10, {6}
    40a4:	rschi	pc, r3, #192, 4
    40a8:	vfma.f32	d25, d0, d6
    40ac:	andcs	r4, r3, #-2147483647	; 0x80000001
    40b0:			; <UNDEFINED> instruction: 0xf7fe6820
    40b4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    40b8:	eorvs	r4, r0, r1, lsl #12
    40bc:	teqhi	r0, #192, 4	; <UNPREDICTABLE>
    40c0:			; <UNDEFINED> instruction: 0x46502210
    40c4:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    40c8:	vmull.p8	<illegal reg q8.5>, d1, d6
    40cc:	stmdavs	r8!, {r4, r5, r6, r8, r9, sl, pc}
    40d0:			; <UNDEFINED> instruction: 0xf7feb108
    40d4:			; <UNDEFINED> instruction: 0xf8d8eda2
    40d8:	mrslt	r0, (UNDEF: 8)
    40dc:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    40e0:	beq	43f948 <log_oom_internal@plt+0x43c7dc>
    40e4:	stc	7, cr15, [r0, #1016]	; 0x3f8
    40e8:	blt	f420ec <log_oom_internal@plt+0xf3ef80>
    40ec:			; <UNDEFINED> instruction: 0x46506c99
    40f0:			; <UNDEFINED> instruction: 0xf8936cda
    40f4:	movwmi	r4, #41028	; 0xa044
    40f8:			; <UNDEFINED> instruction: 0xf08469d9
    40fc:	tstmi	sl, #67108864	; 0x4000000
    4100:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    4104:			; <UNDEFINED> instruction: 0xf7ff4606
    4108:	vnmls.f32	s22, s16, s27
    410c:			; <UNDEFINED> instruction: 0xf8dd3a10
    4110:	ldmdavs	r8, {r3, r7, sp, pc}
    4114:			; <UNDEFINED> instruction: 0xf83cf002
    4118:	blt	fe78211c <log_oom_internal@plt+0xfe77efb0>
    411c:			; <UNDEFINED> instruction: 0xf7fe2000
    4120:	stmdacs	r2, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    4124:	cmnhi	r6, r0, lsl #6	; <UNPREDICTABLE>
    4128:	rscslt	r4, r6, #1610612743	; 0x60000007
    412c:			; <UNDEFINED> instruction: 0xf7ff4276
    4130:			; <UNDEFINED> instruction: 0xf8daba92
    4134:			; <UNDEFINED> instruction: 0xf7fe0000
    4138:	strmi	lr, [r4], -sl, ror #31
    413c:			; <UNDEFINED> instruction: 0xf47f2800
    4140:			; <UNDEFINED> instruction: 0xf7feaafb
    4144:	stmdacs	r5, {r2, r8, sl, fp, sp, lr, pc}
    4148:	stclge	7, cr15, [r4, #-508]	; 0xfffffe04
    414c:	bleq	15424d0 <log_oom_internal@plt+0x153f364>
    4150:	teqne	r8, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4154:	blcs	14424d8 <log_oom_internal@plt+0x143f36c>
    4158:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    415c:	blpl	13424e0 <log_oom_internal@plt+0x133f374>
    4160:			; <UNDEFINED> instruction: 0x4626447a
    4164:			; <UNDEFINED> instruction: 0xf502447d
    4168:	stmib	sp, {r1, r3, r6, r7, r9, ip, sp, lr}^
    416c:	strmi	r2, [r2], -r0, lsl #10
    4170:	andcc	r2, r3, #6
    4174:	svc	0x0082f7fe
    4178:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    417c:			; <UNDEFINED> instruction: 0xf0402800
    4180:			; <UNDEFINED> instruction: 0xf8df81e8
    4184:	ldrbtmi	r3, [fp], #-2860	; 0xfffff4d4
    4188:			; <UNDEFINED> instruction: 0xf8df9316
    418c:	andcs	r8, r0, r8, lsr #22
    4190:	ldmib	r8, {r3, r4, r5, r6, r7, sl, lr}^
    4194:			; <UNDEFINED> instruction: 0xf8d81301
    4198:	b	108c1a0 <log_oom_internal@plt+0x1089034>
    419c:			; <UNDEFINED> instruction: 0xf8d80403
    41a0:	b	10501d8 <log_oom_internal@plt+0x104d06c>
    41a4:			; <UNDEFINED> instruction: 0xf7fe0503
    41a8:	b	153f4f8 <log_oom_internal@plt+0x153c38c>
    41ac:			; <UNDEFINED> instruction: 0xf0000305
    41b0:	stmdacs	r2, {r2, r3, r5, r9, pc}
    41b4:	cdpcs	12, 0, cr13, cr0, cr6, {0}
    41b8:			; <UNDEFINED> instruction: 0x4634d15d
    41bc:	ldrteq	pc, [ip], -pc, rrx	; <UNPREDICTABLE>
    41c0:	ldmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41c4:	vfma.f32	d25, d0, d6
    41c8:			; <UNDEFINED> instruction: 0xf89853d4
    41cc:			; <UNDEFINED> instruction: 0xf898000f
    41d0:			; <UNDEFINED> instruction: 0xf898100e
    41d4:	ldrls	r2, [r2], #-13
    41d8:	mulmi	ip, r8, r8
    41dc:			; <UNDEFINED> instruction: 0xf8989011
    41e0:	tstls	r0, fp
    41e4:	mulne	sl, r8, r8
    41e8:			; <UNDEFINED> instruction: 0xf898920f
    41ec:	strls	r2, [lr], #-9
    41f0:	mulmi	r8, r8, r8
    41f4:			; <UNDEFINED> instruction: 0xf898900d
    41f8:	tstls	ip, r7
    41fc:	mulne	r6, r8, r8
    4200:			; <UNDEFINED> instruction: 0xf898920b
    4204:	strls	r2, [sl], #-5
    4208:	mulmi	r4, r8, r8
    420c:			; <UNDEFINED> instruction: 0xf8989009
    4210:	tstls	r8, r3
    4214:	mulne	r2, r8, r8
    4218:			; <UNDEFINED> instruction: 0xf8989207
    421c:			; <UNDEFINED> instruction: 0xf8980001
    4220:	strls	r2, [r6], #-0
    4224:	bmi	fe4425a8 <log_oom_internal@plt+0xfe43f43c>
    4228:	strne	lr, [r4, #-2509]	; 0xfffff633
    422c:	andls	r2, r3, r0, lsl #2
    4230:	strls	r4, [r1], #-1148	; 0xfffffb84
    4234:			; <UNDEFINED> instruction: 0xf8df2003
    4238:	andls	r4, r2, #132, 20	; 0x84000
    423c:	bcs	fe0425c0 <log_oom_internal@plt+0xfe03f454>
    4240:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4244:	rscvc	pc, ip, #8388608	; 0x800000
    4248:	strtmi	r9, [r2], -r0, lsl #4
    424c:			; <UNDEFINED> instruction: 0xf7fe4402
    4250:			; <UNDEFINED> instruction: 0xe7b0ef16
    4254:	blcs	1f688 <log_oom_internal@plt+0x1c51c>
    4258:	bge	fe6c145c <log_oom_internal@plt+0xfe6be2f0>
    425c:	blcs	1f890 <log_oom_internal@plt+0x1c724>
    4260:	bge	fe5c1464 <log_oom_internal@plt+0xfe5be2f8>
    4264:	blcs	1f998 <log_oom_internal@plt+0x1c82c>
    4268:	bge	fe4c146c <log_oom_internal@plt+0xfe4be300>
    426c:	strtmi	r6, [r0], -r9, lsl #19
    4270:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4274:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    4278:	stmibge	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
    427c:	blt	fec82280 <log_oom_internal@plt+0xfec7f114>
    4280:	beq	1042604 <log_oom_internal@plt+0x103f498>
    4284:	str	r4, [r6, #-1144]	; 0xfffffb88
    4288:			; <UNDEFINED> instruction: 0xf7fe4620
    428c:	stmdacs	r2, {r5, r6, sl, fp, sp, lr, pc}
    4290:	ldcge	7, cr15, [lr, #508]!	; 0x1fc
    4294:	bmi	c42618 <log_oom_internal@plt+0xc3f4ac>
    4298:			; <UNDEFINED> instruction: 0x03b1f640
    429c:	bcs	b42620 <log_oom_internal@plt+0xb3f4b4>
    42a0:			; <UNDEFINED> instruction: 0xf8df4631
    42a4:	ldrbtmi	r0, [ip], #-2604	; 0xfffff5d4
    42a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    42ac:	sbcvc	pc, sl, #8388608	; 0x800000
    42b0:	strcs	lr, [r0], #-2509	; 0xfffff633
    42b4:	andcs	r4, r3, r2, lsl #12
    42b8:			; <UNDEFINED> instruction: 0xf7fe3203
    42bc:	str	lr, [r7, #3808]!	; 0xee0
    42c0:	bcs	442644 <log_oom_internal@plt+0x43f4d8>
    42c4:			; <UNDEFINED> instruction: 0xf8df2101
    42c8:	vmov.i16	d16, #16384	; 0x4000
    42cc:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
    42d0:	bmi	242654 <log_oom_internal@plt+0x23f4e8>
    42d4:			; <UNDEFINED> instruction: 0xf5024478
    42d8:			; <UNDEFINED> instruction: 0xf64072ca
    42dc:	ldrbtmi	r0, [ip], #-939	; 0xfffffc55
    42e0:	andls	r9, r0, #16777216	; 0x1000000
    42e4:	andcs	r4, r3, r2, lsl #12
    42e8:			; <UNDEFINED> instruction: 0xf7fe3203
    42ec:	strmi	lr, [r6], -r8, asr #29
    42f0:	andcs	lr, r0, #595591168	; 0x23800000
    42f4:	str	r4, [r8], #1555	; 0x613
    42f8:			; <UNDEFINED> instruction: 0xf7fe2000
    42fc:	stmdacs	r2, {r3, r5, sl, fp, sp, lr, pc}
    4300:	teqhi	pc, r0, lsl #6	; <UNPREDICTABLE>
    4304:	rscslt	r4, r6, #1610612743	; 0x60000007
    4308:			; <UNDEFINED> instruction: 0xe7b44276
    430c:	ldmibmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4310:	orrspl	pc, fp, #64, 4
    4314:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4318:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    431c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4320:	sbcsvc	pc, sl, #8388608	; 0x800000
    4324:	andls	r4, r0, #2030043136	; 0x79000000
    4328:	andcc	r4, r3, #35651584	; 0x2200000
    432c:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    4330:	ldmibmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4334:			; <UNDEFINED> instruction: 0xf8df4648
    4338:	vmul.i8	d18, d16, d24
    433c:			; <UNDEFINED> instruction: 0xf8df73bc
    4340:	ldrbtmi	r1, [ip], #-2484	; 0xfffff64c
    4344:			; <UNDEFINED> instruction: 0xf502447a
    4348:	ldrbtmi	r7, [r9], #-722	; 0xfffffd2e
    434c:	strtmi	r9, [r2], -r0, lsl #4
    4350:			; <UNDEFINED> instruction: 0xf7fe3203
    4354:	andcs	lr, r0, r8, lsl #29
    4358:	bl	ffe42358 <log_oom_internal@plt+0xffe3f1ec>
    435c:			; <UNDEFINED> instruction: 0xf77f2802
    4360:			; <UNDEFINED> instruction: 0xf8dfa97a
    4364:			; <UNDEFINED> instruction: 0xf6404994
    4368:			; <UNDEFINED> instruction: 0xf8df1348
    436c:			; <UNDEFINED> instruction: 0x46312990
    4370:	stmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4374:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4378:			; <UNDEFINED> instruction: 0xf5024478
    437c:	stmib	sp, {r1, r3, r6, r7, r9, ip, sp, lr}^
    4380:	strmi	r2, [r2], -r0, lsl #8
    4384:	andcc	r2, r3, #3
    4388:			; <UNDEFINED> instruction: 0xf7fe2400
    438c:			; <UNDEFINED> instruction: 0xf7ffee78
    4390:			; <UNDEFINED> instruction: 0xf8dfb895
    4394:			; <UNDEFINED> instruction: 0xf5052970
    4398:			; <UNDEFINED> instruction: 0xf8df75e6
    439c:	strtmi	r1, [r0], -ip, ror #18
    43a0:	vqshl.s8	q10, q13, q0
    43a4:	andcc	r5, r3, #-134217726	; 0xf8000002
    43a8:	strls	r4, [r0, #-1145]	; 0xfffffb87
    43ac:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    43b0:			; <UNDEFINED> instruction: 0xf7fe2000
    43b4:	stmdacs	r2, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    43b8:	bichi	pc, r4, r0, lsl #6
    43bc:	rscslt	r4, r6, #1610612743	; 0x60000007
    43c0:	mcrcs	2, 0, r4, cr0, cr6, {3}
    43c4:	stmdbge	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
    43c8:	blt	9c23cc <log_oom_internal@plt+0x9bf260>
    43cc:			; <UNDEFINED> instruction: 0xf7fe4620
    43d0:	stmdacs	r2, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    43d4:	ldcge	7, cr15, [ip, #-508]	; 0xfffffe04
    43d8:	mrc	6, 0, r4, cr8, cr1, {1}
    43dc:			; <UNDEFINED> instruction: 0xf7fe0a10
    43e0:			; <UNDEFINED> instruction: 0xf8dfedf4
    43e4:			; <UNDEFINED> instruction: 0xf8df4928
    43e8:			; <UNDEFINED> instruction: 0xf6402928
    43ec:	ldrbtmi	r0, [ip], #-959	; 0xfffffc41
    43f0:			; <UNDEFINED> instruction: 0xf8df9401
    43f4:	ldrbtmi	r4, [sl], #-2336	; 0xfffff6e0
    43f8:	sbcvc	pc, sl, #8388608	; 0x800000
    43fc:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    4400:	strtmi	r9, [r2], -r0, lsl #4
    4404:	andcs	r9, r3, r2
    4408:			; <UNDEFINED> instruction: 0xf7fe4402
    440c:	ldrbt	lr, [pc], #3640	; 4414 <log_oom_internal@plt+0x12a8>
    4410:	mcrr	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    4414:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4418:			; <UNDEFINED> instruction: 0xf8df4631
    441c:	vmla.i8	d18, d0, d0
    4420:	ldrbtmi	r5, [r8], #-927	; 0xfffffc61
    4424:	ldmmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4428:			; <UNDEFINED> instruction: 0xf502447a
    442c:	ldrbtmi	r7, [ip], #-736	; 0xfffffd20
    4430:	strcs	lr, [r0], #-2509	; 0xfffff633
    4434:	andcs	r4, r3, r2, lsl #12
    4438:			; <UNDEFINED> instruction: 0xf7fe3203
    443c:	strmi	lr, [r6], -r0, lsr #28
    4440:	stmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4444:			; <UNDEFINED> instruction: 0xf7fe4628
    4448:	mcrne	13, 0, lr, cr6, cr2, {0}
    444c:	sbchi	pc, sl, r0, asr #5
    4450:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4454:	ldrbtmi	r9, [sl], #-2840	; 0xfffff4e8
    4458:	ldrdvs	pc, [r0], -sl
    445c:	movwgt	ip, #14855	; 0x3a07
    4460:			; <UNDEFINED> instruction: 0xf8230c11
    4464:	andsvc	r2, r9, r2, lsl #22
    4468:			; <UNDEFINED> instruction: 0xf0012e00
    446c:			; <UNDEFINED> instruction: 0xf8df8590
    4470:	ldrbtmi	r2, [sl], #-2232	; 0xfffff748
    4474:	blcs	fffde8c8 <log_oom_internal@plt+0xfffdb75c>
    4478:			; <UNDEFINED> instruction: 0xf8cdd02d
    447c:			; <UNDEFINED> instruction: 0x4690a058
    4480:	strcs	r4, [r0, #-1738]	; 0xfffff936
    4484:	svcls	0x001846b9
    4488:	strcc	lr, [r1, #-3]
    448c:			; <UNDEFINED> instruction: 0xf0002d08
    4490:			; <UNDEFINED> instruction: 0xf8d880da
    4494:			; <UNDEFINED> instruction: 0x412a2010
    4498:	ldrble	r0, [r6, #2001]!	; 0x7d1
    449c:			; <UNDEFINED> instruction: 0xf1054638
    44a0:	rsbsvc	r0, sl, #48, 4
    44a4:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    44a8:			; <UNDEFINED> instruction: 0x46024639
    44ac:			; <UNDEFINED> instruction: 0xf7fe4630
    44b0:			; <UNDEFINED> instruction: 0x1e04ea1a
    44b4:	andcs	sp, r0, r9, ror #21
    44b8:			; <UNDEFINED> instruction: 0xf7fe464f
    44bc:	ldrbmi	lr, [r1], r8, asr #22
    44c0:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    44c4:	vsub.i8	d2, d0, d2
    44c8:	rsbmi	r8, r6, #1073741843	; 0x40000013
    44cc:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    44d0:			; <UNDEFINED> instruction: 0xf6ff2e00
    44d4:			; <UNDEFINED> instruction: 0xf8dfa8c0
    44d8:	stmdbge	sl, {r2, r4, r6, fp, lr}^
    44dc:	ldmdapl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    44e0:	andeq	pc, r1, #111	; 0x6f
    44e4:			; <UNDEFINED> instruction: 0xf8da447c
    44e8:	ldrbtmi	r6, [sp], #-0
    44ec:			; <UNDEFINED> instruction: 0xf8cd2300
    44f0:	mcr	0, 0, sl, cr8, cr8, {2}
    44f4:			; <UNDEFINED> instruction: 0x46ca1a10
    44f8:	stmiaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    44fc:	subls	r4, sl, #193986560	; 0xb900000
    4500:	movtls	r4, #46631	; 0xb627
    4504:	ldrls	r9, [r4, #-3096]	; 0xfffff3e8
    4508:	smladls	r0, r4, r0, lr
    450c:			; <UNDEFINED> instruction: 0xf8d8231c
    4510:	ldrmi	r5, [r9], -r0
    4514:	strtmi	r2, [r0], -r1, lsl #4
    4518:			; <UNDEFINED> instruction: 0xf7fe9501
    451c:	strtmi	lr, [r0], -lr, lsl #26
    4520:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    4524:	strmi	r4, [r2], -r1, lsr #12
    4528:			; <UNDEFINED> instruction: 0xf7fe4630
    452c:			; <UNDEFINED> instruction: 0x1e01e9dc
    4530:	smlawthi	pc, r0, r2, pc	; <UNPREDICTABLE>
    4534:			; <UNDEFINED> instruction: 0x46429b14
    4538:	bne	43fda0 <log_oom_internal@plt+0x43cc34>
    453c:	ldrdeq	pc, [ip], r3
    4540:	bl	ffec2540 <log_oom_internal@plt+0xffebf3d4>
    4544:	mvnle	r2, r0, lsl #16
    4548:	ldrbmi	r4, [r1], pc, asr #12
    454c:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    4550:	submi	lr, r0, #1073741836	; 0x4000000c
    4554:	b	1f42554 <log_oom_internal@plt+0x1f3f3e8>
    4558:			; <UNDEFINED> instruction: 0xe6169016
    455c:			; <UNDEFINED> instruction: 0x47d4f8df
    4560:	bicpl	pc, ip, #64, 4
    4564:			; <UNDEFINED> instruction: 0x27d0f8df
    4568:			; <UNDEFINED> instruction: 0xf8df2000
    456c:	ldrbtmi	r1, [ip], #-2000	; 0xfffff830
    4570:			; <UNDEFINED> instruction: 0xf502447a
    4574:	ldrbtmi	r7, [r9], #-742	; 0xfffffd1a
    4578:	strtmi	r9, [r2], -r0, lsl #4
    457c:			; <UNDEFINED> instruction: 0xf7fe3203
    4580:			; <UNDEFINED> instruction: 0xf8dfed72
    4584:			; <UNDEFINED> instruction: 0x463127bc
    4588:	sbfxeq	pc, pc, #17, #25
    458c:	bicspl	pc, lr, #64, 4
    4590:			; <UNDEFINED> instruction: 0xf8df447a
    4594:	ldrbtmi	r4, [r8], #-1972	; 0xfffff84c
    4598:	rscvc	pc, ip, #8388608	; 0x800000
    459c:	strls	r4, [r1], #-1148	; 0xfffffb84
    45a0:	strmi	r9, [r2], -r0, lsl #4
    45a4:	andcc	r2, r3, #3
    45a8:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    45ac:	strbt	r4, [r2], -r6, lsl #12
    45b0:			; <UNDEFINED> instruction: 0xf7fe2000
    45b4:	stmdacs	r2, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    45b8:	mcrge	7, 5, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    45bc:			; <UNDEFINED> instruction: 0x278cf8df
    45c0:			; <UNDEFINED> instruction: 0xf8df4631
    45c4:	vabd.s8	d21, d16, d12
    45c8:			; <UNDEFINED> instruction: 0xf8df53e2
    45cc:	ldrbtmi	r0, [sl], #-1928	; 0xfffff878
    45d0:			; <UNDEFINED> instruction: 0xf502447d
    45d4:	ldrbtmi	r7, [r8], #-748	; 0xfffffd14
    45d8:	strb	r9, [r1, r1, lsl #10]!
    45dc:	strbmi	r4, [r0], -r6, lsl #12
    45e0:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45e4:			; <UNDEFINED> instruction: 0xf7fe2000
    45e8:	stmdacs	r2, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    45ec:	ldmdage	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    45f0:			; <UNDEFINED> instruction: 0x4764f8df
    45f4:	movtne	pc, #58944	; 0xe640	; <UNPREDICTABLE>
    45f8:			; <UNDEFINED> instruction: 0x2760f8df
    45fc:			; <UNDEFINED> instruction: 0xf8df4631
    4600:	ldrbtmi	r0, [ip], #-1888	; 0xfffff8a0
    4604:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4608:	stmdacs	r2, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    460c:	ldclge	7, cr15, [r3, #508]	; 0x1fc
    4610:			; <UNDEFINED> instruction: 0x2010f8d8
    4614:	bicspl	pc, r1, #64, 4
    4618:			; <UNDEFINED> instruction: 0x4748f8df
    461c:	ldmdals	r6, {r8, sp}
    4620:	strls	r4, [r1], #-1148	; 0xfffffb84
    4624:			; <UNDEFINED> instruction: 0x4740f8df
    4628:			; <UNDEFINED> instruction: 0xf8df9202
    462c:	ldrbtmi	r2, [ip], #-1856	; 0xfffff8c0
    4630:	andcs	r9, r3, r3
    4634:			; <UNDEFINED> instruction: 0xf502447a
    4638:	andls	r7, r0, #236, 4	; 0xc000000e
    463c:	strmi	r4, [r2], #-1570	; 0xfffff9de
    4640:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    4644:			; <UNDEFINED> instruction: 0x4630e5b7
    4648:	ldrbmi	r4, [r1], pc, asr #12
    464c:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    4650:	stc	7, cr15, [ip], {254}	; 0xfe
    4654:			; <UNDEFINED> instruction: 0xf6bf1e06
    4658:	andcs	sl, r0, lr, lsr pc
    465c:	b	1dc265c <log_oom_internal@plt+0x1dbf4f0>
    4660:	vsub.i8	d2, d1, d2
    4664:	rsbsmi	r8, r6, #-1442840576	; 0xaa000000
    4668:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    466c:			; <UNDEFINED> instruction: 0x4620e730
    4670:	b	1b42670 <log_oom_internal@plt+0x1b3f504>
    4674:			; <UNDEFINED> instruction: 0xf77f2802
    4678:			; <UNDEFINED> instruction: 0xf8dfabcb
    467c:			; <UNDEFINED> instruction: 0xf64046f4
    4680:			; <UNDEFINED> instruction: 0xf8df03c5
    4684:			; <UNDEFINED> instruction: 0x463126f0
    4688:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    468c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4690:			; <UNDEFINED> instruction: 0xe60b4478
    4694:			; <UNDEFINED> instruction: 0xf8df4620
    4698:			; <UNDEFINED> instruction: 0xf8df46e4
    469c:	vmax.s8	q9, q8, q10
    46a0:			; <UNDEFINED> instruction: 0xf8df53e9
    46a4:	ldrbtmi	r1, [ip], #-1760	; 0xfffff920
    46a8:			; <UNDEFINED> instruction: 0xf502447a
    46ac:	ldrbtmi	r7, [r9], #-754	; 0xfffffd0e
    46b0:	strtmi	r9, [r2], -r0, lsl #4
    46b4:			; <UNDEFINED> instruction: 0xf7fe3203
    46b8:			; <UNDEFINED> instruction: 0xf8dfecd6
    46bc:	strtmi	r4, [r8], -ip, asr #13
    46c0:			; <UNDEFINED> instruction: 0x26c8f8df
    46c4:	bicsvs	pc, ip, #64, 4
    46c8:			; <UNDEFINED> instruction: 0x16c4f8df
    46cc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    46d0:	rscsvc	pc, lr, #8388608	; 0x800000
    46d4:	andls	r4, r0, #2030043136	; 0x79000000
    46d8:	andcc	r4, r3, #35651584	; 0x2200000
    46dc:	stcl	7, cr15, [r2], {254}	; 0xfe
    46e0:	streq	pc, [fp], -pc, rrx
    46e4:	andcs	lr, r0, fp, ror r7
    46e8:	b	c426e8 <log_oom_internal@plt+0xc3f57c>
    46ec:			; <UNDEFINED> instruction: 0xf77f2802
    46f0:			; <UNDEFINED> instruction: 0xf8dfae65
    46f4:	ldrtmi	r2, [r1], -r0, lsr #13
    46f8:			; <UNDEFINED> instruction: 0x069cf8df
    46fc:	mvnspl	pc, #64, 4
    4700:			; <UNDEFINED> instruction: 0xf8df447a
    4704:	ldrbtmi	r5, [r8], #-1688	; 0xfffff968
    4708:	rscsvc	pc, r8, #8388608	; 0x800000
    470c:	strls	r4, [r1, #-1149]	; 0xfffffb83
    4710:	strmi	r9, [r2], -r0, lsl #4
    4714:	andcc	r2, r3, #3
    4718:	ldc	7, cr15, [r0], #1016	; 0x3f8
    471c:	ldrb	r4, [r0], -r6, lsl #12
    4720:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    4724:	andcs	r4, r0, r3, lsl #12
    4728:			; <UNDEFINED> instruction: 0xf7fe681c
    472c:	stmdacs	r2, {r4, r9, fp, sp, lr, pc}
    4730:	strbhi	pc, [lr], #-769	; 0xfffffcff	; <UNPREDICTABLE>
    4734:	strbtvc	lr, [r4], r4, lsl #21
    4738:	strbtvc	lr, [r4], r6, lsr #23
    473c:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    4740:	bllt	19c2744 <log_oom_internal@plt+0x19bf5d8>
    4744:			; <UNDEFINED> instruction: 0x2658f8df
    4748:			; <UNDEFINED> instruction: 0xf8df4631
    474c:	vmin.s8	q10, q0, q4
    4750:			; <UNDEFINED> instruction: 0xf8df53f1
    4754:	ldrbtmi	r0, [sl], #-1620	; 0xfffff9ac
    4758:			; <UNDEFINED> instruction: 0xf502447c
    475c:	ldrbtmi	r7, [r8], #-760	; 0xfffffd08
    4760:	ldrb	r9, [r5, r1, lsl #8]
    4764:			; <UNDEFINED> instruction: 0x5644f8df
    4768:			; <UNDEFINED> instruction: 0xf8df4621
    476c:	vmax.s8	q9, q0, q2
    4770:			; <UNDEFINED> instruction: 0xf8df63bc
    4774:	ldrbtmi	r0, [sp], #-1600	; 0xfffff9c0
    4778:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    477c:	andvc	pc, r9, #8388608	; 0x800000
    4780:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4784:	andcs	r4, r3, r2, lsl #12
    4788:			; <UNDEFINED> instruction: 0xf7fe3203
    478c:			; <UNDEFINED> instruction: 0x4606ec78
    4790:	mulcs	r0, lr, r6
    4794:			; <UNDEFINED> instruction: 0xf7fe9114
    4798:			; <UNDEFINED> instruction: 0x464fe9da
    479c:			; <UNDEFINED> instruction: 0x46d19914
    47a0:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    47a4:	vsub.i8	d2, d1, d2
    47a8:	submi	r8, lr, #-671088638	; 0xd8000002
    47ac:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    47b0:			; <UNDEFINED> instruction: 0xf6fe2e00
    47b4:			; <UNDEFINED> instruction: 0xf8dfaf50
    47b8:			; <UNDEFINED> instruction: 0xf8da3600
    47bc:			; <UNDEFINED> instruction: 0xf85b5000
    47c0:	ldmdavs	fp, {r0, r1, ip, sp}
    47c4:	bl	1e944c <log_oom_internal@plt+0x1e62e0>
    47c8:	tstls	sp, #201326594	; 0xc000002
    47cc:			; <UNDEFINED> instruction: 0xf0002d00
    47d0:			; <UNDEFINED> instruction: 0xf8df8100
    47d4:	smlattcs	r0, r8, r5, r2
    47d8:	ldrbtmi	r9, [sl], #-798	; 0xfffffce2
    47dc:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    47e0:			; <UNDEFINED> instruction: 0xf8cd3203
    47e4:	ldrbtmi	r9, [fp], #-80	; 0xffffffb0
    47e8:	bls	440050 <log_oom_internal@plt+0x43cee4>
    47ec:	tstvc	sp, #12582912	; 0xc00000	; <UNPREDICTABLE>
    47f0:	bcs	440024 <log_oom_internal@plt+0x43ceb8>
    47f4:			; <UNDEFINED> instruction: 0xf8df9321
    47f8:			; <UNDEFINED> instruction: 0xf8df25cc
    47fc:	ldrbtmi	r3, [sl], #-1484	; 0xfffffa34
    4800:	ldrbtmi	r9, [fp], #-281	; 0xfffffee7
    4804:	cdp	7, 0, cr9, cr10, cr2, {1}
    4808:			; <UNDEFINED> instruction: 0xf8cd2a10
    480c:	mcr	0, 0, fp, cr10, cr8, {2}
    4810:			; <UNDEFINED> instruction: 0xf8cd3a90
    4814:	and	sl, fp, ip, asr r0
    4818:	bcs	2b084 <log_oom_internal@plt+0x27f18>
    481c:	sbchi	pc, r7, r0
    4820:	tstls	r9, #40, 12	; 0x2800000
    4824:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4828:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    482c:	orrhi	pc, r7, #268435468	; 0x1000000c
    4830:	tstls	pc, #30720	; 0x7800
    4834:			; <UNDEFINED> instruction: 0xf0002b00
    4838:			; <UNDEFINED> instruction: 0xf85380ba
    483c:	tstls	lr, #4, 22	; 0x1000
    4840:			; <UNDEFINED> instruction: 0xf0002c00
    4844:	mrc	0, 0, r8, cr10, cr4, {5}
    4848:			; <UNDEFINED> instruction: 0x46201a10
    484c:	bl	ff3c284c <log_oom_internal@plt+0xff3bf6e0>
    4850:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4854:	strtmi	sp, [r0], -r0, ror #1
    4858:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    485c:	stmdacs	r0, {r0, r3, r4, ip, pc}
    4860:	addshi	pc, ip, r0
    4864:	andcs	sl, r0, #39936	; 0x9c00
    4868:	andls	r4, r0, #17825792	; 0x1100000
    486c:	andscs	r4, r0, #32, 12	; 0x2000000
    4870:	miaphge	acc0, r9, r6
    4874:	ldrls	r4, [ip], -ip, lsl #12
    4878:			; <UNDEFINED> instruction: 0x9128931a
    487c:	bl	cc287c <log_oom_internal@plt+0xcbf710>
    4880:			; <UNDEFINED> instruction: 0xf6fe1e06
    4884:	blls	6afbe0 <log_oom_internal@plt+0x6aca74>
    4888:	andcs	r4, r3, r2, asr #12
    488c:			; <UNDEFINED> instruction: 0xf7fe6819
    4890:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    4894:	strbhi	pc, [r5, r0, asr #5]!	; <UNPREDICTABLE>
    4898:			; <UNDEFINED> instruction: 0x3010f8d8
    489c:	rsbsmi	pc, r0, #50331648	; 0x3000000
    48a0:	svcmi	0x0000f5b2
    48a4:	ldrhi	pc, [lr, -r0]
    48a8:	teqmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    48ac:	svcpl	0x0000f5b3
    48b0:	strhi	pc, [r7, -r0, asr #32]
    48b4:	andcs	r9, r0, #26624	; 0x6800
    48b8:	ldmdavs	ip, {r0, r3, r5, r9, ip, pc}
    48bc:	tstls	fp, #41984	; 0xa400
    48c0:			; <UNDEFINED> instruction: 0xf0002c00
    48c4:	cfmsub32	mvax7, mvfx8, mvfx10, mvfx12
    48c8:			; <UNDEFINED> instruction: 0x46201a90
    48cc:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48d0:			; <UNDEFINED> instruction: 0xf0012800
    48d4:			; <UNDEFINED> instruction: 0x4621811d
    48d8:	andcs	r4, r3, sl, asr #12
    48dc:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48e0:	vmlal.s8	q9, d1, d0
    48e4:	ldmdals	fp, {r1, r2, r8, pc}
    48e8:			; <UNDEFINED> instruction: 0xf7fe4649
    48ec:	mcrne	8, 0, lr, cr4, cr4, {4}
    48f0:	adchi	pc, fp, r1, asr #5
    48f4:			; <UNDEFINED> instruction: 0xf8d39b1b
    48f8:			; <UNDEFINED> instruction: 0xf8dfa000
    48fc:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    4900:	bcc	fe440128 <log_oom_internal@plt+0xfe43cfbc>
    4904:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4908:	mcr	4, 0, r4, cr9, cr11, {3}
    490c:			; <UNDEFINED> instruction: 0xf8df3a10
    4910:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    4914:	bcc	fe440140 <log_oom_internal@plt+0xfe43cfd4>
    4918:	svceq	0x0000f1ba
    491c:	addhi	pc, r0, r1
    4920:	ldrbmi	sl, [r0], -sl, lsr #24
    4924:			; <UNDEFINED> instruction: 0xf7fe4621
    4928:	stmdacs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    492c:	vmovge.16	d11[2], sp
    4930:			; <UNDEFINED> instruction: 0x46314650
    4934:	svc	0x00fcf7fd
    4938:	blle	b0e940 <log_oom_internal@plt+0xb0b7d4>
    493c:			; <UNDEFINED> instruction: 0x26006833
    4940:	cdp	8, 1, cr6, cr8, cr1, {1}
    4944:	vmov	r2, s19
    4948:			; <UNDEFINED> instruction: 0x96000a10
    494c:	b	fe6c294c <log_oom_internal@plt+0xfe6bf7e0>
    4950:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4954:	msrhi	SPSR_c, r1
    4958:	ldrtmi	r4, [r2], -r1, lsl #12
    495c:			; <UNDEFINED> instruction: 0xf7fd4628
    4960:	cdpne	15, 0, cr14, cr4, cr2, {6}
    4964:	smlalbthi	pc, ip, r1, r2	; <UNPREDICTABLE>
    4968:	bleq	fec40da4 <log_oom_internal@plt+0xfec3dc38>
    496c:	stcge	6, cr4, [lr], #-320	; 0xfffffec0
    4970:			; <UNDEFINED> instruction: 0xf7fe4659
    4974:	stmdacs	r0, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    4978:	smlabbhi	r0, r1, r2, pc	; <UNPREDICTABLE>
    497c:			; <UNDEFINED> instruction: 0x46214650
    4980:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4984:	ldrtmi	r2, [r8], -r0, lsl #16
    4988:	subhi	pc, r8, r1, asr #5
    498c:	ldrdge	pc, [r0], -r4
    4990:	svc	0x00bcf7fd
    4994:	stcge	7, cr14, [lr], #-768	; 0xfffffd00
    4998:	strb	r2, [pc, r0, lsl #14]!
    499c:			; <UNDEFINED> instruction: 0x46219a19
    49a0:	movwcs	r4, #5672	; 0x1628
    49a4:			; <UNDEFINED> instruction: 0xf7fd9319
    49a8:			; <UNDEFINED> instruction: 0x4606ef9e
    49ac:	blls	77e6a8 <log_oom_internal@plt+0x77b53c>
    49b0:			; <UNDEFINED> instruction: 0xf8dd9f22
    49b4:			; <UNDEFINED> instruction: 0xf8ddb058
    49b8:			; <UNDEFINED> instruction: 0xf8dd9050
    49bc:	qsublt	sl, ip, fp
    49c0:			; <UNDEFINED> instruction: 0xf8579b20
    49c4:	tstlt	fp, r3, lsr #32
    49c8:			; <UNDEFINED> instruction: 0xb1a39b19
    49cc:			; <UNDEFINED> instruction: 0xf7fe2600
    49d0:			; <UNDEFINED> instruction: 0xf8dfbc4d
    49d4:	strtmi	r4, [r8], -r4, lsl #8
    49d8:	strcs	pc, [r0], #-2271	; 0xfffff721
    49dc:	msrmi	SPSR_fsc, #64, 4
    49e0:	ldrbtmi	r4, [ip], #-2559	; 0xfffff601
    49e4:			; <UNDEFINED> instruction: 0xf502447a
    49e8:	ldrbtmi	r7, [r9], #-529	; 0xfffffdef
    49ec:	strtmi	r9, [r2], -r0, lsl #4
    49f0:			; <UNDEFINED> instruction: 0xf7fe3203
    49f4:			; <UNDEFINED> instruction: 0x4618eb38
    49f8:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49fc:	vsub.i8	d2, d0, d2
    4a00:	cfldr32ls	mvfx8, [r9], {131}	; 0x83
    4a04:	ldreq	pc, [r5], -pc, rrx
    4a08:	ldcllt	7, cr15, [r8, #-1016]	; 0xfffffc08
    4a0c:			; <UNDEFINED> instruction: 0xf7fe6b18
    4a10:			; <UNDEFINED> instruction: 0xf7feeb4e
    4a14:	ldmmi	r3!, {r0, r2, r3, r4, r7, sl, fp, ip, sp, pc}^
    4a18:	bmi	ffccd014 <log_oom_internal@plt+0xffcc9ea8>
    4a1c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4a20:	cfldrdmi	mvd4, [r2, #480]!	; 0x1e0
    4a24:	vst3.16	{d20-d22}, [pc :256], sl
    4a28:			; <UNDEFINED> instruction: 0xf5026303
    4a2c:	ldrbtmi	r7, [sp], #-551	; 0xfffffdd9
    4a30:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4a34:	andcs	r4, r7, r2, lsl #12
    4a38:			; <UNDEFINED> instruction: 0xf7fe3203
    4a3c:	strmi	lr, [r6], -r0, lsr #22
    4a40:			; <UNDEFINED> instruction: 0xf6be2e00
    4a44:	ldcls	12, cr10, [r6], {212}	; 0xd4
    4a48:	ldclt	7, cr15, [r8, #-1016]!	; 0xfffffc08
    4a4c:			; <UNDEFINED> instruction: 0xf7fe4628
    4a50:	vmlsne.f16	s28, s11, s9	; <UNPREDICTABLE>
    4a54:	stclge	6, cr15, [fp], {190}	; 0xbe
    4a58:			; <UNDEFINED> instruction: 0xf7fe4630
    4a5c:	stmdacs	r2, {r3, r4, r5, r6, fp, sp, lr, pc}
    4a60:	rsbmi	sp, lr, #16896	; 0x4200
    4a64:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    4a68:			; <UNDEFINED> instruction: 0xf7fee7ea
    4a6c:	stmdavs	r6, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    4a70:	subsle	r2, r2, r4, lsl #28
    4a74:			; <UNDEFINED> instruction: 0xf7fe2000
    4a78:	stmdacs	r2, {r1, r3, r5, r6, fp, sp, lr, pc}
    4a7c:	cdpcs	12, 0, cr13, cr0, cr3, {2}
    4a80:	rsbsmi	fp, r6, #184, 30	; 0x2e0
    4a84:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    4a88:	ldmdals	r7, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4a8c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a90:	ldcle	8, cr2, [r2], {2}
    4a94:	rscslt	r4, r6, #1610612743	; 0x60000007
    4a98:			; <UNDEFINED> instruction: 0xe7d14276
    4a9c:			; <UNDEFINED> instruction: 0xf6404cd4
    4aa0:	bmi	ff505720 <log_oom_internal@plt+0xff5025b4>
    4aa4:	ldrbtmi	r4, [ip], #-2516	; 0xfffff62c
    4aa8:			; <UNDEFINED> instruction: 0xf502447a
    4aac:	ldrbtmi	r7, [r9], #-547	; 0xfffffddd
    4ab0:	strtmi	r9, [r2], -r0, lsl #4
    4ab4:			; <UNDEFINED> instruction: 0xf7fe3203
    4ab8:	ldmmi	r0, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}^
    4abc:	bmi	ff416388 <log_oom_internal@plt+0xff41321c>
    4ac0:	msreq	CPSR_sc, #64, 12	; 0x4000000
    4ac4:	ldrbtmi	r4, [r8], #-3535	; 0xfffff231
    4ac8:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    4acc:	eorvc	pc, r7, #8388608	; 0x800000
    4ad0:	andcs	lr, r0, sp, asr #19
    4ad4:	andcs	r4, r3, sl, lsr #12
    4ad8:			; <UNDEFINED> instruction: 0xf7fe3203
    4adc:			; <UNDEFINED> instruction: 0x4606ead0
    4ae0:	bls	5fe9a0 <log_oom_internal@plt+0x5fb834>
    4ae4:	ldcllt	7, cr15, [r4], {254}	; 0xfe
    4ae8:			; <UNDEFINED> instruction: 0x46299b1c
    4aec:	andcs	r4, r3, r6, asr #29
    4af0:	bcs	fe440358 <log_oom_internal@plt+0xfe43d1ec>
    4af4:	movwls	r4, #1150	; 0x47e
    4af8:			; <UNDEFINED> instruction: 0xf6409601
    4afc:			; <UNDEFINED> instruction: 0xf7fe0335
    4b00:			; <UNDEFINED> instruction: 0x4606eabe
    4b04:	stmiami	r1, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    4b08:	bmi	ff0563d4 <log_oom_internal@plt+0xff053268>
    4b0c:	msreq	CPSR_fs, #64, 12	; 0x4000000
    4b10:	ldrbtmi	r4, [r8], #-3520	; 0xfffff240
    4b14:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    4b18:			; <UNDEFINED> instruction: 0x2600e7d8
    4b1c:	stcllt	7, cr15, [r7], #-1016	; 0xfffffc08
    4b20:			; <UNDEFINED> instruction: 0x46284cbd
    4b24:			; <UNDEFINED> instruction: 0xf6404abd
    4b28:	ldmibmi	sp!, {r0, r2, r3, r4, r8, r9}
    4b2c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4b30:	eorvc	pc, r3, #8388608	; 0x800000
    4b34:	andls	r4, r0, #2030043136	; 0x79000000
    4b38:	andcc	r4, r3, #35651584	; 0x2200000
    4b3c:	b	fe4c2b3c <log_oom_internal@plt+0xfe4bf9d0>
    4b40:	ldmdblt	ip!, {r1, r2, r4, sl, fp, ip, pc}
    4b44:			; <UNDEFINED> instruction: 0xf8939b1a
    4b48:	ldmdblt	fp, {r3, r5, ip, sp}
    4b4c:	ldrbtmi	r4, [r8], #-2229	; 0xfffff74b
    4b50:	svc	0x00a8f7fd
    4b54:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    4b58:	mlscs	ip, r3, r8, pc	; <UNPREDICTABLE>
    4b5c:			; <UNDEFINED> instruction: 0x6e5bb91a
    4b60:			; <UNDEFINED> instruction: 0xf43e2b00
    4b64:	cdp	12, 1, cr10, cr8, cr11, {5}
    4b68:	strcs	r3, [r0, #-2576]	; 0xfffff5f0
    4b6c:	bne	4403d4 <log_oom_internal@plt+0x43d268>
    4b70:	ldrdeq	pc, [r0], -sl
    4b74:			; <UNDEFINED> instruction: 0xf7fd601d
    4b78:	cdpne	15, 0, cr14, cr6, cr4, {4}
    4b7c:			; <UNDEFINED> instruction: 0xf116da43
    4b80:	eorsle	r0, lr, r3, ror #30
    4b84:			; <UNDEFINED> instruction: 0xf7fd4628
    4b88:	stmdacs	r2, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4b8c:	cdp	12, 1, cr13, cr8, cr6, {1}
    4b90:	ldmdavs	r8, {r4, r9, fp, ip, sp}
    4b94:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    4b98:	ldclt	7, cr15, [r0], {254}	; 0xfe
    4b9c:	ldcls	0, cr2, [r6], {-0}
    4ba0:	svc	0x00d4f7fd
    4ba4:			; <UNDEFINED> instruction: 0xf77e2802
    4ba8:	stcmi	12, cr10, [r0, #548]!	; 0x224
    4bac:	tstcs	ip, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    4bb0:			; <UNDEFINED> instruction: 0x46314a9f
    4bb4:	ldrbtmi	r4, [sp], #-2207	; 0xfffff761
    4bb8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4bbc:	sbcvc	pc, sl, #8388608	; 0x800000
    4bc0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4bc4:	andcs	r4, r3, r2, lsl #12
    4bc8:			; <UNDEFINED> instruction: 0xf7fe3203
    4bcc:			; <UNDEFINED> instruction: 0xf7feea58
    4bd0:			; <UNDEFINED> instruction: 0xf7febc75
    4bd4:	strmi	lr, [r6], -ip, lsr #17
    4bd8:	stclt	7, cr15, [r3], #-1016	; 0xfffffc08
    4bdc:			; <UNDEFINED> instruction: 0xf6404896
    4be0:	bmi	fe58dab4 <log_oom_internal@plt+0xfe58a948>
    4be4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4be8:	ldrbtmi	r4, [sl], #-3477	; 0xfffff26b
    4bec:			; <UNDEFINED> instruction: 0xf502447d
    4bf0:	stmib	sp, {r1, r3, r6, r7, r9, ip, sp, lr}^
    4bf4:	strmi	r2, [r2], -r0, lsl #10
    4bf8:	andcc	r2, r3, #3
    4bfc:	b	fc2bfc <log_oom_internal@plt+0xfbfa90>
    4c00:	cdpcs	7, 0, cr14, cr0, cr5, {6}
    4c04:	blmi	fe3fbb18 <log_oom_internal@plt+0xfe3f89ac>
    4c08:			; <UNDEFINED> instruction: 0xf893447b
    4c0c:	teqlt	fp, ip, rrx
    4c10:	bcc	440478 <log_oom_internal@plt+0x43d30c>
    4c14:	stmibmi	ip, {r0, sp}
    4c18:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    4c1c:	b	fe842c1c <log_oom_internal@plt+0xfe83fab0>
    4c20:	ldrbtmi	r4, [sp], #-3466	; 0xfffff276
    4c24:	stmdacs	r0, {r3, r5, r6, r9, sl, fp, sp, lr}
    4c28:	mrc	0, 0, sp, cr8, cr1, {5}
    4c2c:	movwcs	r1, #2576	; 0xa10
    4c30:	stmdavs	r9, {r0, r1, r9, sp}
    4c34:	svc	0x00fcf7fd
    4c38:	ble	fea0c458 <log_oom_internal@plt+0xfea092ec>
    4c3c:			; <UNDEFINED> instruction: 0xf7fd2000
    4c40:	stmdacs	r2, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    4c44:	cdpvs	13, 6, cr13, cr8, cr3, {5}
    4c48:			; <UNDEFINED> instruction: 0x23bdf640
    4c4c:	ldrtmi	r4, [r1], -r0, lsl #27
    4c50:	ldrbtmi	r4, [sp], #-2688	; 0xfffff580
    4c54:	cfstr32mi	mvfx9, [r0, #4]
    4c58:			; <UNDEFINED> instruction: 0xf502447a
    4c5c:	andls	r7, r2, sl, asr #5
    4c60:	andls	r4, r0, #2097152000	; 0x7d000000
    4c64:	strtmi	r2, [sl], -r3
    4c68:			; <UNDEFINED> instruction: 0xf7fe4402
    4c6c:	str	lr, [lr, r8, lsl #20]
    4c70:	andeq	r5, r0, ip, lsr #10
    4c74:	strdeq	r8, [r0], -r2
    4c78:	andeq	r7, r0, lr, lsl #13
    4c7c:	andeq	r7, r0, r6, lsr #6
    4c80:	ldrdeq	r5, [r0], -r8
    4c84:	muleq	r0, sl, r1
    4c88:	andeq	r7, r0, r2, ror #12
    4c8c:	andeq	r6, r0, r2, ror #31
    4c90:	andeq	r7, r0, r4, lsr #9
    4c94:	andeq	r7, r0, r0, ror #8
    4c98:	andeq	r7, r0, r2, ror r4
    4c9c:	andeq	r7, r0, lr, lsr #8
    4ca0:	andeq	r8, r0, r0, lsr #1
    4ca4:	andeq	r5, r0, r2, lsr #7
    4ca8:	andeq	r8, r0, r4, rrx
    4cac:	andeq	r7, r0, r0, lsr #12
    4cb0:	andeq	r7, r0, r2, lsr #3
    4cb4:	muleq	r1, r4, lr
    4cb8:	andeq	r7, r0, r8, ror #11
    4cbc:			; <UNDEFINED> instruction: 0x000052bc
    4cc0:	andeq	r7, r0, r2, lsl #31
    4cc4:	andeq	r5, r0, ip, ror #5
    4cc8:	andeq	r7, r0, sl, ror #3
    4ccc:	andeq	r7, r0, ip, lsl pc
    4cd0:	andeq	r5, r0, r2, asr r2
    4cd4:	strdeq	r7, [r0], -r6
    4cd8:	andeq	r5, r0, r8, lsr #4
    4cdc:	andeq	r7, r0, sl, ror r1
    4ce0:	andeq	r5, r0, r0, ror #3
    4ce4:	andeq	r7, r0, r6, lsr #29
    4ce8:	ldrdeq	r5, [r0], -r0
    4cec:			; <UNDEFINED> instruction: 0x000051ba
    4cf0:	andeq	r7, r0, r0, lsl #29
    4cf4:	andeq	r5, r0, sl, lsr #17
    4cf8:	andeq	r7, r0, r8, ror #10
    4cfc:	andeq	r7, r0, lr, asr #28
    4d00:	andeq	r5, r0, r4, lsl #3
    4d04:	andeq	r5, r0, ip, asr r1
    4d08:	andeq	r5, r0, ip, asr #16
    4d0c:	andeq	r7, r0, sl, lsr r1
    4d10:	andeq	r7, r0, lr, asr #27
    4d14:	strdeq	r5, [r0], -lr
    4d18:	ldrdeq	r5, [r0], -sl
    4d1c:	muleq	r0, ip, sp
    4d20:	andeq	r7, r0, lr, asr #5
    4d24:	andeq	r7, r0, r6, ror #21
    4d28:	muleq	r1, r2, fp
    4d2c:	andeq	r7, r0, r0, ror #8
    4d30:	andeq	r8, r1, sl, lsr fp
    4d34:	andeq	r4, r0, lr, lsl #31
    4d38:	andeq	r7, r0, r4, asr ip
    4d3c:	andeq	r7, r0, r2, ror #4
    4d40:	andeq	r7, r0, r4, lsr ip
    4d44:	andeq	r4, r0, r6, ror #30
    4d48:	strdeq	r7, [r0], -r4
    4d4c:	strdeq	r7, [r0], -r6
    4d50:	ldrdeq	r7, [r0], -r8
    4d54:	andeq	r4, r0, r6, lsr #30
    4d58:	andeq	r7, r0, r2, lsl r3
    4d5c:	andeq	r7, r0, r0, asr #23
    4d60:	strdeq	r4, [r0], -r6
    4d64:	andeq	r7, r0, r0, asr #3
    4d68:	andeq	r4, r0, lr, asr #29
    4d6c:	muleq	r0, r0, fp
    4d70:	andeq	r6, r0, r0, asr #29
    4d74:	andeq	r7, r0, r6, lsr fp
    4d78:	andeq	r4, r0, ip, ror #28
    4d7c:	andeq	r4, r0, r6, asr lr
    4d80:	andeq	r7, r0, ip, lsl fp
    4d84:	andeq	r5, r0, r6, asr #10
    4d88:	andeq	r4, r0, r0, lsr lr
    4d8c:	strdeq	r7, [r0], -r6
    4d90:	andeq	r5, r0, r0, lsr #10
    4d94:	andeq	r7, r0, r4, asr #21
    4d98:	strdeq	r4, [r0], -r6
    4d9c:	muleq	r0, ip, r1
    4da0:	andeq	r7, r0, lr, ror #20
    4da4:	andeq	r7, r0, r8, lsr r1
    4da8:	muleq	r0, lr, sp
    4dac:	andeq	r7, r0, sl, lsl r1
    4db0:	andeq	r7, r0, ip, asr #20
    4db4:	andeq	r4, r0, r2, lsl #27
    4db8:	andeq	r0, r0, r0, lsr #6
    4dbc:	andeq	r4, r0, r2, lsr #26
    4dc0:	ldrdeq	r7, [r0], -lr
    4dc4:	andeq	r7, r0, sl, asr r1
    4dc8:	andeq	r7, r0, r6, asr #3
    4dcc:	ldrdeq	r6, [r0], -lr
    4dd0:	strdeq	r7, [r0], -r4
    4dd4:	andeq	r7, r0, r6, lsr #2
    4dd8:	andeq	r4, r0, sl, lsl fp
    4ddc:	andeq	r7, r0, r0, ror #15
    4de0:	andeq	r5, r0, sl, lsl #4
    4de4:	ldrdeq	r4, [r0], -ip
    4de8:	andeq	r7, r0, r0, lsr #15
    4dec:	andeq	r7, r0, r2, asr #8
    4df0:	andeq	r4, r0, r6, asr sl
    4df4:	andeq	r7, r0, ip, lsl r7
    4df8:	andeq	r7, r0, lr, asr r3
    4dfc:	andeq	r7, r0, r6, asr r3
    4e00:	strdeq	r7, [r0], -ip
    4e04:	andeq	r4, r0, r2, lsr sl
    4e08:	andeq	r7, r0, r0, lsr #7
    4e0c:	andeq	r7, r0, sl, lsr r3
    4e10:			; <UNDEFINED> instruction: 0x000076b0
    4e14:	andeq	r4, r0, r6, ror #19
    4e18:	ldrdeq	r4, [r0], -r0
    4e1c:	muleq	r0, r6, r6
    4e20:	andeq	r5, r0, r0, asr #1
    4e24:	andeq	r7, r0, sl, lsr #5
    4e28:	andeq	r8, r1, lr, asr #9
    4e2c:	andeq	r7, r0, lr, lsl #2
    4e30:	andeq	r7, r0, ip, lsl #12
    4e34:	andeq	r4, r0, r2, asr #18
    4e38:	andeq	r4, r0, r6, lsl r9
    4e3c:	ldrdeq	r7, [r0], -sl
    4e40:	ldrdeq	r7, [r0], -r0
    4e44:	andeq	r8, r1, ip, lsl r4
    4e48:	andeq	r7, r0, r0, asr #5
    4e4c:	andeq	r8, r1, r2, lsl #8
    4e50:	muleq	r0, r6, r2
    4e54:	andeq	r7, r0, ip, ror #10
    4e58:	muleq	r0, ip, r8
    4e5c:	ldclcs	8, cr15, [r4, #892]	; 0x37c
    4e60:			; <UNDEFINED> instruction: 0xf892447a
    4e64:	blcs	1112c <log_oom_internal@plt+0xdfc0>
    4e68:	cmphi	r0, r0	; <UNPREDICTABLE>
    4e6c:	umlalscc	pc, lr, r2, r8	; <UNPREDICTABLE>
    4e70:			; <UNDEFINED> instruction: 0xf0002b00
    4e74:			; <UNDEFINED> instruction: 0xf8928137
    4e78:	blcs	11100 <log_oom_internal@plt+0xdf94>
    4e7c:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
    4e80:	ldccc	8, cr15, [r4, #892]!	; 0x37c
    4e84:			; <UNDEFINED> instruction: 0xf893447b
    4e88:	stmdblt	r2!, {r2, r6, sp}
    4e8c:	mlane	r8, r3, r8, pc	; <UNPREDICTABLE>
    4e90:			; <UNDEFINED> instruction: 0xf0002900
    4e94:			; <UNDEFINED> instruction: 0xf8df80cc
    4e98:	ldrbtmi	r3, [fp], #-3492	; 0xfffff25c
    4e9c:			; <UNDEFINED> instruction: 0xf8d39318
    4ea0:	blcs	111b8 <log_oom_internal@plt+0xe04c>
    4ea4:	tstcs	r0, r3, asr #32
    4ea8:			; <UNDEFINED> instruction: 0xf7fe2001
    4eac:	strmi	lr, [r7], -r2, lsr #16
    4eb0:			; <UNDEFINED> instruction: 0xf0002800
    4eb4:			; <UNDEFINED> instruction: 0xf8df81be
    4eb8:	strbmi	r1, [fp], -r8, lsl #27
    4ebc:	ldrdeq	pc, [r0], -sl
    4ec0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    4ec4:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ec8:	vmull.p8	<illegal reg q8.5>, d0, d6
    4ecc:			; <UNDEFINED> instruction: 0xf8d88194
    4ed0:	andcs	r6, r8, #0
    4ed4:	stclne	8, cr15, [ip, #-892]!	; 0xfffffc84
    4ed8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4edc:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4ee0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4ee4:			; <UNDEFINED> instruction: 0x81b5f040
    4ee8:	ldrdcs	pc, [r0], -r9
    4eec:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    4ef0:	andvc	lr, r1, sp, asr #19
    4ef4:	bcc	228efc <log_oom_internal@plt+0x225d90>
    4ef8:	ldmdals	r8, {r1, r2, r3, r4, ip, pc}
    4efc:	andne	pc, r0, r8, asr #17
    4f00:	ldrdeq	pc, [r4], #128	; 0x80
    4f04:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4f08:	strmi	r1, [r6], -r3, asr #24
    4f0c:	msrhi	CPSR_, r0
    4f10:	blls	78ef18 <log_oom_internal@plt+0x78bdac>
    4f14:	teqhi	r6, r0, asr #5	; <UNPREDICTABLE>
    4f18:			; <UNDEFINED> instruction: 0xf7fd4638
    4f1c:			; <UNDEFINED> instruction: 0x4603ed1c
    4f20:	ldmdavs	sl, {r3, r4, r5, r9, sl, lr}
    4f24:	ldmdavs	fp, {r1, r3, r5, sp, lr}^
    4f28:			; <UNDEFINED> instruction: 0xf7fd606b
    4f2c:			; <UNDEFINED> instruction: 0xf8dfee46
    4f30:			; <UNDEFINED> instruction: 0xf8df6d18
    4f34:	ldrbtmi	r3, [lr], #-3352	; 0xfffff2e8
    4f38:			; <UNDEFINED> instruction: 0xf896447b
    4f3c:	blvc	7cd034 <log_oom_internal@plt+0x7c9ec8>
    4f40:			; <UNDEFINED> instruction: 0xf7fe9218
    4f44:			; <UNDEFINED> instruction: 0xf896e8c0
    4f48:	ldrhteq	ip, [pc], sp
    4f4c:	movwcs	r9, #2584	; 0xa18
    4f50:			; <UNDEFINED> instruction: 0x1c0cea47
    4f54:	b	1324438 <log_oom_internal@plt+0x13212cc>
    4f58:			; <UNDEFINED> instruction: 0xf8960202
    4f5c:	b	10b5254 <log_oom_internal@plt+0x10b20e8>
    4f60:	svcls	0x001d1287
    4f64:	andcs	lr, ip, #270336	; 0x42000
    4f68:			; <UNDEFINED> instruction: 0xf8df4601
    4f6c:	b	1088304 <log_oom_internal@plt+0x1085198>
    4f70:			; <UNDEFINED> instruction: 0xf85b01c1
    4f74:	stmdavs	r0, {}	; <UNPREDICTABLE>
    4f78:	strls	r9, [r2, #-1795]	; 0xfffff8fd
    4f7c:			; <UNDEFINED> instruction: 0xf8d69100
    4f80:	andls	r2, r1, #192	; 0xc0
    4f84:			; <UNDEFINED> instruction: 0xf8da6bb2
    4f88:			; <UNDEFINED> instruction: 0xf7fd1000
    4f8c:			; <UNDEFINED> instruction: 0xf110edc8
    4f90:	strmi	r0, [r6], -r3, ror #30
    4f94:	stmdacs	r0, {r3, r4, r5, r6, ip, lr, pc}
    4f98:	ldclge	6, cr15, [r5, #-1020]	; 0xfffffc04
    4f9c:	movwcc	r9, #6934	; 0x1b16
    4fa0:	vorr.i32	d25, #46592	; 0x0000b600
    4fa4:	cfstr32cs	mvfx0, [r0, #-36]	; 0xffffffdc
    4fa8:	smlsdcs	r1, r4, r0, sp
    4fac:	blt	802fac <log_oom_internal@plt+0x7ffe40>
    4fb0:	ldmdals	r8, {r0, r1, r3, r9, sl, lr}
    4fb4:	blx	18c0fc0 <log_oom_internal@plt+0x18bde54>
    4fb8:	movwcs	lr, #2520	; 0x9d8
    4fbc:	ldmdage	r4!, {r2, r9, sl, lr}^
    4fc0:	blx	1740fcc <log_oom_internal@plt+0x173de60>
    4fc4:	stcne	8, cr15, [ip], {223}	; 0xdf
    4fc8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4fcc:	andcs	r4, r1, r3, lsl #12
    4fd0:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fd4:	stmiblt	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fd8:			; <UNDEFINED> instruction: 0xf7fd2000
    4fdc:	stmdacs	r2, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    4fe0:	blge	e82de0 <log_oom_internal@plt+0xe7fc74>
    4fe4:	ldcleq	8, cr15, [r0], #-892	; 0xfffffc84
    4fe8:	movwcs	pc, #9792	; 0x2640	; <UNPREDICTABLE>
    4fec:	stclcs	8, cr15, [ip], #-892	; 0xfffffc84
    4ff0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4ff4:	stclmi	8, cr15, [r8], #-892	; 0xfffffc84
    4ff8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4ffc:	sbcvc	pc, sl, #8388608	; 0x800000
    5000:	strcs	lr, [r0], #-2509	; 0xfffff633
    5004:	andcs	r4, r3, r2, lsl #12
    5008:			; <UNDEFINED> instruction: 0xf7fe3203
    500c:			; <UNDEFINED> instruction: 0xf7fee838
    5010:			; <UNDEFINED> instruction: 0xf8dfbb22
    5014:	ldrbtmi	r3, [fp], #-3152	; 0xfffff3b0
    5018:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
    501c:			; <UNDEFINED> instruction: 0xf47e2b01
    5020:	blls	5ef83c <log_oom_internal@plt+0x5ec6d0>
    5024:			; <UNDEFINED> instruction: 0xf47e2b00
    5028:			; <UNDEFINED> instruction: 0xf7feaa01
    502c:	vnmulge.f16	s23, s21, s13	; <UNPREDICTABLE>
    5030:	ldrdeq	pc, [r0], -sl
    5034:			; <UNDEFINED> instruction: 0xf7fd4632
    5038:	stmdacs	r0, {r4, r6, r7, sl, fp, sp, lr, pc}
    503c:	svcge	0x002bf6ff
    5040:	bllt	8ebcac <log_oom_internal@plt+0x8e8b40>
    5044:	ldm	r6, {r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    5048:	strcs	r0, [r1], -pc
    504c:	stm	r7, {r0, r3, r4, r9, sl, ip, pc}
    5050:	str	r0, [r0, -pc]!
    5054:	ldrdeq	pc, [r0], -sl
    5058:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    505c:	ble	fe90c87c <log_oom_internal@plt+0xfe909710>
    5060:	ldcls	6, cr4, [r6], {40}	; 0x28
    5064:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    5068:			; <UNDEFINED> instruction: 0xf77e2802
    506c:			; <UNDEFINED> instruction: 0xf8dfaa27
    5070:			; <UNDEFINED> instruction: 0xf6405bf8
    5074:			; <UNDEFINED> instruction: 0xf8df2399
    5078:			; <UNDEFINED> instruction: 0x46312bf4
    507c:	bleq	ffc43400 <log_oom_internal@plt+0xffc40294>
    5080:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5084:	ldr	r4, [r9, #1144]	; 0x478
    5088:			; <UNDEFINED> instruction: 0xf7fe2701
    508c:	ldm	r6, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, pc}
    5090:	svcge	0x0066000f
    5094:	cfstr64vc	mvdx15, [r8], #52	; 0x34
    5098:	andeq	lr, pc, r4, lsl #17
    509c:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    50a0:	andeq	lr, pc, ip, lsl #17
    50a4:	andscs	r4, r0, #101711872	; 0x6100000
    50a8:			; <UNDEFINED> instruction: 0xf7fd4620
    50ac:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    50b0:			; <UNDEFINED> instruction: 0xf7fed0c9
    50b4:	stmdacs	r0, {r3, fp, sp, lr, pc}
    50b8:	addshi	pc, r9, r0, asr #32
    50bc:	blcs	fed43440 <log_oom_internal@plt+0xfed402d4>
    50c0:	andsls	r4, r8, #2046820352	; 0x7a000000
    50c4:	svc	0x00fef7fd
    50c8:	stmdacs	r0, {r3, r4, r9, fp, ip, pc}
    50cc:	addhi	pc, fp, r0, asr #32
    50d0:	blcc	fe943454 <log_oom_internal@plt+0xfe9402e8>
    50d4:			; <UNDEFINED> instruction: 0xf8df447b
    50d8:	andcs	r1, r1, r4, lsr #23
    50dc:			; <UNDEFINED> instruction: 0xf7fe4479
    50e0:	ldr	lr, [r0, r0, asr #16]!
    50e4:	ldrdeq	pc, [r0], -sl
    50e8:	tstls	lr, #76546048	; 0x4900000
    50ec:			; <UNDEFINED> instruction: 0xf7fd9218
    50f0:	bls	640db8 <log_oom_internal@plt+0x63dc4c>
    50f4:	vmovne.32	d6[0], r9
    50f8:	ldmib	r9, {r4, r5, r8, r9, fp, ip, lr, pc}^
    50fc:	ldmib	r2, {r8}^
    5100:	addmi	r2, fp, #-1476395008	; 0xa8000000
    5104:	addmi	fp, r2, #8, 30
    5108:	ldmibge	r0, {r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr, pc}
    510c:	blcc	1c43490 <log_oom_internal@plt+0x1c40324>
    5110:			; <UNDEFINED> instruction: 0xf893447b
    5114:	bcs	d39c <log_oom_internal@plt+0xa230>
    5118:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {1}
    511c:	umlalscc	pc, lr, r3, r8	; <UNPREDICTABLE>
    5120:			; <UNDEFINED> instruction: 0xf43f2b00
    5124:			; <UNDEFINED> instruction: 0xf8daaead
    5128:	strbmi	r0, [r9], -r0
    512c:	svc	0x0010f7fd
    5130:	vmull.p8	<illegal reg q8.5>, d0, d6
    5134:			; <UNDEFINED> instruction: 0xf8df80a2
    5138:	ldmib	r9, {r2, r3, r6, r8, r9, fp, ip, sp}^
    513c:	ldrbtmi	r0, [fp], #-256	; 0xffffff00
    5140:			; <UNDEFINED> instruction: 0x2326e9d3
    5144:	svclt	0x00084299
    5148:			; <UNDEFINED> instruction: 0xf4fe4290
    514c:	ldr	sl, [r7], pc, ror #18
    5150:	smladxcs	r1, r8, r6, r4
    5154:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    5158:	stmdblt	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    515c:	ldcls	6, cr4, [r6], {24}
    5160:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    5164:			; <UNDEFINED> instruction: 0xf77e2802
    5168:			; <UNDEFINED> instruction: 0xf8dfa9a9
    516c:			; <UNDEFINED> instruction: 0xf6405b1c
    5170:			; <UNDEFINED> instruction: 0xf8df2328
    5174:			; <UNDEFINED> instruction: 0x46312b18
    5178:	bleq	5434fc <log_oom_internal@plt+0x540390>
    517c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5180:	ldr	r4, [fp, #-1144]	; 0xfffffb88
    5184:			; <UNDEFINED> instruction: 0xf44fad8f
    5188:	lfmls	f6, 4, [r6], {-0}
    518c:	tstls	r6, #42991616	; 0x2900000
    5190:	svc	0x00aaf7fd
    5194:			; <UNDEFINED> instruction: 0x46069b16
    5198:			; <UNDEFINED> instruction: 0xf7fd4618
    519c:	stmdacs	r2, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    51a0:	mcrcs	13, 0, sp, cr0, cr10, {0}
    51a4:			; <UNDEFINED> instruction: 0xf8dfda02
    51a8:	ldrbtmi	r5, [sp], #-2796	; 0xfffff514
    51ac:	andcs	r9, r3, r2, lsl #10
    51b0:	bpl	ff943534 <log_oom_internal@plt+0xff9403c8>
    51b4:	cmncs	r2, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    51b8:	bcs	ff84353c <log_oom_internal@plt+0xff8403d0>
    51bc:			; <UNDEFINED> instruction: 0xf8df2100
    51c0:	ldrbtmi	r6, [sp], #-2784	; 0xfffff520
    51c4:			; <UNDEFINED> instruction: 0xf502447a
    51c8:	ldrbtmi	r7, [lr], #-714	; 0xfffffd36
    51cc:	strtmi	r9, [sl], -r0, lsl #4
    51d0:	strmi	r9, [r2], #-1537	; 0xfffff9ff
    51d4:	svc	0x0052f7fd
    51d8:	ldreq	pc, [r5], -pc, rrx
    51dc:			; <UNDEFINED> instruction: 0xf7fd4638
    51e0:			; <UNDEFINED> instruction: 0xf7feecec
    51e4:			; <UNDEFINED> instruction: 0xf8dfb96b
    51e8:	ldrbtmi	r3, [fp], #-2748	; 0xfffff544
    51ec:			; <UNDEFINED> instruction: 0xf8dfe773
    51f0:	ldrbtmi	r2, [sl], #-2744	; 0xfffff548
    51f4:	ldcne	7, cr14, [r2], #404	; 0x194
    51f8:	andcs	sp, r0, sl, lsr #1
    51fc:			; <UNDEFINED> instruction: 0xf7fd9c16
    5200:	stmdacs	r2, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    5204:			; <UNDEFINED> instruction: 0xf8dfddea
    5208:			; <UNDEFINED> instruction: 0xf6400aa4
    520c:			; <UNDEFINED> instruction: 0xf8df235c
    5210:	ldrtmi	r2, [r1], -r0, lsr #21
    5214:			; <UNDEFINED> instruction: 0xf8df4478
    5218:	ldrbtmi	r5, [sl], #-2716	; 0xfffff564
    521c:			; <UNDEFINED> instruction: 0xf502447d
    5220:	stmib	sp, {r1, r3, r6, r7, r9, ip, sp, lr}^
    5224:	strmi	r2, [r2], -r0, lsl #10
    5228:	andcc	r2, r3, #3
    522c:	svc	0x0026f7fd
    5230:			; <UNDEFINED> instruction: 0xf8dfe7d4
    5234:			; <UNDEFINED> instruction: 0xf6403a84
    5238:			; <UNDEFINED> instruction: 0xf8df2253
    523c:	ldrbtmi	r1, [fp], #-2688	; 0xfffff580
    5240:			; <UNDEFINED> instruction: 0xf5034479
    5244:	smlabtcc	r3, sl, r3, r7
    5248:	svc	0x0090f7fd
    524c:			; <UNDEFINED> instruction: 0xf7fe4606
    5250:			; <UNDEFINED> instruction: 0xf8dfb963
    5254:	andcs	r3, r0, ip, ror #20
    5258:	bcs	1a435dc <log_oom_internal@plt+0x1a40470>
    525c:	bne	1a435e0 <log_oom_internal@plt+0x1a40474>
    5260:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5264:	bicvc	pc, lr, #12582912	; 0xc00000
    5268:	movwls	r3, #515	; 0x203
    526c:	vst3.16	{d20-d22}, [pc :256], r9
    5270:			; <UNDEFINED> instruction: 0xf8c86326
    5274:			; <UNDEFINED> instruction: 0xf7fd0000
    5278:	strdcs	lr, [r0], -r6
    527c:			; <UNDEFINED> instruction: 0xf7fd9c16
    5280:	stmdacs	r2, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    5284:	ldmdbge	sl, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    5288:	bpl	104360c <log_oom_internal@plt+0x10404a0>
    528c:	teqcs	r4, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    5290:	bcs	f43614 <log_oom_internal@plt+0xf404a8>
    5294:			; <UNDEFINED> instruction: 0xf8df4631
    5298:	ldrbtmi	r0, [sp], #-2620	; 0xfffff5c4
    529c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    52a0:	andcs	lr, r0, ip, lsl #9
    52a4:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    52a8:			; <UNDEFINED> instruction: 0xf77e2802
    52ac:			; <UNDEFINED> instruction: 0xf8dfa9d4
    52b0:			; <UNDEFINED> instruction: 0xf6404a28
    52b4:			; <UNDEFINED> instruction: 0xf8df13f3
    52b8:	ldrtmi	r2, [r1], -r4, lsr #20
    52bc:	beq	843640 <log_oom_internal@plt+0x8404d4>
    52c0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    52c4:			; <UNDEFINED> instruction: 0xf7ff4478
    52c8:			; <UNDEFINED> instruction: 0xf8dab858
    52cc:			; <UNDEFINED> instruction: 0xf7fd0000
    52d0:	strmi	lr, [r6], -r0, ror #27
    52d4:	ldmdalt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    52d8:			; <UNDEFINED> instruction: 0xf7fd2000
    52dc:	stmdacs	r2, {r3, r4, r5, sl, fp, sp, lr, pc}
    52e0:	cdp	12, 1, cr13, cr8, cr8, {1}
    52e4:	strcs	r3, [r0], #-2576	; 0xfffff5f0
    52e8:			; <UNDEFINED> instruction: 0xf7fd6818
    52ec:			; <UNDEFINED> instruction: 0xf7feeb10
    52f0:	cdp	8, 1, cr11, cr8, cr5, {7}
    52f4:	ldmdavs	r8, {r4, r9, fp, ip, sp}
    52f8:	bl	2432f4 <log_oom_internal@plt+0x240188>
    52fc:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5300:	ldrdeq	pc, [r0], -sl
    5304:			; <UNDEFINED> instruction: 0xf893447b
    5308:			; <UNDEFINED> instruction: 0xf89370a0
    530c:	svccs	0x000040be
    5310:	stccs	0, cr13, [r0], {101}	; 0x65
    5314:			; <UNDEFINED> instruction: 0xf893d055
    5318:	bllt	fead15e0 <log_oom_internal@plt+0xfeace474>
    531c:	bl	ffb43318 <log_oom_internal@plt+0xffb401ac>
    5320:	blle	74cb40 <log_oom_internal@plt+0x7499d4>
    5324:	ldrdeq	pc, [r0], -sl
    5328:			; <UNDEFINED> instruction: 0xf7fd2700
    532c:	strmi	lr, [r6], -r0, lsl #26
    5330:	stmdalt	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5334:	ldmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5338:			; <UNDEFINED> instruction: 0x13b1f640
    533c:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5340:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    5344:	stmibmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5348:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    534c:	sbcvc	pc, sl, #8388608	; 0x800000
    5350:	strcs	lr, [r0], #-2509	; 0xfffff633
    5354:	andcs	r4, r3, r2, lsl #12
    5358:			; <UNDEFINED> instruction: 0xf7fd3203
    535c:	bfi	lr, r0, (invalid: 29:0)
    5360:			; <UNDEFINED> instruction: 0xf7fd2000
    5364:	stmdacs	r2, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5368:	ldmdbge	r5!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    536c:	stmibmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5370:	bicsne	pc, r9, #64, 12	; 0x4000000
    5374:	stmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5378:			; <UNDEFINED> instruction: 0xf8df4631
    537c:	ldrbtmi	r0, [ip], #-2432	; 0xfffff680
    5380:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5384:	svclt	0x00f9f7fe
    5388:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    538c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5390:			; <UNDEFINED> instruction: 0xf7fd232a
    5394:	cdpne	12, 0, cr14, cr6, cr2, {5}
    5398:	andcs	sp, r0, r4, asr #21
    539c:	bl	ff5c3398 <log_oom_internal@plt+0xff5c022c>
    53a0:			; <UNDEFINED> instruction: 0xf77e2802
    53a4:			; <UNDEFINED> instruction: 0xf8dfa958
    53a8:			; <UNDEFINED> instruction: 0xf640495c
    53ac:			; <UNDEFINED> instruction: 0xf8df13d1
    53b0:			; <UNDEFINED> instruction: 0x46312958
    53b4:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    53b8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    53bc:			; <UNDEFINED> instruction: 0xf7fe4478
    53c0:	ldmib	r3, {r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    53c4:			; <UNDEFINED> instruction: 0xf7fd2326
    53c8:	cdpne	12, 0, cr14, cr6, cr8, {4}
    53cc:			; <UNDEFINED> instruction: 0xf8dadb20
    53d0:	strtmi	r0, [r7], -r0
    53d4:	stc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    53d8:			; <UNDEFINED> instruction: 0xf7fd4606
    53dc:			; <UNDEFINED> instruction: 0xf893bfac
    53e0:	blcs	116a8 <log_oom_internal@plt+0xe53c>
    53e4:	stccs	0, cr13, [r0], {71}	; 0x47
    53e8:			; <UNDEFINED> instruction: 0xf8dfd1ce
    53ec:	ldrbtmi	r4, [ip], #-2340	; 0xfffff6dc
    53f0:	blcs	1f684 <log_oom_internal@plt+0x1c518>
    53f4:			; <UNDEFINED> instruction: 0xf7fddb34
    53f8:	vmlane.f64	d14, d22, d0
    53fc:	stmiavs	r2!, {r2, r3, r4, r8, r9, fp, ip, lr, pc}
    5400:	ldrdeq	pc, [r0], -sl
    5404:			; <UNDEFINED> instruction: 0xf7fd17d3
    5408:	strmi	lr, [r6], -r4, asr #26
    540c:	svclt	0x0093f7fd
    5410:			; <UNDEFINED> instruction: 0xf7fd4620
    5414:	stmdacs	r2, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    5418:	ldmdage	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    541c:	ldmpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5420:	bicne	pc, r9, #64, 12	; 0x4000000
    5424:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5428:			; <UNDEFINED> instruction: 0xf8df4631
    542c:	ldrbtmi	r0, [sp], #-2288	; 0xfffff710
    5430:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5434:	bllt	ff0c3438 <log_oom_internal@plt+0xff0c02cc>
    5438:			; <UNDEFINED> instruction: 0xf7fd2000
    543c:	stmdacs	r2, {r3, r7, r8, r9, fp, sp, lr, pc}
    5440:	stmdbge	r9, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    5444:	ldmmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5448:	mvnne	pc, #64, 12	; 0x4000000
    544c:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5450:			; <UNDEFINED> instruction: 0xf8df4631
    5454:	ldrbtmi	r0, [ip], #-2260	; 0xfffff72c
    5458:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    545c:	svclt	0x008df7fe
    5460:	bl	ff84345c <log_oom_internal@plt+0xff8402f0>
    5464:	blle	24cc84 <log_oom_internal@plt+0x249b18>
    5468:	ldrdeq	pc, [r0], -sl
    546c:	ldcl	7, cr15, [sl], {253}	; 0xfd
    5470:			; <UNDEFINED> instruction: 0xf7fd4606
    5474:	stccs	15, cr11, [r0], {96}	; 0x60
    5478:			; <UNDEFINED> instruction: 0xe74fd0b7
    547c:			; <UNDEFINED> instruction: 0xf7fd2000
    5480:	stmdacs	r2, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    5484:	stmiage	r7!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    5488:	stmiami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    548c:	mvnne	pc, #64, 12	; 0x4000000
    5490:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5494:			; <UNDEFINED> instruction: 0xf8df4631
    5498:	ldrbtmi	r0, [ip], #-2204	; 0xfffff764
    549c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    54a0:	svclt	0x006bf7fe
    54a4:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    54a8:	mrcvs	4, 4, r4, cr11, cr11, {3}
    54ac:	svclt	0x00181e1d
    54b0:			; <UNDEFINED> instruction: 0xf7fd2501
    54b4:	mrcvs	15, 4, fp, cr12, cr1, {0}
    54b8:			; <UNDEFINED> instruction: 0xf47d2c00
    54bc:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    54c0:	mrcge	4, 7, APSR_nzcv, cr1, cr13, {3}
    54c4:	andcs	lr, r0, sl, lsl r7
    54c8:	bl	10434c4 <log_oom_internal@plt+0x1040358>
    54cc:			; <UNDEFINED> instruction: 0xf77f2802
    54d0:			; <UNDEFINED> instruction: 0xf8dfaf08
    54d4:			; <UNDEFINED> instruction: 0xf6400868
    54d8:			; <UNDEFINED> instruction: 0xf8df13a3
    54dc:	ldrtmi	r4, [r1], -r4, ror #16
    54e0:			; <UNDEFINED> instruction: 0xf8df4478
    54e4:	ldrbtmi	r2, [ip], #-2144	; 0xfffff7a0
    54e8:	ldrbtmi	r6, [sl], #-3648	; 0xfffff1c0
    54ec:			; <UNDEFINED> instruction: 0xf5029401
    54f0:			; <UNDEFINED> instruction: 0xf8df72ca
    54f4:	andls	r4, r2, r4, asr r8
    54f8:	ldrbtmi	r2, [ip], #-3
    54fc:	strtmi	r9, [r2], -r0, lsl #4
    5500:			; <UNDEFINED> instruction: 0xf7fd4402
    5504:			; <UNDEFINED> instruction: 0xe6ecedbc
    5508:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    550c:			; <UNDEFINED> instruction: 0xf8df2116
    5510:	vmul.i<illegal width 8>	d18, d4, d0[0]
    5514:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    5518:	ldmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    551c:	vqshl.s8	q10, q13, q0
    5520:			; <UNDEFINED> instruction: 0xf50243b5
    5524:	ldrbtmi	r7, [ip], #-532	; 0xfffffdec
    5528:	strcs	lr, [r0], #-2509	; 0xfffff633
    552c:	andcs	r4, r3, r2, lsl #12
    5530:			; <UNDEFINED> instruction: 0xf7fd3203
    5534:	strmi	lr, [r6], -r4, lsr #27
    5538:	mrclt	7, 4, APSR_nzcv, cr5, cr13, {7}
    553c:	ldrdeq	pc, [r0], -sl
    5540:	b	ffcc353c <log_oom_internal@plt+0xffcc03d0>
    5544:	tstcc	r8, #3145728	; 0x300000
    5548:			; <UNDEFINED> instruction: 0xf0009014
    554c:	blls	525ce4 <log_oom_internal@plt+0x522b78>
    5550:	suble	r3, r1, ip, ror r3
    5554:	blcs	2c1ac <log_oom_internal@plt+0x29040>
    5558:	mrcge	6, 4, APSR_nzcv, cr13, cr13, {5}
    555c:			; <UNDEFINED> instruction: 0xf7fd2000
    5560:	stmdacs	r2, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    5564:	ldmdage	r7!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    5568:	ubfxmi	pc, pc, #17, #13
    556c:	orrsne	pc, r7, #64, 12	; 0x4000000
    5570:	ubfxcs	pc, pc, #17, #9
    5574:	ubfxeq	pc, pc, #17, #9
    5578:	ldmdbls	r4, {r2, r3, r4, r5, r6, sl, lr}
    557c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5580:	mrclt	7, 7, APSR_nzcv, cr11, cr14, {7}
    5584:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
    5588:			; <UNDEFINED> instruction: 0xf0002800
    558c:			; <UNDEFINED> instruction: 0xf8da8235
    5590:	mrscs	r0, (UNDEF: 0)
    5594:	b	fe943590 <log_oom_internal@plt+0xfe940424>
    5598:	vmull.p8	<illegal reg q8.5>, d0, d6
    559c:			; <UNDEFINED> instruction: 0xf8d48219
    55a0:			; <UNDEFINED> instruction: 0xf8da10b8
    55a4:			; <UNDEFINED> instruction: 0xf7fd0000
    55a8:	cdpne	12, 0, cr14, cr6, cr4, {2}
    55ac:	bichi	pc, r0, r0, lsl #5
    55b0:			; <UNDEFINED> instruction: 0xf7fd2000
    55b4:	stmdacs	r2, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    55b8:	stmdage	sp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    55bc:	sbfxmi	pc, pc, #17, #5
    55c0:	cmnne	r6, #64, 12	; 0x4000000	; <UNPREDICTABLE>
    55c4:	sbfxcs	pc, pc, #17, #1
    55c8:			; <UNDEFINED> instruction: 0xf8df4631
    55cc:	ldrbtmi	r0, [ip], #-1952	; 0xfffff860
    55d0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    55d4:	mrclt	7, 6, APSR_nzcv, cr1, cr14, {7}
    55d8:			; <UNDEFINED> instruction: 0xf7fd2000
    55dc:	stmdacs	r2, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    55e0:	ldmdage	r9!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    55e4:			; <UNDEFINED> instruction: 0x4788f8df
    55e8:	orrsne	pc, r4, #64, 12	; 0x4000000
    55ec:			; <UNDEFINED> instruction: 0x2784f8df
    55f0:			; <UNDEFINED> instruction: 0x0784f8df
    55f4:	ldmdbls	r4, {r2, r3, r4, r5, r6, sl, lr}
    55f8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    55fc:	mrclt	7, 5, APSR_nzcv, cr13, cr14, {7}
    5600:	ldrdeq	pc, [r0], -sl
    5604:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    5608:	biclt	r4, r0, #4, 12	; 0x400000
    560c:			; <UNDEFINED> instruction: 0xf7fd2000
    5610:	stmdacs	r6, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    5614:			; <UNDEFINED> instruction: 0x4620dc1d
    5618:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    561c:	mcrlt	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    5620:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    5624:			; <UNDEFINED> instruction: 0xf8df4631
    5628:	vaba.s8	q9, q0, q4
    562c:			; <UNDEFINED> instruction: 0xf8df437e
    5630:	ldrbtmi	r4, [r8], #-1876	; 0xfffff8ac
    5634:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5638:	andsvc	pc, r4, #8388608	; 0x800000
    563c:	andcs	lr, r0, sp, asr #19
    5640:	andcs	r4, r3, r2, lsr #12
    5644:	strcs	r3, [r0], #-515	; 0xfffffdfd
    5648:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    564c:			; <UNDEFINED> instruction: 0xf7fd4606
    5650:			; <UNDEFINED> instruction: 0xf8dfbdff
    5654:			; <UNDEFINED> instruction: 0xf6400734
    5658:			; <UNDEFINED> instruction: 0xf8df1365
    565c:	tstcs	r0, r0, lsr r7
    5660:			; <UNDEFINED> instruction: 0x572cf8df
    5664:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5668:	sbcvc	pc, sl, r0, lsl #10
    566c:	andls	r4, r0, sp, ror r4
    5670:	strls	r3, [r2], #-515	; 0xfffffdfd
    5674:	andcs	r9, r7, r1, lsl #10
    5678:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    567c:			; <UNDEFINED> instruction: 0xf8dfe7cb
    5680:			; <UNDEFINED> instruction: 0xf6403714
    5684:			; <UNDEFINED> instruction: 0xf8df1263
    5688:	ldrbtmi	r1, [fp], #-1808	; 0xfffff8f0
    568c:			; <UNDEFINED> instruction: 0xf5034479
    5690:	smlabtcc	r3, sl, r3, r7
    5694:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    5698:			; <UNDEFINED> instruction: 0xf7fd4606
    569c:	qasxmi	fp, r0, sp
    56a0:	usatmi	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    56a4:	usatcs	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    56a8:			; <UNDEFINED> instruction: 0xf8df23c4
    56ac:	ldrbtmi	r1, [ip], #-1784	; 0xfffff908
    56b0:			; <UNDEFINED> instruction: 0xf502447a
    56b4:	ldrbtmi	r7, [r9], #-535	; 0xfffffde9
    56b8:	strtmi	r9, [r2], -r0, lsl #4
    56bc:			; <UNDEFINED> instruction: 0xf7fd3203
    56c0:	ldrdcs	lr, [r0], -r2
    56c4:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    56c8:	b	10436c4 <log_oom_internal@plt+0x1040558>
    56cc:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    56d0:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    56d4:	vsub.i8	d2, d0, d2
    56d8:	strcs	r8, [r0], #-220	; 0xffffff24
    56dc:	ldreq	pc, [r5], -pc, rrx
    56e0:	ldclt	7, cr15, [r6, #1012]!	; 0x3f4
    56e4:	svceq	0x0049f013
    56e8:	ldcls	0, cr13, [sl], {235}	; 0xeb
    56ec:	stmdavs	r0!, {r2, r3, r4, r8, fp, ip, pc}
    56f0:	ldc	7, cr15, [r0], {253}	; 0xfd
    56f4:	vsub.i8	d18, d0, d0
    56f8:	stmdavs	r0!, {r0, r5, r7, pc}
    56fc:	bl	15c36f8 <log_oom_internal@plt+0x15c058c>
    5700:			; <UNDEFINED> instruction: 0xf7fd210f
    5704:			; <UNDEFINED> instruction: 0x4606e8ba
    5708:	rsbsle	r2, pc, r0, lsl #16
    570c:			; <UNDEFINED> instruction: 0xf8df4601
    5710:	andcs	r0, r0, #152, 12	; 0x9800000
    5714:			; <UNDEFINED> instruction: 0xf7fd4478
    5718:			; <UNDEFINED> instruction: 0x4604ebb6
    571c:	subsle	r2, pc, r0, lsl #16
    5720:			; <UNDEFINED> instruction: 0x46429f1c
    5724:	ldmdavs	r9!, {r0, r1, sp}
    5728:	stc	7, cr15, [r4], {253}	; 0xfd
    572c:	stmdacs	r0, {r1, r9, sl, lr}
    5730:			; <UNDEFINED> instruction: 0xf8d8d14b
    5734:	vst4.8	{d3-d6}, [r3 :64], r0
    5738:			; <UNDEFINED> instruction: 0xf5b34370
    573c:	suble	r4, r4, r0, lsr #30
    5740:			; <UNDEFINED> instruction: 0xf8df901b
    5744:	ldmdavs	r9!, {r3, r5, r6, r9, sl}
    5748:			; <UNDEFINED> instruction: 0xf7fd4478
    574c:	bls	7005c4 <log_oom_internal@plt+0x6fd458>
    5750:	movwlt	r4, #1543	; 0x607
    5754:	andsls	r4, fp, #48, 12	; 0x3000000
    5758:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    575c:			; <UNDEFINED> instruction: 0x46219a1b
    5760:			; <UNDEFINED> instruction: 0xf7fd4628
    5764:	bls	6ffa6c <log_oom_internal@plt+0x6fc900>
    5768:	blle	10cf88 <log_oom_internal@plt+0x109e1c>
    576c:			; <UNDEFINED> instruction: 0x46284639
    5770:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5774:	blls	716f94 <log_oom_internal@plt+0x713e28>
    5778:			; <UNDEFINED> instruction: 0xf7fd6818
    577c:	ldrtmi	lr, [r8], -r8, asr #17
    5780:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5784:			; <UNDEFINED> instruction: 0xf7fd4620
    5788:	blls	6bfa98 <log_oom_internal@plt+0x6bc92c>
    578c:			; <UNDEFINED> instruction: 0xf7fd6818
    5790:			; <UNDEFINED> instruction: 0xf7ffe8be
    5794:			; <UNDEFINED> instruction: 0xf8dfb84a
    5798:	vmin.s8	d19, d0, d8
    579c:			; <UNDEFINED> instruction: 0xf8df4294
    57a0:			; <UNDEFINED> instruction: 0x46351614
    57a4:			; <UNDEFINED> instruction: 0xf8dd447b
    57a8:	ldrbtmi	fp, [r9], #-88	; 0xffffffa8
    57ac:	tstvc	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    57b0:			; <UNDEFINED> instruction: 0xf8dd3103
    57b4:			; <UNDEFINED> instruction: 0xf8dd9050
    57b8:			; <UNDEFINED> instruction: 0xf7fda05c
    57bc:			; <UNDEFINED> instruction: 0x4606ecd8
    57c0:			; <UNDEFINED> instruction: 0xf7fd4628
    57c4:			; <UNDEFINED> instruction: 0xf7fde8a4
    57c8:	ldrtmi	fp, [r0], -r3, asr #26
    57cc:			; <UNDEFINED> instruction: 0xf7fd2700
    57d0:			; <UNDEFINED> instruction: 0x463ae89e
    57d4:	strtmi	r4, [r8], -r1, lsr #12
    57d8:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57dc:	strb	r4, [sl, r6, lsl #12]
    57e0:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    57e4:	addmi	pc, sp, #64, 4
    57e8:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    57ec:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
    57f0:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    57f4:			; <UNDEFINED> instruction: 0xf5034479
    57f8:	tstcc	r3, r4, lsl r3
    57fc:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5800:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5804:	ldc	7, cr15, [r2], #1012	; 0x3f4
    5808:	ldrb	r4, [r9, r6, lsl #12]
    580c:	ldrcc	pc, [r0, #2271]!	; 0x8df
    5810:			; <UNDEFINED> instruction: 0xf8df4605
    5814:			; <UNDEFINED> instruction: 0x200015b0
    5818:	vqshl.s8	q10, <illegal reg q13.5>, q0
    581c:	ldrbtmi	r4, [r9], #-649	; 0xfffffd77
    5820:	tstvc	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    5824:			; <UNDEFINED> instruction: 0xf8dd3103
    5828:			; <UNDEFINED> instruction: 0xf8ddb058
    582c:			; <UNDEFINED> instruction: 0x46049050
    5830:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5834:	ldc	7, cr15, [sl], {253}	; 0xfd
    5838:	strb	r4, [r1, r6, lsl #12]
    583c:	andcs	r9, r0, #26624	; 0x6800
    5840:	streq	pc, [r4, #2271]	; 0x8df
    5844:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
    5848:	bl	743844 <log_oom_internal@plt+0x7406d8>
    584c:	stmdacs	r0, {r2, r9, sl, lr}
    5850:	andcs	sp, r0, #61	; 0x3d
    5854:	strtmi	r4, [r8], -r1, lsl #12
    5858:			; <UNDEFINED> instruction: 0xf7fd4617
    585c:	strmi	lr, [r6], -r4, asr #16
    5860:			; <UNDEFINED> instruction: 0xf7fde789
    5864:			; <UNDEFINED> instruction: 0xf8ddebd6
    5868:			; <UNDEFINED> instruction: 0xf8ddb058
    586c:			; <UNDEFINED> instruction: 0xf8dd9050
    5870:			; <UNDEFINED> instruction: 0x4603a05c
    5874:	ldmdavs	lr, {sp}
    5878:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    587c:	ldcle	8, cr2, [sp], #-8
    5880:			; <UNDEFINED> instruction: 0xf04f2e00
    5884:	svclt	0x00b80400
    5888:	rscslt	r4, r6, #1610612743	; 0x60000007
    588c:			; <UNDEFINED> instruction: 0xf7fd4276
    5890:	blls	7f4c14 <log_oom_internal@plt+0x7f1aa8>
    5894:			; <UNDEFINED> instruction: 0xf8df2116
    5898:	vbic.i32	d21, #4456448	; 0x00440000
    589c:			; <UNDEFINED> instruction: 0xf8df0100
    58a0:	ldmdavs	r8, {r4, r5, r8, sl, sp}
    58a4:			; <UNDEFINED> instruction: 0xf8df447d
    58a8:	ldrbtmi	r4, [sl], #-1324	; 0xfffffad4
    58ac:	andsvc	pc, r4, #8388608	; 0x800000
    58b0:			; <UNDEFINED> instruction: 0x43a6f240
    58b4:	andls	r4, r2, ip, ror r4
    58b8:	andcs	r9, r3, r1, lsl #8
    58bc:	strtmi	r9, [sl], -r0, lsl #4
    58c0:	strcs	r4, [r0], #-1026	; 0xfffffbfe
    58c4:	bl	ff6c38c0 <log_oom_internal@plt+0xff6c0754>
    58c8:			; <UNDEFINED> instruction: 0xf7fd4606
    58cc:			; <UNDEFINED> instruction: 0xf8dfbcc1
    58d0:	vrshl.s8	d19, d8, d0
    58d4:			; <UNDEFINED> instruction: 0xf8df4299
    58d8:	andcs	r1, r0, r4, lsl #10
    58dc:			; <UNDEFINED> instruction: 0xf8dd447b
    58e0:	ldrbtmi	fp, [r9], #-88	; 0xffffffa8
    58e4:	tstvc	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    58e8:			; <UNDEFINED> instruction: 0xf8dd3103
    58ec:			; <UNDEFINED> instruction: 0xf8dd9050
    58f0:			; <UNDEFINED> instruction: 0xf7fda05c
    58f4:			; <UNDEFINED> instruction: 0x4606ec3c
    58f8:	stclt	7, cr15, [sl], #1012	; 0x3f4
    58fc:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5900:			; <UNDEFINED> instruction: 0xf8df4631
    5904:	vshl.s8	q9, q8, q8
    5908:			; <UNDEFINED> instruction: 0xf8df4381
    590c:	ldrbtmi	r4, [r8], #-1244	; 0xfffffb24
    5910:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5914:	mulcs	r0, r0, r6
    5918:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    591c:	mcrrle	8, 0, r2, r1, cr3
    5920:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    5924:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5928:	eorscs	pc, r4, r3, lsl #17
    592c:	ldclt	7, cr15, [r3], #1012	; 0x3f4
    5930:	ldrtvc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5934:			; <UNDEFINED> instruction: 0xf8df2400
    5938:			; <UNDEFINED> instruction: 0xf8df64bc
    593c:	ldrbtmi	r5, [pc], #-1212	; 5944 <log_oom_internal@plt+0x27d8>
    5940:	ldrdeq	pc, [r0], -sl
    5944:			; <UNDEFINED> instruction: 0xf7fd447e
    5948:			; <UNDEFINED> instruction: 0xee18ea1e
    594c:	ldrbtmi	r9, [sp], #-2576	; 0xfffff5f0
    5950:	bne	ff0fd978 <log_oom_internal@plt+0xff0fa80c>
    5954:	bne	ff494160 <log_oom_internal@plt+0xff490ff4>
    5958:	mcrrne	6, 2, r4, r3, cr9
    595c:			; <UNDEFINED> instruction: 0xf7fd2001
    5960:	strcc	lr, [r1], #-3072	; 0xfffff400
    5964:	ldrdeq	pc, [r0], -sl
    5968:	strbmi	r4, [r1], -sl, asr #12
    596c:	bl	6c3968 <log_oom_internal@plt+0x6c07fc>
    5970:			; <UNDEFINED> instruction: 0xf77e2800
    5974:	ldmvs	fp!, {r0, r1, r2, r3, r5, r8, fp, sp, pc}
    5978:			; <UNDEFINED> instruction: 0xf4be429c
    597c:			; <UNDEFINED> instruction: 0xf8d8a92b
    5980:	teqcs	sp, r0
    5984:	ldrdcs	pc, [r0], -r9
    5988:	tstls	r4, #24, 12	; 0x1800000
    598c:			; <UNDEFINED> instruction: 0xf7fd9216
    5990:	bls	5c06c8 <log_oom_internal@plt+0x5bd55c>
    5994:	stmdacs	r0, {r2, r4, r8, r9, fp, ip, pc}
    5998:			; <UNDEFINED> instruction: 0x4631d1db
    599c:			; <UNDEFINED> instruction: 0xf7fd2001
    59a0:	ldrb	lr, [lr, r0, ror #23]
    59a4:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    59a8:	orrsne	pc, r1, #64, 12	; 0x4000000
    59ac:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    59b0:			; <UNDEFINED> instruction: 0xf8df4478
    59b4:	ldrbtmi	r4, [sl], #-1104	; 0xfffffbb0
    59b8:	ldrbtmi	r9, [ip], #-2324	; 0xfffff6ec
    59bc:	sbcvc	pc, sl, #8388608	; 0x800000
    59c0:	strcs	lr, [r0], #-2509	; 0xfffff633
    59c4:	andcs	r4, r4, r2, lsl #12
    59c8:			; <UNDEFINED> instruction: 0xf7fd3203
    59cc:	sbfx	lr, r8, #22, #8
    59d0:			; <UNDEFINED> instruction: 0xf7fd2000
    59d4:	stmdacs	r2, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    59d8:	mrcge	7, 1, APSR_nzcv, cr13, cr13, {3}
    59dc:	strtmi	pc, [r8], #-2271	; 0xfffff721
    59e0:	tstvs	r7, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    59e4:	strtcs	pc, [r4], #-2271	; 0xfffff721
    59e8:			; <UNDEFINED> instruction: 0xf8df4631
    59ec:	ldrbtmi	r0, [ip], #-1060	; 0xfffffbdc
    59f0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    59f4:	stcllt	7, cr15, [r1], {254}	; 0xfe
    59f8:	ldrmi	pc, [r8], #-2271	; 0xfffff721
    59fc:	msrne	SPSR_fs, #64, 12	; 0x4000000
    5a00:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    5a04:	ldrne	pc, [r4], #-2271	; 0xfffff721
    5a08:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5a0c:	sbcvc	pc, lr, #8388608	; 0x800000
    5a10:	andls	r4, r0, #2030043136	; 0x79000000
    5a14:	andcc	r4, r3, #35651584	; 0x2200000
    5a18:	bl	943a14 <log_oom_internal@plt+0x9408a8>
    5a1c:	svc	0x0076f7fc
    5a20:			; <UNDEFINED> instruction: 0x46284bff
    5a24:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    5a28:	b	1443a24 <log_oom_internal@plt+0x14408b8>
    5a2c:	blle	130d244 <log_oom_internal@plt+0x130a0d8>
    5a30:	ldmdavs	ip, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    5a34:	suble	r2, r5, r0, lsl #24
    5a38:	strtmi	r2, [r0], -r0, lsl #12
    5a3c:	svc	0x00def7fc
    5a40:	blle	3d1248 <log_oom_internal@plt+0x3ce0dc>
    5a44:	ldrtmi	r2, [ip], -r0, lsl #14
    5a48:	mulcs	r0, r5, r6
    5a4c:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a50:	ldcle	8, cr2, [r0], {2}
    5a54:	rscslt	r4, r6, #1610612742	; 0x60000006
    5a58:	blls	6d6438 <log_oom_internal@plt+0x6d32cc>
    5a5c:	stccs	8, cr6, [r0], {28}
    5a60:	strb	sp, [sp, fp, ror #3]!
    5a64:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5a68:			; <UNDEFINED> instruction: 0xf8dd2400
    5a6c:			; <UNDEFINED> instruction: 0xf8dd9050
    5a70:			; <UNDEFINED> instruction: 0xf7fda05c
    5a74:			; <UNDEFINED> instruction: 0xf8d9bbed
    5a78:	strtmi	r6, [r1], -r0, lsr #32
    5a7c:	ldrdmi	pc, [r4], -r9	; <UNPREDICTABLE>
    5a80:	svcmi	0x00e823d0
    5a84:			; <UNDEFINED> instruction: 0xf4240b32
    5a88:	b	109dc8c <log_oom_internal@plt+0x109ab20>
    5a8c:	rscslt	r5, r4, #4, 4	; 0x40000000
    5a90:	rscseq	pc, pc, #34	; 0x22
    5a94:	andeq	pc, pc, r0, lsr #32
    5a98:	stclmi	3, cr4, [r3], #136	; 0x88
    5a9c:	vsubl.u8	<illegal reg q12.5>, d6, d3
    5aa0:	ldrbtmi	r2, [ip], #-1547	; 0xfffff9f5
    5aa4:			; <UNDEFINED> instruction: 0xf5044306
    5aa8:	sfmmi	f7, 2, [r0], #116	; 0x74
    5aac:	strls	r2, [r2], -r3
    5ab0:	ldrbtmi	r4, [pc], #-1148	; 5ab8 <log_oom_internal@plt+0x294c>
    5ab4:	strcs	lr, [r0, -sp, asr #19]
    5ab8:	strmi	r4, [r2], #-1570	; 0xfffff9de
    5abc:	b	ff7c3ab8 <log_oom_internal@plt+0xff7c094c>
    5ac0:	strb	r4, [sl, r6, lsl #12]
    5ac4:	strtmi	r4, [r6], -r7, lsr #12
    5ac8:	andcs	lr, r0, r5, asr r6
    5acc:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ad0:	ldcle	8, cr2, [pc, #8]!	; 5ae0 <log_oom_internal@plt+0x2974>
    5ad4:	strtmi	r9, [r1], -r1, lsr #22
    5ad8:	ldrdcs	r4, [r3], -r5
    5adc:	bcs	441350 <log_oom_internal@plt+0x43e1e4>
    5ae0:	movwls	r4, #1150	; 0x47e
    5ae4:	vst1.8	{d25-d27}, [pc], r1
    5ae8:			; <UNDEFINED> instruction: 0xf7fd7380
    5aec:	strmi	lr, [r6], -r8, asr #21
    5af0:			; <UNDEFINED> instruction: 0xf7fde7b3
    5af4:	strmi	lr, [r3], -lr, lsl #21
    5af8:	ldmdavs	lr, {sp}
    5afc:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b00:	ldcle	8, cr2, [r0], {2}
    5b04:	svclt	0x00b82e00
    5b08:	rscslt	r4, r6, #1610612743	; 0x60000007
    5b0c:			; <UNDEFINED> instruction: 0xe7a44276
    5b10:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b14:	ldcle	8, cr2, [r9], {2}
    5b18:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5b1c:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5b20:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5b24:	cfstr64mi	mvdx14, [r3], {217}	; 0xd9
    5b28:	bmi	ff0d73f4 <log_oom_internal@plt+0xff0d4288>
    5b2c:	stmiami	r3, {r2, r3, r6, r7, r8, r9, sp}^
    5b30:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5b34:			; <UNDEFINED> instruction: 0xf5024478
    5b38:	stmib	sp, {r0, r2, r3, r4, r9, ip, sp, lr}^
    5b3c:	strtmi	r2, [r2], -r0
    5b40:	andcc	r2, r3, #3
    5b44:	b	fe6c3b40 <log_oom_internal@plt+0xfe6c09d4>
    5b48:	str	r4, [r6, r6, lsl #12]
    5b4c:	biccs	r4, r7, #188, 16	; 0xbc0000
    5b50:			; <UNDEFINED> instruction: 0x21004abc
    5b54:	cfldrsmi	mvf4, [ip], #480	; 0x1e0
    5b58:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5b5c:	andsvc	pc, sp, #8388608	; 0x800000
    5b60:	strcs	lr, [r0], #-2509	; 0xfffff633
    5b64:	andcs	r4, r3, r2, lsl #12
    5b68:			; <UNDEFINED> instruction: 0xf7fd3203
    5b6c:	blls	700594 <log_oom_internal@plt+0x6fd428>
    5b70:	stccs	8, cr6, [r0], {28}
    5b74:			; <UNDEFINED> instruction: 0xf06fd0d0
    5b78:	smmla	lr, r5, r6, r0
    5b7c:	ldrdne	pc, [r0], -fp
    5b80:	andcs	r4, r3, sl, asr #12
    5b84:			; <UNDEFINED> instruction: 0xf7fc6026
    5b88:	mcrne	14, 0, lr, cr1, cr2, {7}
    5b8c:	cmnhi	r2, r0, asr #5	; <UNPREDICTABLE>
    5b90:	ldrdgt	pc, [r0], -r9	; <UNPREDICTABLE>
    5b94:	ldrd	pc, [r4], -r9	; <UNPREDICTABLE>
    5b98:			; <UNDEFINED> instruction: 0x0010f8d9
    5b9c:	tstcc	ip, #323584	; 0x4f000
    5ba0:	cmnvs	pc, lr, lsr #8	; <UNPREDICTABLE>
    5ba4:	rsbsmi	pc, r0, r0, lsl #8
    5ba8:	movwpl	lr, #59971	; 0xea43
    5bac:	svcmi	0x00c0f5b0
    5bb0:	mcr2	10, 4, pc, cr12, cr15, {2}	; <UNPREDICTABLE>
    5bb4:	mvnseq	pc, #35	; 0x23
    5bb8:	stccs	3, cr15, [fp], {204}	; 0xcc
    5bbc:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    5bc0:	movweq	lr, #59971	; 0xea43
    5bc4:	tsteq	ip, r1, asr #20
    5bc8:	bcs	fe441434 <log_oom_internal@plt+0xfe43e2c8>
    5bcc:	movwne	lr, #2509	; 0x9cd
    5bd0:	svclt	0x000c4620
    5bd4:	cmncs	r3, #-2013265919	; 0x88000001
    5bd8:			; <UNDEFINED> instruction: 0xf7fd2101
    5bdc:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
    5be0:	teqhi	r8, r0, asr #5	; <UNPREDICTABLE>
    5be4:	ldrtmi	r6, [r2], -r1, lsr #16
    5be8:			; <UNDEFINED> instruction: 0xf7fc4628
    5bec:			; <UNDEFINED> instruction: 0xf1b0ee7c
    5bf0:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    5bf4:	stmdavs	r0!, {r1, r3, r6, r8, pc}
    5bf8:	mcr	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5bfc:	mrclt	7, 5, APSR_nzcv, cr14, cr14, {7}
    5c00:			; <UNDEFINED> instruction: 0xf7fc4630
    5c04:	stmdacs	r2, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5c08:	mrshi	pc, (UNDEF: 121)	; <UNPREDICTABLE>
    5c0c:	rscslt	r4, r6, #1610612742	; 0x60000006
    5c10:			; <UNDEFINED> instruction: 0x46384276
    5c14:	mrc	7, 3, APSR_nzcv, cr10, cr12, {7}
    5c18:	blmi	fe33f89c <log_oom_internal@plt+0xfe33c730>
    5c1c:	stmibmi	ip, {r0, r5, r6, r7, r9, sp}
    5c20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5c24:	tstvc	sp, #12582912	; 0xc00000	; <UNPREDICTABLE>
    5c28:			; <UNDEFINED> instruction: 0xf7fd3103
    5c2c:	strmi	lr, [r6], -r0, lsr #21
    5c30:	svclt	0x0000e7ef
    5c34:	andeq	r8, r1, r4, asr #3
    5c38:	andeq	r8, r1, r0, lsr #3
    5c3c:	andeq	r8, r1, sl, lsl #3
    5c40:			; <UNDEFINED> instruction: 0x00006ebe
    5c44:	andeq	r6, r0, lr, asr #29
    5c48:	andeq	r8, r1, lr, ror #1
    5c4c:	andeq	r8, r1, ip, asr #1
    5c50:	andeq	r0, r0, ip, lsr r3
    5c54:	andeq	r6, r0, sl, asr sp
    5c58:	andeq	r4, r0, sl, lsl #10
    5c5c:	andeq	r7, r0, ip, asr #3
    5c60:	strdeq	r6, [r0], -r2
    5c64:	andeq	r8, r1, lr
    5c68:	andeq	r6, r0, r0, asr sp
    5c6c:	andeq	r7, r0, r2, asr #2
    5c70:	andeq	r4, r0, r8, ror r4
    5c74:	andeq	r6, r0, r0, ror #24
    5c78:	andeq	r6, r0, ip, asr #24
    5c7c:	muleq	r0, r0, ip
    5c80:	andeq	r7, r1, r4, lsl pc
    5c84:	andeq	r7, r1, r6, ror #29
    5c88:	andeq	r6, r0, ip, asr #23
    5c8c:	andeq	r7, r0, r6, asr #32
    5c90:	andeq	r4, r0, ip, ror r3
    5c94:	muleq	r0, sl, sl
    5c98:	andeq	r4, r0, sl, lsr r3
    5c9c:	andeq	r7, r0, r0
    5ca0:	andeq	r6, r0, sl, ror #23
    5ca4:	andeq	r4, r0, r2, asr r4
    5ca8:	andeq	r4, r0, lr, lsr r4
    5cac:	andeq	r4, r0, r8, ror #5
    5cb0:	andeq	r6, r0, sl, lsr #31
    5cb4:	andeq	r6, r0, ip, ror #22
    5cb8:	andeq	r6, r0, r6, lsl #31
    5cbc:			; <UNDEFINED> instruction: 0x000042bc
    5cc0:	andeq	r6, r0, r4, ror #30
    5cc4:	muleq	r0, sl, r2
    5cc8:	andeq	r6, r0, r4, lsr #25
    5ccc:	andeq	r6, r0, lr, lsr #21
    5cd0:	andeq	r6, r0, r8, lsr #30
    5cd4:	andeq	r4, r0, lr, asr r2
    5cd8:	andeq	r6, r0, r4, lsl #20
    5cdc:	andeq	r6, r0, r2, lsl #30
    5ce0:	andeq	r4, r0, r8, lsr r2
    5ce4:	andeq	r7, r1, r0, lsr #26
    5ce8:			; <UNDEFINED> instruction: 0x000041ba
    5cec:	andeq	r6, r0, ip, ror lr
    5cf0:	andeq	r6, r0, r6, lsl #18
    5cf4:	andeq	r6, r0, lr, lsl #18
    5cf8:	andeq	r6, r0, r4, asr #28
    5cfc:	andeq	r4, r0, sl, ror r1
    5d00:	muleq	r1, r8, ip
    5d04:			; <UNDEFINED> instruction: 0x000068b8
    5d08:	andeq	r6, r0, sl, lsl #28
    5d0c:	andeq	r4, r0, r0, asr #2
    5d10:	andeq	r7, r1, r6, lsl ip
    5d14:	andeq	r6, r0, r2, asr #16
    5d18:	muleq	r0, r4, sp
    5d1c:	andeq	r4, r0, sl, asr #1
    5d20:	andeq	r6, r0, r6, lsr r8
    5d24:	andeq	r6, r0, ip, ror #26
    5d28:	andeq	r4, r0, r2, lsr #1
    5d2c:	andeq	r6, r0, lr, lsl #16
    5d30:	andeq	r6, r0, r8, lsr #26
    5d34:	andeq	r4, r0, lr, asr r0
    5d38:	andeq	r7, r1, ip, ror fp
    5d3c:	andeq	r7, r1, r4, asr #22
    5d40:	andeq	r6, r0, r6, asr #14
    5d44:	ldrdeq	r6, [r0], -sl
    5d48:	andeq	r4, r0, r2
    5d4c:	andeq	r3, r0, r6, ror #31
    5d50:	andeq	r6, r0, r8, lsr #25
    5d54:			; <UNDEFINED> instruction: 0x000065be
    5d58:	muleq	r0, r4, r6
    5d5c:	andeq	r6, r0, r8, asr #24
    5d60:	andeq	r3, r0, lr, ror pc
    5d64:	andeq	r6, r0, r2, lsl #11
    5d68:	strdeq	r6, [r0], -r4
    5d6c:	andeq	r3, r0, sl, lsr #30
    5d70:	andeq	r6, r0, r8, asr #11
    5d74:	andeq	r6, r0, ip, asr #23
    5d78:	andeq	r3, r0, r2, lsl #30
    5d7c:	andeq	r6, r0, sl, lsr #6
    5d80:	muleq	r0, r0, fp
    5d84:	andeq	r3, r0, r6, asr #29
    5d88:	andeq	r6, r0, r0, ror #22
    5d8c:	muleq	r0, r6, lr
    5d90:	muleq	r0, ip, r4
    5d94:	andeq	r6, r0, sl, lsr fp
    5d98:	andeq	r3, r0, r0, ror lr
    5d9c:	andeq	r3, r0, lr, asr #28
    5da0:	andeq	r6, r0, r4, lsl fp
    5da4:	andeq	r6, r0, lr, ror #5
    5da8:	andeq	r6, r0, r0, lsl #5
    5dac:	andeq	r6, r0, r4, asr r2
    5db0:	andeq	r6, r0, r0, lsr #20
    5db4:	andeq	r3, r0, r2, asr sp
    5db8:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    5dbc:	andeq	r3, r0, r8, lsl #26
    5dc0:	andeq	r6, r0, ip, lsr #19
    5dc4:	ldrdeq	r3, [r0], -lr
    5dc8:	andeq	r6, r0, r6, asr r1
    5dcc:	andeq	r3, r0, r8, asr ip
    5dd0:	andeq	r6, r0, sl, lsl r9
    5dd4:	andeq	r6, r0, ip, asr #3
    5dd8:	andeq	r6, r0, r8, ror #17
    5ddc:	andeq	r3, r0, sl, lsl ip
    5de0:	andeq	r6, r0, lr, rrx
    5de4:			; <UNDEFINED> instruction: 0x000068b4
    5de8:	andeq	r3, r0, sl, ror #23
    5dec:	strdeq	r7, [r1], -lr
    5df0:	andeq	r7, r1, r6, asr #13
    5df4:	andeq	r6, r0, r4, lsr r2
    5df8:	andeq	r6, r0, sl, lsr #4
    5dfc:	andeq	r3, r0, ip, asr #22
    5e00:	andeq	r6, r0, lr, lsl #16
    5e04:	andeq	r6, r0, r6, asr #3
    5e08:	andeq	r6, r0, sl, lsr r1
    5e0c:	ldrdeq	r6, [r0], -r4
    5e10:	andeq	r3, r0, sl, lsl #22
    5e14:	strdeq	r3, [r0], -r4
    5e18:			; <UNDEFINED> instruction: 0x000067ba
    5e1c:	andeq	r6, r0, ip, lsl #2
    5e20:	andeq	r7, r1, r0, lsl #12
    5e24:	andeq	r5, r0, lr, lsl pc
    5e28:	andeq	r6, r0, r2, lsr #14
    5e2c:	andeq	r3, r0, ip, asr #20
    5e30:	andeq	r5, r0, r0, ror pc
    5e34:	andeq	r3, r0, ip, asr #19
    5e38:	muleq	r0, r2, r6
    5e3c:	andeq	r5, r0, r8, asr #28
    5e40:	andeq	r3, r0, r8, lsr #19
    5e44:	andeq	r6, r0, ip, ror #12
    5e48:	andeq	r5, r0, r2, asr lr
    5e4c:	andeq	r6, r0, r4, lsr #11
    5e50:	ldrdeq	r3, [r0], -sl
    5e54:	ldrtmi	r4, [r0], -sp, ror #22
    5e58:	rscscs	r4, r0, #1785856	; 0x1b4000
    5e5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5e60:	tstvc	sp, #12582912	; 0xc00000	; <UNPREDICTABLE>
    5e64:			; <UNDEFINED> instruction: 0xf7fd3103
    5e68:	strmi	lr, [r6], -r2, lsl #19
    5e6c:			; <UNDEFINED> instruction: 0xf7fc6820
    5e70:	strb	lr, [lr], lr, asr #26
    5e74:			; <UNDEFINED> instruction: 0x91234630
    5e78:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5e7c:	stmdacs	r2, {r0, r1, r5, r8, fp, ip, pc}
    5e80:	submi	sp, lr, #32, 24	; 0x2000
    5e84:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    5e88:			; <UNDEFINED> instruction: 0x4630e7f0
    5e8c:	mrc	7, 2, APSR_nzcv, cr14, cr12, {7}
    5e90:	stcle	8, cr2, [sp], #-8
    5e94:	streq	pc, [r0], -fp, asr #3
    5e98:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    5e9c:	strtmi	lr, [r1], -r6, ror #15
    5ea0:	bmi	1759018 <log_oom_internal@plt+0x1755eac>
    5ea4:	ldmdami	sp, {r0, r2, r5, r6, r7, r8, r9, sp}^
    5ea8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5eac:			; <UNDEFINED> instruction: 0xf5024478
    5eb0:	stmib	sp, {r0, r2, r3, r4, r9, ip, sp, lr}^
    5eb4:	strtmi	r2, [r2], -r0
    5eb8:	andcc	r2, r3, #3
    5ebc:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ec0:	strt	r4, [r6], r6, lsl #12
    5ec4:	andcs	r4, r3, r6, asr lr
    5ec8:	ldrdcs	pc, [r0], -fp
    5ecc:	ldrbtmi	r2, [lr], #-1004	; 0xfffffc14
    5ed0:	cdpmi	6, 5, cr9, cr4, cr1, {0}
    5ed4:	ldrsbgt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5ed8:	andls	r4, r2, #2113929216	; 0x7e000000
    5edc:			; <UNDEFINED> instruction: 0xf50c44fc
    5ee0:	andls	r7, r0, #-805306367	; 0xd0000001
    5ee4:	strmi	r4, [r2], #-1586	; 0xfffff9ce
    5ee8:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5eec:	ldr	r4, [sp, r6, lsl #12]!
    5ef0:	ldrbmi	r4, [r9], -lr, asr #28
    5ef4:	mvnscs	r4, #319488	; 0x4e000
    5ef8:	stmdami	lr, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5efc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5f00:	andsvc	pc, sp, #8388608	; 0x800000
    5f04:	andcs	lr, r0, sp, asr #19
    5f08:	andcs	r4, r3, r2, lsr r6
    5f0c:			; <UNDEFINED> instruction: 0xf7fd3203
    5f10:			; <UNDEFINED> instruction: 0x4606e8b6
    5f14:	mcrrmi	7, 10, lr, r8, cr10
    5f18:	bicsvs	pc, r2, #64, 4
    5f1c:	stmdami	r8, {r0, r1, r2, r6, r9, fp, lr}^
    5f20:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5f24:			; <UNDEFINED> instruction: 0xf5024478
    5f28:	stmib	sp, {r0, r2, r3, r9, ip, sp, lr}^
    5f2c:	strtmi	r2, [r2], -r0
    5f30:	andcc	r2, r3, #3
    5f34:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f38:			; <UNDEFINED> instruction: 0xf7fe4606
    5f3c:	andcs	fp, r0, r9, lsr ip
    5f40:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5f44:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5f48:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5f4c:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5f50:	stcle	8, cr2, [r4], {2}
    5f54:	rscslt	r4, r6, #1610612743	; 0x60000007
    5f58:			; <UNDEFINED> instruction: 0xf7fd4276
    5f5c:	blls	7f4574 <log_oom_internal@plt+0x7f1408>
    5f60:	ldcmi	6, cr4, [r8], #-196	; 0xffffff3c
    5f64:	ldmdavs	r8, {r3, r4, r5, r9, fp, lr}
    5f68:	strls	r4, [r1], #-1148	; 0xfffffb84
    5f6c:	cfldrsmi	mvf4, [r7], #-488	; 0xfffffe18
    5f70:	andsvc	pc, r4, #8388608	; 0x800000
    5f74:	vhadd.s8	d25, d0, d2
    5f78:	ldrbtmi	r4, [ip], #-945	; 0xfffffc4f
    5f7c:	andls	r2, r0, #3
    5f80:	strmi	r4, [r2], #-1570	; 0xfffff9de
    5f84:	ldmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f88:			; <UNDEFINED> instruction: 0xf7fd4606
    5f8c:			; <UNDEFINED> instruction: 0x4c30b96c
    5f90:	bmi	c17858 <log_oom_internal@plt+0xc146ec>
    5f94:			; <UNDEFINED> instruction: 0x63b1f240
    5f98:	ldrbtmi	r4, [ip], #-2351	; 0xfffff6d1
    5f9c:			; <UNDEFINED> instruction: 0xf502447a
    5fa0:	ldrbtmi	r7, [r9], #-517	; 0xfffffdfb
    5fa4:	strtmi	r9, [r2], -r0, lsl #4
    5fa8:			; <UNDEFINED> instruction: 0xf7fd3203
    5fac:	blls	5c0124 <log_oom_internal@plt+0x5bcfb8>
    5fb0:			; <UNDEFINED> instruction: 0xf7fc6818
    5fb4:			; <UNDEFINED> instruction: 0xf7feee62
    5fb8:	stcmi	8, cr11, [r8, #-552]!	; 0xfffffdd8
    5fbc:	bmi	a17888 <log_oom_internal@plt+0xa1471c>
    5fc0:	bicvs	pc, r1, #64, 4
    5fc4:	ldrbtmi	r4, [sp], #-2087	; 0xfffff7d9
    5fc8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5fcc:	bllt	ff5c3fcc <log_oom_internal@plt+0xff5c0e60>
    5fd0:	strtmi	r4, [r1], -r5, lsr #20
    5fd4:			; <UNDEFINED> instruction: 0xf6404e25
    5fd8:	stmdami	r5!, {r0, r1, r3, r6, r7, r8, r9}
    5fdc:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    5fe0:	sbcvc	pc, sl, #8388608	; 0x800000
    5fe4:			; <UNDEFINED> instruction: 0x96014478
    5fe8:	ldmdblt	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fec:			; <UNDEFINED> instruction: 0xf6404c21
    5ff0:	bmi	846e54 <log_oom_internal@plt+0x843ce8>
    5ff4:	stmdbmi	r1!, {sp}
    5ff8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5ffc:	sbcvc	pc, lr, #8388608	; 0x800000
    6000:	andls	r4, r0, #2030043136	; 0x79000000
    6004:	andcc	r4, r3, #35651584	; 0x2200000
    6008:	stcl	7, cr15, [r2], {252}	; 0xfc
    600c:	andeq	r6, r0, r8, ror #6
    6010:	muleq	r0, lr, r6
    6014:	andeq	r3, r0, r4, asr r6
    6018:	andeq	r6, r0, sl, lsl r3
    601c:	andeq	r5, r0, r4, ror #19
    6020:	andeq	r5, r0, r2, asr #22
    6024:	andeq	r3, r0, r4, lsr #12
    6028:	andeq	r6, r0, r8, ror #5
    602c:	andeq	r3, r0, r4, lsl #12
    6030:	andeq	r6, r0, r8, asr #5
    6034:	muleq	r0, r2, r9
    6038:	ldrdeq	r3, [r0], -ip
    603c:	andeq	r6, r0, r2, lsr #5
    6040:	andeq	r5, r0, ip, ror #18
    6044:	andeq	r5, r0, ip, asr fp
    6048:	andeq	r6, r0, r8, asr r2
    604c:	andeq	r3, r0, r2, lsl #11
    6050:	andeq	r3, r0, r2, ror #10
    6054:	andeq	r6, r0, r8, lsr #4
    6058:	andeq	r3, r0, r2, asr ip
    605c:	andeq	r5, r0, r2, ror #17
    6060:	strdeq	r6, [r0], -ip
    6064:	andeq	r3, r0, r2, lsr r5
    6068:	andeq	r6, r0, r8, ror #3
    606c:	andeq	r5, r0, lr, lsl #11
    6070:	andeq	r3, r0, r8, lsl r5
    6074:	andeq	r3, r0, r4, lsl #10
    6078:	andeq	r6, r0, sl, asr #3
    607c:	andeq	r5, r0, r8, asr #8
    6080:	bleq	421c4 <log_oom_internal@plt+0x3f058>
    6084:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6088:	strbtmi	fp, [sl], -r2, lsl #24
    608c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    6090:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    6094:	ldrmi	sl, [sl], #776	; 0x308
    6098:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    609c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    60a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    60a4:			; <UNDEFINED> instruction: 0xf85a4b06
    60a8:	stmdami	r6, {r0, r1, ip, sp}
    60ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    60b0:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    60b4:	stcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    60b8:	strdeq	r6, [r1], -r0
    60bc:	andeq	r0, r0, r4, asr #6
    60c0:	andeq	r0, r0, r8, lsr r3
    60c4:	andeq	r0, r0, r4, lsr #6
    60c8:	ldr	r3, [pc, #20]	; 60e4 <log_oom_internal@plt+0x2f78>
    60cc:	ldr	r2, [pc, #20]	; 60e8 <log_oom_internal@plt+0x2f7c>
    60d0:	add	r3, pc, r3
    60d4:	ldr	r2, [r3, r2]
    60d8:	cmp	r2, #0
    60dc:	bxeq	lr
    60e0:	b	30dc <__gmon_start__@plt>
    60e4:	ldrdeq	r6, [r1], -r0
    60e8:	andeq	r0, r0, ip, asr #6
    60ec:	blmi	1d810c <log_oom_internal@plt+0x1d4fa0>
    60f0:	bmi	1d72d8 <log_oom_internal@plt+0x1d416c>
    60f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    60f8:	andle	r4, r3, sl, ror r4
    60fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6100:	ldrmi	fp, [r8, -r3, lsl #2]
    6104:	svclt	0x00004770
    6108:	andeq	r6, r1, ip, lsr #30
    610c:	andeq	r6, r1, r8, lsr #30
    6110:	andeq	r6, r1, ip, lsr #23
    6114:	andeq	r0, r0, r0, asr #6
    6118:	stmdbmi	r9, {r3, fp, lr}
    611c:	bmi	257304 <log_oom_internal@plt+0x254198>
    6120:	bne	25730c <log_oom_internal@plt+0x2541a0>
    6124:	svceq	0x00cb447a
    6128:			; <UNDEFINED> instruction: 0x01a1eb03
    612c:	andle	r1, r3, r9, asr #32
    6130:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6134:	ldrmi	fp, [r8, -r3, lsl #2]
    6138:	svclt	0x00004770
    613c:	andeq	r6, r1, r0, lsl #30
    6140:	strdeq	r6, [r1], -ip
    6144:	andeq	r6, r1, r0, lsl #23
    6148:	andeq	r0, r0, r0, asr r3
    614c:	blmi	2b3574 <log_oom_internal@plt+0x2b0408>
    6150:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    6154:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    6158:	blmi	27470c <log_oom_internal@plt+0x2715a0>
    615c:	ldrdlt	r5, [r3, -r3]!
    6160:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6164:			; <UNDEFINED> instruction: 0xf7fc6818
    6168:			; <UNDEFINED> instruction: 0xf7ffefcc
    616c:	blmi	1c6070 <log_oom_internal@plt+0x1c2f04>
    6170:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6174:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    6178:	andeq	r6, r1, sl, asr #29
    617c:	andeq	r6, r1, r0, asr fp
    6180:	andeq	r0, r0, r4, asr r3
    6184:	muleq	r1, sl, lr
    6188:	andeq	r6, r1, sl, lsr #29
    618c:	svclt	0x0000e7c4
    6190:			; <UNDEFINED> instruction: 0x4604b538
    6194:	bvs	9728fc <log_oom_internal@plt+0x96f790>
    6198:	bvs	18d7a20 <log_oom_internal@plt+0x18d48b4>
    619c:	rsbvs	fp, fp, #1073741847	; 0x40000017
    61a0:	movwpl	lr, #35284	; 0x89d4
    61a4:	andsvs	fp, sp, #-1073741796	; 0xc000001c
    61a8:	bl	fec441a0 <log_oom_internal@plt+0xfec41034>
    61ac:	bvs	18e0a48 <log_oom_internal@plt+0x18dd8dc>
    61b0:	stccs	6, cr4, [r0, #-128]	; 0xffffff80
    61b4:	blcs	3a988 <log_oom_internal@plt+0x3781c>
    61b8:			; <UNDEFINED> instruction: 0x4620d1f5
    61bc:	ldrhtmi	lr, [r8], -sp
    61c0:	bllt	fe8c41b8 <log_oom_internal@plt+0xfe8c104c>
    61c4:			; <UNDEFINED> instruction: 0xf7fc462c
    61c8:	vstrcs	d14, [r0, #-648]	; 0xfffffd78
    61cc:	ldfltd	f5, [r8, #-908]!	; 0xfffffc74
    61d0:	blmi	f98acc <log_oom_internal@plt+0xf95960>
    61d4:	ldmdbmi	lr!, {r1, r3, r4, r5, r6, sl, lr}
    61d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    61dc:	svcge	0x0000b088
    61e0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    61e4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    61e8:	mvnsvs	r6, fp, lsl r8
    61ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    61f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    61f4:	beq	42338 <log_oom_internal@plt+0x3f1cc>
    61f8:	stmib	r7, {r0, r2, r9, sl, lr}^
    61fc:	stmib	r7, {r1, r8, fp, pc}^
    6200:			; <UNDEFINED> instruction: 0xf8c78904
    6204:			; <UNDEFINED> instruction: 0xf7fca004
    6208:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    620c:	strtmi	sp, [r8], -r8, asr #32
    6210:	mcr	7, 4, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    6214:	stmdale	r0!, {r0, r1, r2, r3, r4, fp, sp}
    6218:			; <UNDEFINED> instruction: 0x46281d39
    621c:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    6220:	svclt	0x00a81e04
    6224:	streq	pc, [r8], -r7, lsl #2
    6228:	ldm	r6, {r3, r8, r9, fp, ip, lr, pc}
    622c:	strcs	r0, [r1], #-15
    6230:	ldmdavs	lr!, {r3, r5, r8, sl, fp, lr}^
    6234:	stm	r5, {r0, r2, r3, r4, r5, r6, sl, lr}
    6238:			; <UNDEFINED> instruction: 0x612e000f
    623c:	blmi	8d8adc <log_oom_internal@plt+0x8d5970>
    6240:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6244:	ldmibvs	fp!, {r1, r3, r4, fp, sp, lr}^
    6248:			; <UNDEFINED> instruction: 0xf04f405a
    624c:	teqle	r9, r0, lsl #6
    6250:	strcc	r4, [r0, -r0, lsr #12]!
    6254:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    6258:	strdlt	r8, [sl], r0
    625c:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    6260:	streq	pc, [r8], -r7, lsl #2
    6264:	strbtmi	r6, [ip], sl, lsr #17
    6268:	strbtmi	r6, [r4], -fp, ror #17
    626c:	eorge	pc, r0, ip, lsl #17
    6270:	stmdbvs	r8!, {r0, r1, r2, r3, sl, lr, pc}
    6274:	stmibvs	sl!, {r0, r3, r5, r6, r8, fp, sp, lr}
    6278:	strgt	r6, [pc], #-2539	; 6280 <log_oom_internal@plt+0x3114>
    627c:	ldrtmi	r4, [r1], -r0, ror #12
    6280:	ldc	7, cr15, [ip], {252}	; 0xfc
    6284:	svclt	0x00a82800
    6288:	stmdavc	fp!, {r5, r8, sl, ip, sp}
    628c:	eoreq	pc, fp, #-1073741784	; 0xc0000028
    6290:	svceq	0x00fdf012
    6294:			; <UNDEFINED> instruction: 0xf06fd00d
    6298:	blcs	72f4 <log_oom_internal@plt+0x4188>
    629c:	strb	sp, [r4, lr, asr #3]
    62a0:	strmi	r4, [r4], -lr, lsl #22
    62a4:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    62a8:	stmib	r3, {r8, fp, pc}^
    62ac:	tstvs	r8, r2, lsl #18
    62b0:	blcs	401c8 <log_oom_internal@plt+0x3d05c>
    62b4:	ldcne	0, cr13, [r9, #-740]!	; 0xfffffd1c
    62b8:			; <UNDEFINED> instruction: 0xf7fc4628
    62bc:	mcrne	12, 0, lr, cr4, cr0, {7}
    62c0:			; <UNDEFINED> instruction: 0xe7bbdab3
    62c4:	ldcl	7, cr15, [r0], #1008	; 0x3f0
    62c8:	ldrdeq	r6, [r1], -r0
    62cc:	andeq	r0, r0, ip, lsl r3
    62d0:	andeq	r3, r0, r6, lsl r3
    62d4:	strdeq	r6, [r1], -r0
    62d8:	andeq	r6, r1, r4, ror #20
    62dc:	andeq	r6, r1, r0, lsl #27
    62e0:	svcmi	0x00f0e92d
    62e4:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    62e8:	strmi	r8, [sl], r2, lsl #22
    62ec:	mrrcmi	14, 5, r4, fp, cr10
    62f0:	cfldrdmi	mvd4, [fp, #-504]	; 0xfffffe08
    62f4:	ldrbtmi	fp, [sp], #-145	; 0xffffff6f
    62f8:	ldmdbpl	r4!, {r0, r1, r3, r8, sl, ip, pc}
    62fc:	stmdavs	r4!, {r1, r2, r4, r9, sl, lr}
    6300:			; <UNDEFINED> instruction: 0xf04f940f
    6304:	cfldrdmi	mvd0, [r7], {-0}
    6308:	movwls	r5, #43304	; 0xa928
    630c:	bl	ff744304 <log_oom_internal@plt+0xff741198>
    6310:			; <UNDEFINED> instruction: 0xf0002800
    6314:			; <UNDEFINED> instruction: 0xf89a8098
    6318:	strmi	r3, [r1], r0
    631c:	subsle	r2, r3, r0, lsl #22
    6320:	ldrdlt	pc, [r4, #-143]	; 0xffffff71
    6324:	ldrbtmi	r4, [fp], #2897	; 0xb51
    6328:	movwls	r4, #33915	; 0x847b
    632c:	movweq	pc, #12555	; 0x310b	; <UNPREDICTABLE>
    6330:	bcc	441b58 <log_oom_internal@plt+0x43e9ec>
    6334:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    6338:	ldrbmi	r9, [r1], -r9, lsl #6
    633c:			; <UNDEFINED> instruction: 0xf7fc4638
    6340:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    6344:			; <UNDEFINED> instruction: 0xf10ddb56
    6348:			; <UNDEFINED> instruction: 0x46380838
    634c:	movwls	sl, #27405	; 0x6b0d
    6350:	ldc	7, cr15, [r8, #-1008]	; 0xfffffc10
    6354:	strbmi	r9, [r2], -r6, lsl #18
    6358:			; <UNDEFINED> instruction: 0xf7fc4638
    635c:	stmdacs	r0, {r2, r5, r9, sl, fp, sp, lr, pc}
    6360:	stcls	13, cr13, [sp], {41}	; 0x29
    6364:	stflss	f2, [lr, #-244]	; 0xffffff0c
    6368:	strtmi	r4, [sl], -r0, lsr #12
    636c:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    6370:	blne	327d8 <log_oom_internal@plt+0x2f66c>
    6374:	strmi	r3, [r4], #-1
    6378:	strtmi	r1, [r0], -sp, lsr #20
    637c:			; <UNDEFINED> instruction: 0xf7fc4629
    6380:			; <UNDEFINED> instruction: 0x4604ea7c
    6384:	rsble	r2, r1, r0, lsl #16
    6388:	ssatmi	fp, #20, lr, asr #2
    638c:	andcs	lr, r2, #4
    6390:			; <UNDEFINED> instruction: 0xf7fc4621
    6394:			; <UNDEFINED> instruction: 0xb1e0ea90
    6398:			; <UNDEFINED> instruction: 0xf85b465d
    639c:	stmdacs	r0, {r2, r8, r9, fp}
    63a0:			; <UNDEFINED> instruction: 0x4620d1f5
    63a4:	b	fecc439c <log_oom_internal@plt+0xfecc1230>
    63a8:	strbmi	r9, [r2], -r6, lsl #18
    63ac:			; <UNDEFINED> instruction: 0xf7fc4638
    63b0:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    63b4:			; <UNDEFINED> instruction: 0x4650dcd5
    63b8:	ldc	7, cr15, [r8, #1008]!	; 0x3f0
    63bc:	strmi	r3, [r2], #1
    63c0:	mulcc	r0, sl, r8
    63c4:			; <UNDEFINED> instruction: 0xd1b82b00
    63c8:	strcs	r9, [r0, #-2826]	; 0xfffff4f6
    63cc:	andls	pc, r0, r3, asr #17
    63d0:	andls	lr, r7, r8, lsl r0
    63d4:	bl	feec43cc <log_oom_internal@plt+0xfeec1260>
    63d8:	stmdacs	r6, {r0, r1, r2, r8, fp, ip, pc}
    63dc:	strtmi	sp, [r1], -r2, lsr #24
    63e0:			; <UNDEFINED> instruction: 0xf7fc4648
    63e4:			; <UNDEFINED> instruction: 0xf110ec74
    63e8:	svclt	0x00180411
    63ec:	b	50f3f8 <log_oom_internal@plt+0x50c28c>
    63f0:	ldrsble	r7, [r6], #64	; 0x40
    63f4:	blmi	7d7c10 <log_oom_internal@plt+0x7d4aa4>
    63f8:	stmdbls	fp, {r3, r6, r9, sl, lr}
    63fc:	stmiapl	r9, {r9, sp}^
    6400:	ldcl	7, cr15, [r0], #-1008	; 0xfffffc10
    6404:	blmi	558c7c <log_oom_internal@plt+0x555b10>
    6408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    640c:	blls	3e047c <log_oom_internal@plt+0x3dd310>
    6410:			; <UNDEFINED> instruction: 0xf04f405a
    6414:	tstle	ip, r0, lsl #6
    6418:	andslt	r4, r1, r8, lsr #12
    641c:	blhi	c1718 <log_oom_internal@plt+0xbe5ac>
    6420:	svchi	0x00f0e8bd
    6424:	vadd.i8	d22, d0, d24
    6428:	stcls	3, cr6, [r8, #-132]	; 0xffffff7c
    642c:	bcs	441c94 <log_oom_internal@plt+0x43eb28>
    6430:	andcs	r9, r7, r4
    6434:	cfstr32ls	mvfx9, [r9, #-4]
    6438:	andge	pc, ip, sp, asr #17
    643c:	strls	r9, [r0, #-1026]	; 0xfffffbfe
    6440:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    6444:			; <UNDEFINED> instruction: 0xf06fe7cb
    6448:	ldrb	r0, [fp, fp, lsl #10]
    644c:	streq	pc, [fp, #-111]	; 0xffffff91
    6450:			; <UNDEFINED> instruction: 0xf7fce7d1
    6454:	svclt	0x0000ec2a
    6458:			; <UNDEFINED> instruction: 0x000169b4
    645c:	andeq	r0, r0, ip, lsl r3
    6460:	andeq	r6, r1, lr, lsr #19
    6464:	andeq	r0, r0, r8, lsl r3
    6468:	ldrdeq	r3, [r0], -r6
    646c:	strdeq	r3, [r0], -r0
    6470:	andeq	r5, r0, lr, lsl #29
    6474:	andeq	r0, r0, r4, lsl r3
    6478:	muleq	r1, ip, r8
    647c:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    6480:	ldmdblt	r1, {r0, r3, r8, sl, fp, ip, sp, lr}
    6484:			; <UNDEFINED> instruction: 0xf7fc2126
    6488:			; <UNDEFINED> instruction: 0x2126bc69
    648c:	stclt	7, cr15, [r0], {252}	; 0xfc
    6490:	andeq	r6, r1, r6, lsr #23
    6494:	push	{r3, r4, r5, r6, r9, fp, lr}
    6498:			; <UNDEFINED> instruction: 0x460d43f0
    649c:	ldrbtmi	r4, [sl], #-2423	; 0xfffff689
    64a0:	addlt	r4, fp, r7, ror fp
    64a4:	ldmibvs	r4, {r0, r3, r4, r5, r6, sl, lr}
    64a8:	stmiapl	fp, {r2, r8, r9, sl, fp, sp, pc}^
    64ac:	andcs	r4, r0, r6, lsl #12
    64b0:	cmnvs	fp, fp, lsl r8
    64b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    64b8:			; <UNDEFINED> instruction: 0xb1ac6078
    64bc:	bl	11c44b4 <log_oom_internal@plt+0x11c1348>
    64c0:	stclle	8, cr2, [r7], #-8
    64c4:	ldrbeq	pc, [lr], #-111	; 0xffffff91	; <UNPREDICTABLE>
    64c8:	blmi	1b58e88 <log_oom_internal@plt+0x1b55d1c>
    64cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    64d0:	ldmdbvs	fp!, {r1, r3, r4, fp, sp, lr}^
    64d4:			; <UNDEFINED> instruction: 0xf04f405a
    64d8:			; <UNDEFINED> instruction: 0xf0400300
    64dc:	strtmi	r8, [r0], -sl, asr #1
    64e0:	ssatmi	r3, #30, ip, lsl #14
    64e4:	mvnshi	lr, #12386304	; 0xbd0000
    64e8:	bcs	20c38 <log_oom_internal@plt+0x1dacc>
    64ec:	addhi	pc, lr, r0
    64f0:			; <UNDEFINED> instruction: 0xf1074865
    64f4:	blmi	1947d2c <log_oom_internal@plt+0x1944bc0>
    64f8:	ldmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    64fc:	sxtahmi	r4, r1, r8, ror #8
    6500:	rscsvs	r4, sl, fp, ror r4
    6504:			; <UNDEFINED> instruction: 0xf7fc613b
    6508:	strbmi	lr, [r1, #3346]	; 0xd12
    650c:	andle	r4, r3, r4, lsl #8
    6510:	bleq	14467c <log_oom_internal@plt+0x141510>
    6514:	mvnsle	r2, r0, lsl #16
    6518:			; <UNDEFINED> instruction: 0xf5b31c63
    651c:	vmax.f32	d0, d16, d0
    6520:	strcc	r8, [r8], #-139	; 0xffffff75
    6524:			; <UNDEFINED> instruction: 0xf024495a
    6528:	bl	feb4754c <log_oom_internal@plt+0xfeb443e0>
    652c:	ldrbtmi	r0, [r9], #-3332	; 0xfffff2fc
    6530:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    6534:			; <UNDEFINED> instruction: 0xf7fc4648
    6538:	ldrmi	lr, [r0, #2712]!	; 0xa98
    653c:			; <UNDEFINED> instruction: 0xf856d003
    6540:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    6544:	ldfned	f5, [r8, #-988]!	; 0xfffffc24
    6548:			; <UNDEFINED> instruction: 0xf7fc4649
    654c:	cdpne	13, 0, cr14, cr4, cr4, {2}
    6550:	ldmdbmi	r0, {r0, r1, r6, r8, r9, fp, ip, lr, pc}^
    6554:	ldmdavs	r8!, {r9, sl, sp}^
    6558:			; <UNDEFINED> instruction: 0xf7fc4479
    655c:			; <UNDEFINED> instruction: 0xf04fea62
    6560:			; <UNDEFINED> instruction: 0xf04f32ff
    6564:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    6568:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    656c:			; <UNDEFINED> instruction: 0x46296878
    6570:			; <UNDEFINED> instruction: 0x46324633
    6574:	strls	r9, [r0, -r1, lsl #12]
    6578:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    657c:	blle	8cdd94 <log_oom_internal@plt+0x8cac28>
    6580:	bicslt	r6, ip, ip, lsr r8
    6584:			; <UNDEFINED> instruction: 0xf7fc4630
    6588:	stmdacs	r2, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    658c:			; <UNDEFINED> instruction: 0xf06fdc62
    6590:	ands	r0, r3, r6, lsr r4
    6594:	cmpcs	pc, r0, asr #16
    6598:	vmull.s<illegal width 8>	q10, d4, d0[0]
    659c:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    65a0:	ldrbtmi	r4, [sl], #-3135	; 0xfffff3c1
    65a4:	vqadd.s8	d19, d0, d4
    65a8:	ldrbtmi	r7, [ip], #-1004	; 0xfffffc14
    65ac:	strls	r9, [r1], #-1538	; 0xfffff9fe
    65b0:	andcc	r9, r3, #0
    65b4:			; <UNDEFINED> instruction: 0xf7fc2003
    65b8:	strmi	lr, [r4], -r2, ror #26
    65bc:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr}
    65c0:			; <UNDEFINED> instruction: 0xf7fcd082
    65c4:			; <UNDEFINED> instruction: 0xe77fe9fe
    65c8:			; <UNDEFINED> instruction: 0xf7fc4630
    65cc:	stmdacs	r2, {r6, r7, r9, fp, sp, lr, pc}
    65d0:	rsbmi	sp, r0, #32, 24	; 0x2000
    65d4:	submi	fp, r4, #192, 4
    65d8:	strdcs	lr, [r0], -r0
    65dc:	b	fedc45d4 <log_oom_internal@plt+0xfedc1468>
    65e0:	ldclle	8, cr2, [r6, #8]!
    65e4:	bmi	bd7e70 <log_oom_internal@plt+0xbd4d04>
    65e8:	andcs	r4, r3, pc, lsr #24
    65ec:	ldrbtmi	r4, [sl], #-3375	; 0xfffff2d1
    65f0:	strmi	r4, [r2], #-1148	; 0xfffffb84
    65f4:	ldrbtmi	r3, [sp], #-1044	; 0xfffffbec
    65f8:	vshl.s8	d25, d0, d0
    65fc:			; <UNDEFINED> instruction: 0xf8cd73f4
    6600:	strls	r9, [r1, #-8]
    6604:	ldc	7, cr15, [sl, #-1008]!	; 0xfffffc10
    6608:	ldrb	r4, [r7, r4, lsl #12]
    660c:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    6610:			; <UNDEFINED> instruction: 0xe79844f9
    6614:	bmi	9d7ea0 <log_oom_internal@plt+0x9d4d34>
    6618:	andcs	r4, r3, r7, lsr #24
    661c:	ldrbtmi	r4, [sl], #-3367	; 0xfffff2d9
    6620:	strmi	r4, [r2], #-1148	; 0xfffffb84
    6624:	ldrbtmi	r3, [sp], #-1044	; 0xfffffbec
    6628:	mvnsvc	pc, #64, 4
    662c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6630:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    6634:	strb	r4, [r1, r4, lsl #12]
    6638:			; <UNDEFINED> instruction: 0xf2404c21
    663c:	bmi	863600 <log_oom_internal@plt+0x860494>
    6640:	stmdbmi	r1!, {sp}
    6644:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6648:	ldrbtmi	r3, [r9], #-1064	; 0xfffffbd8
    664c:	strls	r3, [r0], #-515	; 0xfffffdfd
    6650:	stc	7, cr15, [r8, #-1008]	; 0xfffffc10
    6654:	teqcs	r7, sp, lsl r8
    6658:	vmov.i32	d20, #5111807	; 0x004dffff
    665c:	bmi	746a64 <log_oom_internal@plt+0x7438f8>
    6660:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
    6664:	ldrbtmi	r3, [sl], #-20	; 0xffffffec
    6668:	mvnsvc	pc, #64, 4
    666c:	strls	r9, [r1, #-1026]	; 0xfffffbfe
    6670:			; <UNDEFINED> instruction: 0xf7fce79e
    6674:	svclt	0x0000eb1a
    6678:	andeq	r6, r1, r6, lsl #23
    667c:	andeq	r6, r1, r0, lsl #16
    6680:	andeq	r0, r0, ip, lsl r3
    6684:	ldrdeq	r6, [r1], -r8
    6688:	andeq	r3, r0, ip, lsr r0
    668c:	andeq	r3, r0, r4, rrx
    6690:	andeq	r3, r0, sl
    6694:	andeq	r3, r0, r8, lsl r0
    6698:	andeq	r5, r0, r6, lsr #24
    669c:	andeq	r2, r0, sl, asr pc
    66a0:	andeq	r2, r0, lr, asr #31
    66a4:	andeq	r2, r0, lr, lsl #30
    66a8:	ldrdeq	r5, [r0], -r4
    66ac:	ldrdeq	r2, [r0], -r6
    66b0:	andeq	r2, r0, r0, asr #30
    66b4:	ldrdeq	r2, [r0], -lr
    66b8:	andeq	r5, r0, r4, lsr #23
    66bc:	andeq	r2, r0, r2, asr #31
    66c0:	andeq	r5, r0, r0, lsl #23
    66c4:			; <UNDEFINED> instruction: 0x00002eb6
    66c8:	andeq	r2, r0, r2, ror #30
    66cc:	andeq	r5, r0, r4, ror #22
    66d0:	andeq	r2, r0, sl, lsr #31
    66d4:	muleq	r0, r6, lr
    66d8:	svcmi	0x00f0e92d
    66dc:	stc	0, cr2, [sp, #-12]!
    66e0:			; <UNDEFINED> instruction: 0xf8df8b02
    66e4:			; <UNDEFINED> instruction: 0xf8df484c
    66e8:	ldrbtmi	sl, [ip], #-2124	; 0xfffff7b4
    66ec:	stmdahi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    66f0:	svcge	0x0010b0e7
    66f4:			; <UNDEFINED> instruction: 0xf10744fa
    66f8:			; <UNDEFINED> instruction: 0xf1070328
    66fc:	rsbsvs	r0, fp, #48, 18	; 0xc0000
    6700:	streq	pc, [ip, #-263]!	; 0xfffffef9
    6704:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6708:	ldrbmi	r4, [r1], -sl, asr #12
    670c:	stmiapl	r3!, {r3, r4, r5, r6, r7, sl, lr}^
    6710:	ldmdavs	fp, {sl, sp}
    6714:	cmpcc	r4, r7, asr #17	; <UNPREDICTABLE>
    6718:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    671c:	eorvs	r6, ip, fp, ror sl
    6720:			; <UNDEFINED> instruction: 0xf7fc601c
    6724:	adcmi	lr, r0, #36, 18	; 0x90000
    6728:	bicshi	pc, fp, r0, asr #5
    672c:			; <UNDEFINED> instruction: 0x3010f8d9
    6730:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    6734:	svcmi	0x0080f5b3
    6738:			; <UNDEFINED> instruction: 0x4620d01d
    673c:	b	1c4734 <log_oom_internal@plt+0x1c15c8>
    6740:	vsub.i8	d2, d0, d2
    6744:			; <UNDEFINED> instruction: 0xf06f8209
    6748:			; <UNDEFINED> instruction: 0xf8df0413
    674c:			; <UNDEFINED> instruction: 0xf8df27f4
    6750:	ldrbtmi	r3, [sl], #-2028	; 0xfffff814
    6754:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6758:	ldrsbcc	pc, [r4, #-135]	; 0xffffff79	; <UNPREDICTABLE>
    675c:			; <UNDEFINED> instruction: 0xf04f405a
    6760:			; <UNDEFINED> instruction: 0xf0400300
    6764:	strtmi	r8, [r0], -r4, lsr #10
    6768:	strvc	pc, [lr, r7, lsl #10]!
    676c:	ldc	6, cr4, [sp], #756	; 0x2f4
    6770:	pop	{r1, r8, r9, fp, pc}
    6774:			; <UNDEFINED> instruction: 0xf1078ff0
    6778:	strbmi	r0, [r8], -r8, lsr #19
    677c:	ldc	7, cr15, [r0], #-1008	; 0xfffffc10
    6780:	beq	42e48 <log_oom_internal@plt+0x3fcdc>
    6784:	bichi	pc, r4, r0, asr #5
    6788:	bleq	fe642bac <log_oom_internal@plt+0xfe63fa40>
    678c:			; <UNDEFINED> instruction: 0xf7fc4658
    6790:			; <UNDEFINED> instruction: 0xf1b0e95a
    6794:	vmlsl.s8	q8, d0, d0
    6798:			; <UNDEFINED> instruction: 0xf89781f7
    679c:	strhcs	r2, [r1, -r7]
    67a0:	umlalcc	pc, r9, r7, r8	; <UNPREDICTABLE>
    67a4:			; <UNDEFINED> instruction: 0xf8974628
    67a8:	andls	ip, lr, #182	; 0xb6
    67ac:	umlalscs	pc, r3, r7, r8	; <UNPREDICTABLE>
    67b0:	umlals	pc, r5, r7, r8	; <UNPREDICTABLE>
    67b4:			; <UNDEFINED> instruction: 0xf8979300
    67b8:			; <UNDEFINED> instruction: 0xf8cd30b4
    67bc:	andls	ip, sl, #52	; 0x34
    67c0:	umlalsgt	pc, r2, r7, r8	; <UNPREDICTABLE>
    67c4:	umlalcs	pc, pc, r7, r8	; <UNPREDICTABLE>
    67c8:	eors	pc, r0, sp, asr #17
    67cc:			; <UNDEFINED> instruction: 0xf897930b
    67d0:			; <UNDEFINED> instruction: 0xf897e0b1
    67d4:			; <UNDEFINED> instruction: 0xf8cd30b0
    67d8:	andls	ip, r6, #36	; 0x24
    67dc:	umlalgt	pc, lr, r7, r8	; <UNPREDICTABLE>
    67e0:	umlalcs	pc, fp, r7, r8	; <UNPREDICTABLE>
    67e4:	eor	pc, r0, sp, asr #17
    67e8:			; <UNDEFINED> instruction: 0xf8979307
    67ec:			; <UNDEFINED> instruction: 0xf897e0ad
    67f0:			; <UNDEFINED> instruction: 0xf8cd30ac
    67f4:	andls	ip, r2, #20
    67f8:	umlalgt	pc, sl, r7, r8	; <UNPREDICTABLE>
    67fc:			; <UNDEFINED> instruction: 0x2744f8df
    6800:	vmlscc.f16	s28, s7, s26	; <UNPREDICTABLE>
    6804:			; <UNDEFINED> instruction: 0xf897447a
    6808:			; <UNDEFINED> instruction: 0xf8cd30a8
    680c:			; <UNDEFINED> instruction: 0xf7fcc004
    6810:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    6814:	eorshi	pc, r3, #192, 4
    6818:			; <UNDEFINED> instruction: 0x372cf8df
    681c:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
    6820:	mlage	r0, r3, r8, pc	; <UNPREDICTABLE>
    6824:	svceq	0x0000f1ba
    6828:	bicshi	pc, r9, r0, asr #32
    682c:			; <UNDEFINED> instruction: 0xf7fc4651
    6830:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    6834:	andhi	pc, r9, #128, 4
    6838:	umlalscs	pc, r7, r7, r8	; <UNPREDICTABLE>
    683c:			; <UNDEFINED> instruction: 0xf8972101
    6840:			; <UNDEFINED> instruction: 0xf89730a9
    6844:	andls	r4, lr, #182	; 0xb6
    6848:	umlalscs	pc, r3, r7, r8	; <UNPREDICTABLE>
    684c:	umlalsgt	pc, r5, r7, r8	; <UNPREDICTABLE>
    6850:			; <UNDEFINED> instruction: 0xf8979300
    6854:	strls	r3, [sp], #-180	; 0xffffff4c
    6858:			; <UNDEFINED> instruction: 0xf897920a
    685c:			; <UNDEFINED> instruction: 0xf89740b2
    6860:			; <UNDEFINED> instruction: 0xf8cd20af
    6864:	movwls	ip, #45104	; 0xb030
    6868:	umlalsgt	pc, r1, r7, r8	; <UNPREDICTABLE>
    686c:	umlalscc	pc, r0, r7, r8	; <UNPREDICTABLE>
    6870:	andls	r9, r6, #150994944	; 0x9000000
    6874:	umlalmi	pc, lr, r7, r8	; <UNPREDICTABLE>
    6878:	umlalcs	pc, fp, r7, r8	; <UNPREDICTABLE>
    687c:	eorgt	pc, r0, sp, asr #17
    6880:			; <UNDEFINED> instruction: 0xf8979307
    6884:			; <UNDEFINED> instruction: 0xf897c0ad
    6888:	strls	r3, [r5], #-172	; 0xffffff54
    688c:			; <UNDEFINED> instruction: 0xf8979202
    6890:			; <UNDEFINED> instruction: 0xf8df40aa
    6894:	stmib	sp, {r3, r4, r5, r7, r9, sl, sp}^
    6898:	bvs	1e158ac <log_oom_internal@plt+0x1e12740>
    689c:			; <UNDEFINED> instruction: 0xf897447a
    68a0:	strls	r3, [r1], #-168	; 0xffffff58
    68a4:	b	1f4489c <log_oom_internal@plt+0x1f41730>
    68a8:	vmlal.s8	q9, d0, d0
    68ac:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :64], r9
    68b0:			; <UNDEFINED> instruction: 0xf7fc60c0
    68b4:	vstrne	d30, [r3, #72]	; 0x48
    68b8:	sbcvs	pc, r0, pc, asr #8
    68bc:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    68c0:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    68c4:	addlt	sl, r4, r0, lsl fp
    68c8:			; <UNDEFINED> instruction: 0xf7fc469a
    68cc:	bge	44181c <log_oom_internal@plt+0x43e6b0>
    68d0:	orrvc	pc, r0, pc, asr #8
    68d4:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    68d8:	bcs	fe442100 <log_oom_internal@plt+0xfe43ef94>
    68dc:	mvnsvs	r4, r3, lsl #12
    68e0:			; <UNDEFINED> instruction: 0xf8df3307
    68e4:			; <UNDEFINED> instruction: 0xf023066c
    68e8:	bl	feb4750c <log_oom_internal@plt+0xfeb443a0>
    68ec:	ldrbtmi	r0, [r8], #-3331	; 0xfffff2fd
    68f0:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68f4:	eorsvs	sl, fp, #16, 22	; 0x4000
    68f8:	cdp	14, 0, cr1, cr8, cr3, {0}
    68fc:	vmov.i16	d19, #0	; 0x0000
    6900:	andcs	r8, r0, fp, asr #3
    6904:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6908:	vsub.i8	d2, d0, d5
    690c:	mrc	1, 0, r8, cr8, cr5, {6}
    6910:	movwcs	r1, #6800	; 0x1a90
    6914:	beq	44217c <log_oom_internal@plt+0x43f010>
    6918:			; <UNDEFINED> instruction: 0xf7fc220c
    691c:	vmovne.16	d20[1], lr
    6920:	andeq	pc, r0, pc, asr #32
    6924:	mvnhi	pc, r0, asr #5
    6928:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    692c:	vsub.i8	d2, d0, d5
    6930:	vst1.8	{d24-d27}, [pc], lr
    6934:	movwcs	r6, #49856	; 0xc2c0
    6938:	andcs	r4, r0, r1, asr r6
    693c:	cdp	2, 1, cr9, cr8, cr0, {0}
    6940:			; <UNDEFINED> instruction: 0xf7fc2a90
    6944:	andcs	lr, r0, lr, lsl #21
    6948:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    694c:	vsub.i8	d2, d0, d5
    6950:			; <UNDEFINED> instruction: 0xf8df81ed
    6954:	movwcs	r4, #50688	; 0xc600
    6958:	bcs	fe4421c0 <log_oom_internal@plt+0xfe43f054>
    695c:	ldrbtmi	r4, [ip], #-1617	; 0xfffff9af
    6960:			; <UNDEFINED> instruction: 0xf7fc6a38
    6964:	ldmib	r4, {r3, r5, fp, sp, lr, pc}^
    6968:	tstmi	r3, #0, 6
    696c:	addshi	pc, sl, #0
    6970:			; <UNDEFINED> instruction: 0xf7fc2000
    6974:			; <UNDEFINED> instruction: 0x4603eb12
    6978:	beq	4421e0 <log_oom_internal@plt+0x43f074>
    697c:	ldmib	r4, {r1, r3, r4, r7, r9, sl, lr}^
    6980:	strmi	r3, [lr], -r0, lsl #8
    6984:	strcc	lr, [r4], #-2503	; 0xfffff639
    6988:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    698c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r9, fp, sp, lr}
    6990:	b	ff644988 <log_oom_internal@plt+0xff64181c>
    6994:	cdp	14, 0, cr1, cr8, cr3, {0}
    6998:	vmov.i16	d19, #0	; 0x0000
    699c:	subcs	r8, r9, #164, 2	; 0x29
    69a0:	addeq	pc, r0, #192, 4
    69a4:	ldrmi	r2, [r1], -r0, lsl #6
    69a8:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69ac:	vmull.p8	<illegal reg q8.5>, d0, d4
    69b0:	ldmib	r7, {r0, r4, r9, pc}^
    69b4:	ldrbmi	r2, [r0], -r4, lsl #6
    69b8:			; <UNDEFINED> instruction: 0xf0024631
    69bc:	subcs	pc, r8, #52480	; 0xcd00
    69c0:	strmi	r4, [r4], -fp, lsl #12
    69c4:			; <UNDEFINED> instruction: 0xf5072100
    69c8:	ldrmi	r7, [sl], r2, lsl #1
    69cc:	eorsvs	r6, fp, ip, lsr r1
    69d0:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69d4:	strcs	pc, [r0, #2271]	; 0x8df
    69d8:	mrrceq	0, 4, pc, r8, cr15	; <UNPREDICTABLE>
    69dc:	ldrbtmi	r6, [sl], #-2553	; 0xfffff607
    69e0:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    69e4:			; <UNDEFINED> instruction: 0xf8c7693c
    69e8:	ldrbtmi	r1, [fp], #-332	; 0xfffffeb4
    69ec:	muleq	r3, r2, r8
    69f0:	rscseq	pc, ip, #-1073741823	; 0xc0000001
    69f4:			; <UNDEFINED> instruction: 0xf8c761ba
    69f8:	stm	r2, {r2, r3, r5, r8, lr, pc}
    69fc:	ldmdavs	sl, {r0, r1}
    6a00:			; <UNDEFINED> instruction: 0x46166858
    6a04:	ldrhtvs	r6, [r8], #-14
    6a08:	vseleq.f64	d15, d10, d6
    6a0c:	teqvs	ip, r7, asr #17	; <UNPREDICTABLE>
    6a10:	ldm	r9, {r1, r2, r3, r4, r5, r6, fp, sp, lr}
    6a14:	blx	186a5a <log_oom_internal@plt+0x1838ee>
    6a18:			; <UNDEFINED> instruction: 0xf8c7ee04
    6a1c:	ldmvs	lr!, {r6, r8, sp, lr}
    6a20:	bls	1458c0 <log_oom_internal@plt+0x142754>
    6a24:	strvc	pc, [r6], #1287	; 0x507
    6a28:	andeq	lr, pc, r4, lsl #17
    6a2c:	strvc	pc, [lr], #1287	; 0x507
    6a30:	muleq	pc, fp, r8	; <UNPREDICTABLE>
    6a34:	bls	c1158 <log_oom_internal@plt+0xbdfec>
    6a38:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6a3c:	blge	c11a0 <log_oom_internal@plt+0xbe034>
    6a40:	stmib	r7, {r1, r2, r3, r4, r6, r7, sl, lr}^
    6a44:	stm	r4, {r0, r2, r3, r6, r9, sl, fp, sp, pc}
    6a48:	strbtmi	r0, [r2], -pc
    6a4c:	beq	4422b4 <log_oom_internal@plt+0x43f148>
    6a50:	ldmibvs	r9!, {r0, r1, r3, r6, r9, sl, lr}
    6a54:	strbvs	pc, [r0], #1103	; 0x44f	; <UNPREDICTABLE>
    6a58:	cmpls	r0, r7, asr #17	; <UNPREDICTABLE>
    6a5c:	smlaltbmi	pc, r4, r7, r8	; <UNPREDICTABLE>
    6a60:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a64:	vmull.p8	<illegal reg q8.5>, d0, d4
    6a68:	mnf<illegal precision>p	f0, f4
    6a6c:			; <UNDEFINED> instruction: 0x464b0a10
    6a70:	ldrdcs	lr, [r7, -r7]
    6a74:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a78:	vmull.p8	<illegal reg q8.5>, d0, d4
    6a7c:	bvs	1ee71dc <log_oom_internal@plt+0x1ee4070>
    6a80:	ldmdavs	r8, {r0, r3, r5, fp, sp, lr}
    6a84:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a88:	vmlal.s8	q9, d0, d0
    6a8c:			; <UNDEFINED> instruction: 0xf7fc8231
    6a90:	stmdacs	r0, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    6a94:	rschi	pc, r4, #64	; 0x40
    6a98:			; <UNDEFINED> instruction: 0xf8df2400
    6a9c:	strtmi	r3, [r6], -r4, asr #9
    6aa0:	bmi	fe442308 <log_oom_internal@plt+0xfe43f19c>
    6aa4:	ldrtls	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6aa8:			; <UNDEFINED> instruction: 0xf8d7447b
    6aac:			; <UNDEFINED> instruction: 0xf64aa024
    6ab0:	ldrbtmi	r2, [r9], #2987	; 0xbab
    6ab4:	blcs	feac45e4 <log_oom_internal@plt+0xfeac1478>
    6ab8:			; <UNDEFINED> instruction: 0x461d623d
    6abc:			; <UNDEFINED> instruction: 0xf0002e00
    6ac0:	blx	2e6efa <log_oom_internal@plt+0x2e3d8e>
    6ac4:			; <UNDEFINED> instruction: 0xf1b3f306
    6ac8:	vrecps.f32	<illegal reg q9.5>, q0, <illegal reg q2.5>
    6acc:	stfpld	f0, [r2, #324]!	; 0x144
    6ad0:	andcs	r4, r1, r9, asr #12
    6ad4:	bl	1144acc <log_oom_internal@plt+0x1141960>
    6ad8:			; <UNDEFINED> instruction: 0xf0002e0b
    6adc:			; <UNDEFINED> instruction: 0x360181f2
    6ae0:			; <UNDEFINED> instruction: 0xf7fce7ec
    6ae4:			; <UNDEFINED> instruction: 0x4605ea96
    6ae8:	stmdavs	ip!, {r5, r9, sl, lr}
    6aec:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6af0:	andle	r2, r9, r2, lsl #24
    6af4:	andle	r2, r7, r4, lsl ip
    6af8:	mrrcle	8, 0, r2, ip, cr2
    6afc:	svclt	0x00b82c00
    6b00:	rsclt	r4, r0, #100, 4	; 0x40000006
    6b04:	strt	r4, [r0], -r4, asr #4
    6b08:	stcle	8, cr2, [ip], {2}
    6b0c:	ldr	r4, [ip], -r4, ror #4
    6b10:			; <UNDEFINED> instruction: 0xf7fc4620
    6b14:	stmdacs	r2, {r2, r3, r4, fp, sp, lr, pc}
    6b18:	addhi	pc, sp, r0, lsl #6
    6b1c:	andeq	pc, r0, sl, asr #3
    6b20:	submi	fp, r4, #192, 4
    6b24:			; <UNDEFINED> instruction: 0xf8dfe611
    6b28:	andcs	r2, r3, r0, asr #8
    6b2c:	ldrtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6b30:	movwvc	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    6b34:	andls	r4, r2, #2046820352	; 0x7a000000
    6b38:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6b3c:			; <UNDEFINED> instruction: 0xf8df447c
    6b40:	ldrtcc	r6, [ip], #-1076	; 0xfffffbcc
    6b44:	tstcs	r0, sl, ror r4
    6b48:	strmi	r4, [r2], #-1150	; 0xfffffb82
    6b4c:	strmi	lr, [r0], -sp, asr #19
    6b50:	b	fe544b48 <log_oom_internal@plt+0xfe5419dc>
    6b54:	ldrb	r6, [r9, ip, lsr #16]
    6b58:			; <UNDEFINED> instruction: 0xf8df4621
    6b5c:			; <UNDEFINED> instruction: 0xf8df241c
    6b60:	vqshl.s8	d20, d12, d0
    6b64:			; <UNDEFINED> instruction: 0xf8df7303
    6b68:	ldrbtmi	r5, [sl], #-1048	; 0xfffffbe8
    6b6c:	andcs	r4, r3, ip, ror r4
    6b70:	ldrtcc	r4, [ip], #-1149	; 0xfffffb83
    6b74:	strls	r4, [r0], #-1026	; 0xfffffbfe
    6b78:	andge	pc, r8, sp, asr #17
    6b7c:	ldreq	pc, [r3], #-111	; 0xffffff91
    6b80:			; <UNDEFINED> instruction: 0xf7fc9501
    6b84:	strb	lr, [r0, #2684]!	; 0xa7c
    6b88:			; <UNDEFINED> instruction: 0xf7fb4620
    6b8c:	stmdacs	r2, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6b90:	ldclmi	13, cr13, [ip, #784]!	; 0x310
    6b94:	ldclmi	6, cr4, [ip], #324	; 0x144
    6b98:	movwvc	pc, #57920	; 0xe240	; <UNPREDICTABLE>
    6b9c:	ldrbtmi	r4, [sp], #-2811	; 0xfffff505
    6ba0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6ba4:	andcs	r3, r3, ip, lsr r4
    6ba8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6bac:			; <UNDEFINED> instruction: 0xf7fc4402
    6bb0:	strmi	lr, [r4], -r6, ror #20
    6bb4:	strtmi	lr, [r1], -r9, asr #11
    6bb8:	vldmiami	r6!, {s9-s253}
    6bbc:	ldclmi	0, cr2, [r6, #12]!
    6bc0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6bc4:	ldrtcc	r4, [ip], #-1026	; 0xfffffbfe
    6bc8:	strls	r4, [r0], #-1149	; 0xfffffb83
    6bcc:	mvnvs	pc, #1325400064	; 0x4f000000
    6bd0:	andge	pc, r8, sp, asr #17
    6bd4:			; <UNDEFINED> instruction: 0xf7fc9501
    6bd8:			; <UNDEFINED> instruction: 0x4604ea52
    6bdc:			; <UNDEFINED> instruction: 0xf7fbe5b5
    6be0:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6be4:	mcrge	6, 1, pc, cr8, cr15, {5}	; <UNPREDICTABLE>
    6be8:	b	4c4be0 <log_oom_internal@plt+0x4c1a74>
    6bec:	ldrdge	pc, [r0], -r0
    6bf0:	svceq	0x0002f1ba
    6bf4:	mcrge	4, 1, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    6bf8:			; <UNDEFINED> instruction: 0xf7fb4620
    6bfc:	stmdacs	r2, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6c00:	msrhi	LR_abt, r0
    6c04:	strbtvc	lr, [sl], #2698	; 0xa8a
    6c08:	bhi	ff24228c <log_oom_internal@plt+0xff23f120>
    6c0c:	strbtvc	lr, [sl], #2980	; 0xba4
    6c10:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    6c14:	beq	44247c <log_oom_internal@plt+0x43f310>
    6c18:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c1c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r9, fp, sp, lr}
    6c20:			; <UNDEFINED> instruction: 0xf7fbb128
    6c24:	bvs	1f02b3c <log_oom_internal@plt+0x1eff9d0>
    6c28:			; <UNDEFINED> instruction: 0xf7fb6818
    6c2c:	stmdavs	r8!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    6c30:	mcr	7, 3, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6c34:	cfldr64mi	mvdx14, [r9, #548]	; 0x224
    6c38:	ldclmi	6, cr4, [r9], {81}	; 0x51
    6c3c:	movwvc	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    6c40:	ldrbtmi	r4, [sp], #-2776	; 0xfffff528
    6c44:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6c48:	ldrbmi	lr, [r0], -ip, lsr #15
    6c4c:	svc	0x007ef7fb
    6c50:	vsub.i8	d2, d0, d2
    6c54:	ldc	0, cr8, [pc, #596]	; 6eb0 <log_oom_internal@plt+0x3d44>
    6c58:			; <UNDEFINED> instruction: 0xf06f8ab5
    6c5c:	bfi	r0, r0, #8, #18
    6c60:	vpadd.i8	q10, q8, <illegal reg q0.5>
    6c64:	ldmibmi	r1, {r1, r5, r9, ip, sp, lr}^
    6c68:	ldrbtmi	r2, [fp], #-0
    6c6c:	bhi	fec022f0 <log_oom_internal@plt+0xfebff184>
    6c70:	teqcc	ip, #2030043136	; 0x79000000
    6c74:			; <UNDEFINED> instruction: 0xf7fc3103
    6c78:			; <UNDEFINED> instruction: 0x4604ea7a
    6c7c:	blmi	ff340bac <log_oom_internal@plt+0xff33da40>
    6c80:	stmibmi	ip, {r5, r9, sl, lr}^
    6c84:	andsvc	pc, r2, #64, 4
    6c88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6c8c:	tstcc	r3, ip, lsr r3
    6c90:	b	1b44c88 <log_oom_internal@plt+0x1b41b1c>
    6c94:	ldrb	r4, [r8, #-1540]	; 0xfffff9fc
    6c98:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c9c:	andcs	r4, r0, r3, lsl #12
    6ca0:			; <UNDEFINED> instruction: 0xf7fb681c
    6ca4:	stmdacs	r2, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    6ca8:	adchi	pc, ip, r0, lsl #6
    6cac:	svclt	0x00b82c00
    6cb0:	rsclt	r4, r4, #100, 4	; 0x40000006
    6cb4:	str	r4, [sp, r4, ror #4]!
    6cb8:	vpmin.s8	d20, d16, d31
    6cbc:	ldmmi	pc!, {r0, r2, r4, r5, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    6cc0:	ldfmis	f2, [pc]	; 6cc8 <log_oom_internal@plt+0x3b5c>
    6cc4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6cc8:	ldrbtmi	r3, [ip], #-572	; 0xfffffdc4
    6ccc:	strcs	lr, [r0], #-2509	; 0xfffff633
    6cd0:	andcs	r1, r6, r2, asr #25
    6cd4:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cd8:	stmdavc	r2!, {r0, r3, r4, r9, sl, sp, lr, pc}
    6cdc:	andcs	r4, r1, r9, lsr #12
    6ce0:	b	fc4cd8 <log_oom_internal@plt+0xfc1b6c>
    6ce4:	strdcs	lr, [r0], -fp
    6ce8:	svc	0x0030f7fb
    6cec:	vsub.i8	d2, d0, d2
    6cf0:	cdp	0, 1, cr8, cr8, cr3, {6}
    6cf4:	subsmi	r3, ip, #16, 20	; 0x10000
    6cf8:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    6cfc:			; <UNDEFINED> instruction: 0xf7fbe78a
    6d00:	stmdacs	r2, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    6d04:			; <UNDEFINED> instruction: 0xf8dfdd86
    6d08:	vst1.32	{d28-d31}, [pc :256], ip
    6d0c:	bmi	feb9fcb0 <log_oom_internal@plt+0xfeb9cb44>
    6d10:	stmiami	lr!, {r0, r5, r9, sl, lr}
    6d14:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    6d18:	eorscc	r4, ip, #120, 8	; 0x78000000
    6d1c:			; <UNDEFINED> instruction: 0x2c00e9cd
    6d20:	andcs	r4, r3, r2, lsl #12
    6d24:			; <UNDEFINED> instruction: 0xf7fc3203
    6d28:	ldrb	lr, [r3, -sl, lsr #19]!
    6d2c:	vpmax.s8	d20, d16, d24
    6d30:	stmiami	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, ip, sp, lr}
    6d34:	stfmis	f2, [r8]
    6d38:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6d3c:	ldrbtmi	r3, [ip], #-572	; 0xfffffdc4
    6d40:	strcs	lr, [r0], #-2509	; 0xfffff633
    6d44:	andcs	r1, r6, r2, asr #25
    6d48:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d4c:	bmi	fe900558 <log_oom_internal@plt+0xfe8fd3ec>
    6d50:	teqvc	ip, #64, 4	; <UNPREDICTABLE>
    6d54:	smlatbcs	r0, r2, r8, r4
    6d58:	ldrbtmi	r4, [sl], #-3234	; 0xfffff35e
    6d5c:	eorscc	r4, ip, #120, 8	; 0x78000000
    6d60:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    6d64:	cfstrdne	mvd2, [r2], {0}
    6d68:			; <UNDEFINED> instruction: 0xf7fc2006
    6d6c:	strb	lr, [r0, #2440]!	; 0x988
    6d70:	mlacs	sp, sp, fp, r4
    6d74:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6d78:			; <UNDEFINED> instruction: 0xf7fb6819
    6d7c:	strt	lr, [r6], ip, asr #31
    6d80:	ldrbmi	r6, [r1], -r8, lsr #16
    6d84:	vpmin.s8	d20, d16, d9
    6d88:			; <UNDEFINED> instruction: 0xf8df731b
    6d8c:	lfmmi	f4, 1, [r9], {100}	; 0x64
    6d90:	ldrbtmi	r4, [ip], #1146	; 0x47a
    6d94:	ldrbtmi	r3, [ip], #-572	; 0xfffffdc4
    6d98:	strls	r9, [r1], #-2
    6d9c:	andls	r2, r0, #3
    6da0:	andeq	lr, r0, #12, 22	; 0x3000
    6da4:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6da8:	bhi	184242c <log_oom_internal@plt+0x183f2c0>
    6dac:	ldreq	pc, [r0], #-111	; 0xffffff91
    6db0:			; <UNDEFINED> instruction: 0x4648e730
    6db4:	mcr	7, 6, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6db8:			; <UNDEFINED> instruction: 0xf77f2802
    6dbc:			; <UNDEFINED> instruction: 0xf8dfaf2b
    6dc0:	vst1.8	{d28-d31}, [pc :256], r8
    6dc4:	bmi	fe35fd7c <log_oom_internal@plt+0xfe35cc10>
    6dc8:	stmmi	sp, {r0, r5, r9, sl, lr}
    6dcc:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    6dd0:			; <UNDEFINED> instruction: 0xe7a24478
    6dd4:			; <UNDEFINED> instruction: 0xf7fb2000
    6dd8:	stmdacs	r3, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    6ddc:	stclge	7, cr15, [r9, #508]!	; 0x1fc
    6de0:	stcmi	6, cr4, [r8], {33}	; 0x21
    6de4:	vpmax.s8	d20, d16, d8
    6de8:	ldrbtmi	r7, [ip], #-850	; 0xfffffcae
    6dec:	ldrbtmi	r4, [sl], #-2183	; 0xfffff779
    6df0:	eorscc	r4, ip, #120, 8	; 0x78000000
    6df4:	andcs	lr, r0, sp, asr #19
    6df8:	andcs	r4, r4, r2, lsr #12
    6dfc:			; <UNDEFINED> instruction: 0xf7fc3203
    6e00:	ldrb	lr, [r6, #2366]	; 0x93e
    6e04:	strtmi	r4, [r1], -r2, lsl #21
    6e08:	vadd.i8	d20, d16, d2
    6e0c:			; <UNDEFINED> instruction: 0xf8df7331
    6e10:	ldrbtmi	ip, [sl], #-520	; 0xfffffdf8
    6e14:	eorscc	r4, ip, #120, 8	; 0x78000000
    6e18:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    6e1c:	stclne	12, cr2, [r2], {0}
    6e20:			; <UNDEFINED> instruction: 0xf7fc2003
    6e24:	strmi	lr, [r4], -ip, lsr #18
    6e28:			; <UNDEFINED> instruction: 0x4648e6f4
    6e2c:	mcr	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6e30:			; <UNDEFINED> instruction: 0xf77f2802
    6e34:			; <UNDEFINED> instruction: 0xf8dfaeef
    6e38:	vrhadd.s8	q14, q8, q10
    6e3c:	bmi	1e23bdc <log_oom_internal@plt+0x1e20a70>
    6e40:	ldmdami	r8!, {r0, r5, r9, sl, lr}^
    6e44:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    6e48:			; <UNDEFINED> instruction: 0xe7664478
    6e4c:			; <UNDEFINED> instruction: 0x46514c76
    6e50:	vadd.i8	d22, d0, d24
    6e54:	ldrbtmi	r7, [ip], #-791	; 0xfffffce9
    6e58:	strls	r4, [r1], #-2676	; 0xfffff58c
    6e5c:	ldrbtmi	r4, [sl], #-3188	; 0xfffff38c
    6e60:	andls	r3, r2, ip, lsr r2
    6e64:	andcs	r4, r3, ip, ror r4
    6e68:	stmdane	r2!, {r9, ip, pc}
    6e6c:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e70:	bhi	bc24f4 <log_oom_internal@plt+0xbbf388>
    6e74:	strb	r4, [sp], r4, lsl #12
    6e78:			; <UNDEFINED> instruction: 0x4c6e6a7b
    6e7c:	ldmdavs	r8, {r1, r2, r3, r5, r6, r9, fp, lr}
    6e80:	strls	r4, [r1], #-1148	; 0xfffffb84
    6e84:	cfstrdmi	mvd4, [sp], #-488	; 0xfffffe18
    6e88:	andls	r3, r2, ip, lsr r2
    6e8c:	movtvc	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    6e90:	andcs	r4, r3, ip, ror r4
    6e94:	stmdane	r2!, {r9, ip, pc}
    6e98:	bne	442700 <log_oom_internal@plt+0x43f594>
    6e9c:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ea0:	ldrt	r4, [r7], r4, lsl #12
    6ea4:	sha1c.32	q10, q0, q11
    6ea8:	bmi	19a3bb8 <log_oom_internal@plt+0x19a0a4c>
    6eac:	stmdbmi	r6!, {sp}^
    6eb0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6eb4:	ldrbtmi	r3, [r9], #-584	; 0xfffffdb8
    6eb8:	strtmi	r9, [r2], -r0, lsl #4
    6ebc:			; <UNDEFINED> instruction: 0xf7fc3203
    6ec0:	stmdami	r2!, {r1, r4, r6, r7, fp, sp, lr, pc}^
    6ec4:	eorge	pc, r4, r7, asr #17
    6ec8:	stmdbmi	r1!, {r3, r4, r5, r6, sl, lr}^
    6ecc:	ldmib	r0, {r1, r3, r4, r5, r8, fp, sp, lr}^
    6ed0:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    6ed4:	andcs	r6, r1, fp, lsr r8
    6ed8:	stmib	sp, {r0, r2, r3, r4, r5, r9, fp, sp, lr}^
    6edc:			; <UNDEFINED> instruction: 0xf7fc9a00
    6ee0:			; <UNDEFINED> instruction: 0xf7fce940
    6ee4:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
    6ee8:	rscshi	pc, sl, r0, asr #32
    6eec:	ldr	r4, [r1], r4, lsl #12
    6ef0:	stm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ef4:	strbmi	r4, [r8], -r3, lsl #12
    6ef8:			; <UNDEFINED> instruction: 0xf7fb681c
    6efc:	stmdacs	r2, {r3, r5, r9, sl, fp, sp, lr, pc}
    6f00:	mrcge	7, 6, APSR_nzcv, cr4, cr15, {3}
    6f04:			; <UNDEFINED> instruction: 0x46214853
    6f08:	vpmin.s8	q10, q0, <illegal reg q1.5>
    6f0c:	ldrbtmi	r7, [r8], #-875	; 0xfffffc95
    6f10:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    6f14:	ldrbtmi	r4, [ip], #1146	; 0x47a
    6f18:	stmib	sp, {r2, r3, r4, r5, r9, ip, sp}^
    6f1c:	strmi	r2, [r2], -r0, lsl #24
    6f20:	andcc	r2, r3, #3
    6f24:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f28:	ldrbt	r4, [r3], -r4, lsl #12
    6f2c:			; <UNDEFINED> instruction: 0xffffffff
    6f30:			; <UNDEFINED> instruction: 0x000165ba
    6f34:	andeq	r2, r0, ip, asr pc
    6f38:	muleq	r1, r8, r5
    6f3c:	andeq	r0, r0, ip, lsl r3
    6f40:	andeq	r6, r1, r2, asr r5
    6f44:			; <UNDEFINED> instruction: 0x00002eb4
    6f48:	andeq	r6, r1, r6, lsl #16
    6f4c:	andeq	r2, r0, ip, asr #29
    6f50:	ldrdeq	r2, [r0], -lr
    6f54:	andeq	r6, r1, r6, lsr #13
    6f58:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6f5c:	andeq	r6, r1, sl, lsl r6
    6f60:	andeq	r2, r0, r0, ror #31
    6f64:	ldrdeq	r2, [r0], -r6
    6f68:	andeq	r2, r0, ip, lsl fp
    6f6c:	andeq	r5, r0, r8, lsl #13
    6f70:			; <UNDEFINED> instruction: 0x000029b8
    6f74:	andeq	r3, r0, r8, rrx
    6f78:	muleq	r0, r2, r9
    6f7c:	andeq	r5, r0, r8, asr r6
    6f80:	andeq	r3, r0, r0, asr #32
    6f84:	strdeq	r2, [r0], -lr
    6f88:	andeq	r5, r0, r4, lsr #12
    6f8c:	andeq	r2, r0, sl, asr r9
    6f90:	andeq	r2, r0, ip, lsr r9
    6f94:	andeq	r5, r0, r2, lsl #12
    6f98:	muleq	r0, ip, sl
    6f9c:	andeq	r2, r0, sl, lsr sl
    6fa0:	andeq	r5, r0, r0, lsl #11
    6fa4:			; <UNDEFINED> instruction: 0x000028b6
    6fa8:	andeq	r5, r0, sl, asr r5
    6fac:	andeq	r2, r0, ip, lsl #17
    6fb0:	andeq	r5, r0, ip, lsr r5
    6fb4:	andeq	r2, r0, r2, ror r8
    6fb8:	andeq	r5, r0, r0, lsl #10
    6fbc:	andeq	r2, r0, r6, lsr r8
    6fc0:	andeq	r2, r0, lr, lsr #22
    6fc4:	strdeq	r2, [r0], -r8
    6fc8:	andeq	r5, r0, lr, lsr #9
    6fcc:	andeq	r2, r0, r4, ror #15
    6fd0:	andeq	r5, r0, ip, lsl #9
    6fd4:	andeq	r2, r0, r2, asr #15
    6fd8:	andeq	r2, r0, r6, lsl #22
    6fdc:	andeq	r5, r0, sl, ror #8
    6fe0:	andeq	r2, r0, r0, lsr #15
    6fe4:	andeq	r2, r0, ip, asr #21
    6fe8:	andeq	r0, r0, ip, lsr r3
    6fec:	andeq	r5, r0, r4, lsr r4
    6ff0:	andeq	r2, r0, sl, ror #14
    6ff4:	muleq	r0, r2, r9
    6ff8:	strdeq	r2, [r0], -r0
    6ffc:	strdeq	r5, [r0], -r6
    7000:	andeq	r2, r0, ip, lsr #14
    7004:	andeq	r2, r0, r2, lsl r7
    7008:	ldrdeq	r5, [r0], -r6
    700c:	muleq	r0, ip, sl
    7010:			; <UNDEFINED> instruction: 0x000053b2
    7014:	andeq	r2, r0, r8, ror #13
    7018:	andeq	r2, r0, r0, asr #19
    701c:	muleq	r0, r4, sl
    7020:	andeq	r5, r0, lr, ror r3
    7024:			; <UNDEFINED> instruction: 0x000026b4
    7028:			; <UNDEFINED> instruction: 0x000028ba
    702c:	andeq	r5, r0, r6, ror #6
    7030:	muleq	r0, r8, r6
    7034:	strdeq	r2, [r0], -r4
    7038:	andeq	r5, r0, r0, asr #6
    703c:	andeq	r2, r0, ip, ror #12
    7040:	andeq	r2, r0, ip, asr #12
    7044:	andeq	r5, r0, r2, lsl r3
    7048:	andeq	r2, r0, sl, lsr #19
    704c:	andeq	r6, r1, ip, lsr r1
    7050:			; <UNDEFINED> instruction: 0x00002bbe
    7054:	andeq	r2, r0, lr, ror #11
    7058:			; <UNDEFINED> instruction: 0x000052b0
    705c:	ldrdeq	r2, [r0], -lr
    7060:			; <UNDEFINED> instruction: 0xf8584b7b
    7064:	stmdavs	r3!, {r0, r1, lr}
    7068:			; <UNDEFINED> instruction: 0xf7fc623b
    706c:	stmdacs	r0, {r2, r3, r5, fp, sp, lr, pc}
    7070:	adcshi	pc, r1, r0, asr #32
    7074:	ldrsbls	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    7078:			; <UNDEFINED> instruction: 0xf7fc44f9
    707c:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
    7080:	adchi	pc, r5, r0, asr #32
    7084:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    7088:	stmdavs	fp!, {r1, r3, r4, r7, r9, sl, lr}
    708c:			; <UNDEFINED> instruction: 0xf7fc461e
    7090:	stmdacs	r0, {r1, r3, r4, fp, sp, lr, pc}
    7094:	addshi	pc, r7, r0, asr #32
    7098:	ldrdlt	pc, [r0, #143]	; 0x8f
    709c:			; <UNDEFINED> instruction: 0xf7fc44fb
    70a0:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
    70a4:	addhi	pc, ip, r0, asr #32
    70a8:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
    70ac:			; <UNDEFINED> instruction: 0xf7fc61fa
    70b0:	ldmibvs	sl!, {r1, r3, fp, sp, lr, pc}^
    70b4:	cmnle	ip, r0, lsl #16
    70b8:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    70bc:	tstcs	r1, r3, lsl #4
    70c0:	movwls	r4, #19049	; 0x4a69
    70c4:	bvs	e189f8 <log_oom_internal@plt+0xe1588c>
    70c8:			; <UNDEFINED> instruction: 0xf8cd447a
    70cc:	strls	fp, [r1], -r8
    70d0:	andge	pc, r0, sp, asr #17
    70d4:	stc	7, cr15, [sl, #-1004]	; 0xfffffc14
    70d8:			; <UNDEFINED> instruction: 0xf7fb6820
    70dc:	ldrb	lr, [fp], #4024	; 0xfb8
    70e0:			; <UNDEFINED> instruction: 0xf8584b5b
    70e4:	stmdavs	r3!, {r0, r1, lr}
    70e8:			; <UNDEFINED> instruction: 0xf7fb623b
    70ec:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    70f0:			; <UNDEFINED> instruction: 0xf8dfd162
    70f4:	ldrbtmi	r8, [r8], #376	; 0x178
    70f8:	andcs	r4, r0, sp, asr fp
    70fc:	stmib	sp, {r8, sp}^
    7100:	ldrbtmi	r0, [fp], #-256	; 0xffffff00
    7104:			; <UNDEFINED> instruction: 0xf1072140
    7108:	ldmib	r3, {r2, r3, r4, r5, r7}^
    710c:			; <UNDEFINED> instruction: 0xf7fb2300
    7110:	bmi	1643008 <log_oom_internal@plt+0x163fe9c>
    7114:	tstcs	r1, r3, asr #12
    7118:	andls	r4, r0, sl, ror r4
    711c:			; <UNDEFINED> instruction: 0xf7fb6a38
    7120:			; <UNDEFINED> instruction: 0xf7fbece6
    7124:			; <UNDEFINED> instruction: 0x4680ebfa
    7128:	subsle	r2, r8, r0, lsl #16
    712c:	svc	0x00d0f7fb
    7130:	umlalseq	pc, r5, r7, r8	; <UNPREDICTABLE>
    7134:	umlalscs	pc, r4, r7, r8	; <UNPREDICTABLE>
    7138:			; <UNDEFINED> instruction: 0xf8974643
    713c:			; <UNDEFINED> instruction: 0xf897c0b7
    7140:	strhls	r1, [sp], -r6
    7144:			; <UNDEFINED> instruction: 0xf897920c
    7148:			; <UNDEFINED> instruction: 0xf89700b1
    714c:			; <UNDEFINED> instruction: 0xf8cd20b0
    7150:	tstls	lr, ip, lsr r0
    7154:	umlalsgt	pc, r3, r7, r8	; <UNPREDICTABLE>
    7158:	umlalsne	pc, r2, r7, r8	; <UNPREDICTABLE>
    715c:	andls	r9, r8, #9
    7160:	umlaleq	pc, sp, r7, r8	; <UNPREDICTABLE>
    7164:	umlalcs	pc, ip, r7, r8	; <UNPREDICTABLE>
    7168:	eorgt	pc, ip, sp, asr #17
    716c:			; <UNDEFINED> instruction: 0xf897910a
    7170:			; <UNDEFINED> instruction: 0xf897c0af
    7174:	andls	r1, r5, lr, lsr #1
    7178:			; <UNDEFINED> instruction: 0xf8979204
    717c:			; <UNDEFINED> instruction: 0xf89700a9
    7180:			; <UNDEFINED> instruction: 0xf8cd20a8
    7184:	tstls	r6, ip, lsl r0
    7188:	umlalgt	pc, fp, r7, r8	; <UNPREDICTABLE>
    718c:	umlalne	pc, sl, r7, r8	; <UNPREDICTABLE>
    7190:	andcs	lr, r0, sp, asr #19
    7194:	stmib	sp, {r3, r4, r5, r9, fp, lr}^
    7198:	tstcs	r1, r2, lsl #24
    719c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    71a0:	stc	7, cr15, [r4], #1004	; 0x3ec
    71a4:	strcs	r4, [r0], #-1600	; 0xfffff9c0
    71a8:	bl	fec4519c <log_oom_internal@plt+0xfec42030>
    71ac:			; <UNDEFINED> instruction: 0xf7fbe532
    71b0:	blmi	cc27a8 <log_oom_internal@plt+0xcbf63c>
    71b4:			; <UNDEFINED> instruction: 0xe781447b
    71b8:	ldrdhi	pc, [r4], #143	; 0x8f
    71bc:			; <UNDEFINED> instruction: 0xe79b44f8
    71c0:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
    71c4:			; <UNDEFINED> instruction: 0xf8dfe772
    71c8:	ldrbtmi	fp, [fp], #192	; 0xc0
    71cc:	blmi	c00f70 <log_oom_internal@plt+0xbfde04>
    71d0:			; <UNDEFINED> instruction: 0x469a447b
    71d4:			; <UNDEFINED> instruction: 0xf8dfe759
    71d8:	ldrbtmi	r9, [r9], #184	; 0xb8
    71dc:			; <UNDEFINED> instruction: 0xf897e74d
    71e0:	strhcs	r2, [r1, -r6]
    71e4:	umlalscc	pc, r5, r7, r8	; <UNPREDICTABLE>
    71e8:	umlalseq	pc, r7, r7, r8	; <UNPREDICTABLE>
    71ec:	movwls	r9, #49677	; 0xc20d
    71f0:	umlalscs	pc, r2, r7, r8	; <UNPREDICTABLE>
    71f4:	umlalscc	pc, r1, r7, r8	; <UNPREDICTABLE>
    71f8:	umlalsgt	pc, r4, r7, r8	; <UNPREDICTABLE>
    71fc:			; <UNDEFINED> instruction: 0xf897900e
    7200:	andls	r0, r9, #179	; 0xb3
    7204:			; <UNDEFINED> instruction: 0xf8979308
    7208:			; <UNDEFINED> instruction: 0xf89720ae
    720c:			; <UNDEFINED> instruction: 0xf8cd30ad
    7210:	andls	ip, sl, ip, lsr #32
    7214:	umlalsgt	pc, r0, r7, r8	; <UNPREDICTABLE>
    7218:	umlaleq	pc, pc, r7, r8	; <UNPREDICTABLE>
    721c:	movwls	r9, #16901	; 0x4205
    7220:	umlalcs	pc, sl, r7, r8	; <UNPREDICTABLE>
    7224:	umlalcc	pc, r9, r7, r8	; <UNPREDICTABLE>
    7228:	andsgt	pc, ip, sp, asr #17
    722c:			; <UNDEFINED> instruction: 0xf8979006
    7230:			; <UNDEFINED> instruction: 0xf897c0ac
    7234:	stmib	sp, {r0, r1, r3, r5, r7}^
    7238:	bmi	593a40 <log_oom_internal@plt+0x5908d4>
    723c:			; <UNDEFINED> instruction: 0x0c02e9cd
    7240:	umlalcc	pc, r8, r7, r8	; <UNPREDICTABLE>
    7244:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    7248:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    724c:	svclt	0x0000e7aa
    7250:	andeq	r0, r0, r4, lsr r3
    7254:	andeq	r4, r0, r8, lsr #25
    7258:	muleq	r0, sl, ip
    725c:	andeq	r4, r0, r4, lsl #25
    7260:	andeq	r4, r0, r6, ror ip
    7264:	andeq	r4, r0, r6, ror #24
    7268:	andeq	r2, r0, r4, asr #16
    726c:	andeq	r4, r0, sl, lsr #24
    7270:	andeq	r5, r1, r2, lsl #30
    7274:	andeq	r2, r0, r4, lsl #19
    7278:	andeq	r2, r0, r6, lsr r9
    727c:	muleq	r0, r0, r4
    7280:	andeq	r2, r0, r0, lsl #9
    7284:	andeq	r2, r0, sl, ror r4
    7288:	andeq	r2, r0, r6, ror #8
    728c:	andeq	r2, r0, ip, ror #8
    7290:	andeq	r2, r0, r6, asr r4
    7294:	andeq	r2, r0, r0, lsl #18
    7298:	blmi	fed19d6c <log_oom_internal@plt+0xfed16c00>
    729c:	push	{r1, r3, r4, r5, r6, sl, lr}
    72a0:	strdlt	r4, [fp], r0
    72a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    72a8:			; <UNDEFINED> instruction: 0xf04f9309
    72ac:	blmi	fec07eb4 <log_oom_internal@plt+0xfec04d48>
    72b0:	movwls	r4, #9339	; 0x247b
    72b4:	movwcs	r4, #1562	; 0x61a
    72b8:	stmdacs	r0, {r2, r8, r9, ip, pc}
    72bc:	rscshi	pc, lr, r0
    72c0:	strmi	r4, [r7], -ip, lsr #21
    72c4:	bvs	15584b4 <log_oom_internal@plt+0x1555348>
    72c8:			; <UNDEFINED> instruction: 0xf0002d00
    72cc:			; <UNDEFINED> instruction: 0xf8df8145
    72d0:	sfmcc	f2, 1, [r4, #-672]	; 0xfffffd60
    72d4:	adcls	pc, r4, #14614528	; 0xdf0000
    72d8:			; <UNDEFINED> instruction: 0xf8df4698
    72dc:	ldrbtmi	fp, [sl], #676	; 0x2a4
    72e0:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    72e4:	stmdage	r4, {r0, r1, r2, sp, lr, pc}
    72e8:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    72ec:	blle	b4eb00 <log_oom_internal@plt+0xb4b994>
    72f0:			; <UNDEFINED> instruction: 0xf7fb4620
    72f4:			; <UNDEFINED> instruction: 0xf855eb0c
    72f8:	stccs	15, cr4, [r0], {4}
    72fc:			; <UNDEFINED> instruction: 0xf89ad040
    7300:	strcs	r3, [r0], #-40	; 0xffffffd8
    7304:	strls	sl, [r7], #-3591	; 0xfffff1f9
    7308:	stmdavs	r8!, {r0, r1, r5, r7, r9, lr}
    730c:	strtmi	r4, [r1], -fp, asr #12
    7310:	andcs	fp, r1, #20, 30	; 0x50
    7314:	strls	r2, [r0], -r3, lsl #4
    7318:	stcl	7, cr15, [ip, #1004]	; 0x3ec
    731c:	blle	54eb30 <log_oom_internal@plt+0x54b9c4>
    7320:	ldrbmi	r9, [r9], -r7, lsl #28
    7324:			; <UNDEFINED> instruction: 0xf7fb4630
    7328:			; <UNDEFINED> instruction: 0x4631ec3c
    732c:	bicsle	r2, sl, r0, lsl #16
    7330:			; <UNDEFINED> instruction: 0xf7fb4638
    7334:	mcrne	12, 0, lr, cr3, cr0, {4}
    7338:	ldrtmi	sp, [r8], -r8, lsl #22
    733c:	bl	1f45330 <log_oom_internal@plt+0x1f421c4>
    7340:	blle	ceb54 <log_oom_internal@plt+0xcb9e8>
    7344:			; <UNDEFINED> instruction: 0xf1089807
    7348:	ldrb	r0, [r2, r1, lsl #16]
    734c:	movwls	r9, #10247	; 0x2807
    7350:	b	ff745344 <log_oom_internal@plt+0xff7421d8>
    7354:	stmdals	r4, {r1, r8, r9, fp, ip, pc}
    7358:	movwls	fp, #8472	; 0x2118
    735c:	mrc	7, 4, APSR_nzcv, cr10, cr11, {7}
    7360:	stmibmi	r8, {r1, r8, r9, fp, ip, pc}
    7364:	ldrbtmi	r4, [r9], #-2689	; 0xfffff57f
    7368:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    736c:	subsmi	r9, r1, r9, lsl #20
    7370:	andeq	pc, r0, #79	; 0x4f
    7374:	rscshi	pc, r5, r0, asr #32
    7378:	andlt	r4, fp, r8, lsl r6
    737c:	svchi	0x00f0e8bd
    7380:	bcs	2db98 <log_oom_internal@plt+0x2aa2c>
    7384:	ldmdavs	r3, {r4, r5, ip, lr, pc}
    7388:	ldmdbmi	pc!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    738c:	ldrtmi	sl, [r8], -r6, lsl #22
    7390:	ldrbtmi	r9, [r9], #-1030	; 0xfffffbfa
    7394:			; <UNDEFINED> instruction: 0xf7fe31c0
    7398:	cdpne	15, 0, cr15, cr3, cr3, {5}
    739c:	addhi	pc, r1, r0, asr #5
    73a0:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    73a4:	cdpge	4, 0, cr9, cr7, cr8, {0}
    73a8:	movwls	sl, #31749	; 0x7c05
    73ac:	stmdbls	r5, {r2, r3, sp, lr, pc}
    73b0:			; <UNDEFINED> instruction: 0xf7fb4638
    73b4:	mcrne	12, 0, lr, cr3, cr0, {2}
    73b8:			; <UNDEFINED> instruction: 0x4638db73
    73bc:	bl	f453b0 <log_oom_internal@plt+0xf42244>
    73c0:	blle	1b8ebd4 <log_oom_internal@plt+0x1b8ba68>
    73c4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    73c8:	strtmi	r9, [r2], -r6, lsl #16
    73cc:			; <UNDEFINED> instruction: 0xf7fb4631
    73d0:	stmdacs	r0, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    73d4:	blls	1bbb88 <log_oom_internal@plt+0x1b8a1c>
    73d8:	stmdbmi	ip!, {r0, r1, r4, r5, r8, ip, sp, pc}^
    73dc:	ldrmi	r4, [r8], -r2, lsl #12
    73e0:	ldmdapl	r9, {r1, r8, r9, fp, ip, pc}^
    73e4:	ldcl	7, cr15, [lr], #-1004	; 0xfffffc14
    73e8:			; <UNDEFINED> instruction: 0xf7fb9804
    73ec:	blmi	1a42d44 <log_oom_internal@plt+0x1a3fbd8>
    73f0:	bvs	ff7585e4 <log_oom_internal@plt+0xff755478>
    73f4:	stccs	0, cr9, [r0, #-16]
    73f8:			; <UNDEFINED> instruction: 0xf8dfd042
    73fc:	stfccd	f2, [r4, #-608]	; 0xfffffda0
    7400:			; <UNDEFINED> instruction: 0x9194f8df
    7404:			; <UNDEFINED> instruction: 0xb194f8df
    7408:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    740c:	strd	r4, [r8], -fp
    7410:	ldrtmi	sl, [r1], -r4, lsl #16
    7414:	bl	fe845408 <log_oom_internal@plt+0xfe84229c>
    7418:	blle	fe5cec2c <log_oom_internal@plt+0xfe5cbac0>
    741c:			; <UNDEFINED> instruction: 0xf7fb4620
    7420:			; <UNDEFINED> instruction: 0xf855ea76
    7424:	cmplt	fp, #4, 30
    7428:	mlacc	r8, sl, r8, pc	; <UNPREDICTABLE>
    742c:	cfcpysge	mvf2, mvf7
    7430:	adcmi	r9, r3, #117440512	; 0x7000000
    7434:	strbmi	r6, [fp], -r8, lsr #16
    7438:	svclt	0x00144621
    743c:	andcs	r2, r3, #268435456	; 0x10000000
    7440:			; <UNDEFINED> instruction: 0xf7fb9600
    7444:	mcrne	13, 0, lr, cr3, cr8, {1}
    7448:	vmlals.f64	d13, d23, d0
    744c:			; <UNDEFINED> instruction: 0x46304659
    7450:	bl	fe9c5444 <log_oom_internal@plt+0xfe9c22d8>
    7454:	bicsle	r2, fp, r0, lsl #16
    7458:	ldcl	7, cr15, [r2], {251}	; 0xfb
    745c:			; <UNDEFINED> instruction: 0x46024631
    7460:			; <UNDEFINED> instruction: 0xf7fb4638
    7464:	mcrne	12, 0, lr, cr3, cr0, {5}
    7468:	svcge	0x0070f6ff
    746c:			; <UNDEFINED> instruction: 0xf7fb4638
    7470:	vmlsne.f32	s28, s7, s9
    7474:	svcge	0x006af6ff
    7478:			; <UNDEFINED> instruction: 0xf1089807
    747c:	strb	r0, [lr, r1, lsl #16]
    7480:	bcs	2dc98 <log_oom_internal@plt+0x2ab2c>
    7484:	ldmdavs	r3, {r4, r6, ip, lr, pc}
    7488:	suble	r2, sp, r0, lsl #22
    748c:	blge	1999a4 <log_oom_internal@plt+0x196838>
    7490:	strcs	r4, [r0], #-1592	; 0xfffff9c8
    7494:	strls	r4, [r6], #-1145	; 0xfffffb87
    7498:			; <UNDEFINED> instruction: 0xf7fe3160
    749c:	cdpne	15, 0, cr15, cr3, cr1, {1}
    74a0:	stmdals	r6, {r0, r3, r4, r9, fp, ip, lr, pc}
    74a4:			; <UNDEFINED> instruction: 0xf43f2800
    74a8:	movwls	sl, #16214	; 0x3f56
    74ac:	blls	8fcb4 <log_oom_internal@plt+0x8cb48>
    74b0:	ldmdapl	r9, {r1, r2, r4, r5, r8, fp, lr}^
    74b4:	ldc	7, cr15, [r6], {251}	; 0xfb
    74b8:	strb	r9, [ip, -r3, lsl #22]
    74bc:			; <UNDEFINED> instruction: 0xf44f4c39
    74c0:	bmi	e603ec <log_oom_internal@plt+0xe5d280>
    74c4:	ldrbtmi	r4, [ip], #-2361	; 0xfffff6c7
    74c8:	ldrbcc	r4, [r4], #-1146	; 0xfffffb86
    74cc:	andcc	r4, r3, #2030043136	; 0x79000000
    74d0:			; <UNDEFINED> instruction: 0xf7fb9400
    74d4:			; <UNDEFINED> instruction: 0xf06fedc8
    74d8:	strls	r0, [r8], #-769	; 0xfffffcff
    74dc:	stcge	14, cr10, [r5], {7}
    74e0:	ands	r9, r1, r7, lsl #6
    74e4:	tstls	r3, r5, lsl #18
    74e8:	stc	7, cr15, [sl], {251}	; 0xfb
    74ec:	strmi	r9, [r2], -r3, lsl #18
    74f0:			; <UNDEFINED> instruction: 0xf7fb4638
    74f4:	cdpne	12, 0, cr14, cr3, cr8, {3}
    74f8:			; <UNDEFINED> instruction: 0x4638dbd3
    74fc:	b	fe7454f0 <log_oom_internal@plt+0xfe742384>
    7500:	blle	ff38ed14 <log_oom_internal@plt+0xff38bba8>
    7504:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7508:	strtmi	r9, [r2], -r6, lsl #16
    750c:			; <UNDEFINED> instruction: 0xf7fb4631
    7510:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
    7514:	stmdbls	r6, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    7518:	blmi	7339e4 <log_oom_internal@plt+0x730878>
    751c:	strmi	r4, [r8], -r2, lsl #12
    7520:	stmiapl	r9, {r1, r8, fp, ip, pc}^
    7524:	bl	ff7c5518 <log_oom_internal@plt+0xff7c23ac>
    7528:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    752c:	cmplt	r3, fp, asr sl
    7530:	cmplt	r3, fp, lsl r8
    7534:	svceq	0x0000f1b8
    7538:			; <UNDEFINED> instruction: 0x4638d010
    753c:	ldc	7, cr15, [r6], {251}	; 0xfb
    7540:	mvnvc	lr, #0, 20
    7544:	blmi	701168 <log_oom_internal@plt+0x6fdffc>
    7548:	bvs	ff6d873c <log_oom_internal@plt+0xff6d55d0>
    754c:	rscsle	r2, r4, r0, lsl #22
    7550:	blcs	215c4 <log_oom_internal@plt+0x1e458>
    7554:	ldrb	sp, [r0, lr, ror #3]!
    7558:	strb	r4, [r5, -r8, lsr #13]
    755c:	teqeq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    7560:			; <UNDEFINED> instruction: 0xf7fbe6f9
    7564:	svclt	0x0000eba2
    7568:	andeq	r5, r1, r8, lsl #20
    756c:	andeq	r0, r0, ip, lsl r3
    7570:	strdeq	r5, [r1], -r4
    7574:	andeq	r5, r1, r0, ror #26
    7578:	andeq	r5, r1, r6, asr #26
    757c:	andeq	r2, r0, r8, lsl r9
    7580:	andeq	r2, r0, r2, lsr #18
    7584:	andeq	r5, r1, lr, lsr r9
    7588:	andeq	r4, r0, r2, lsr lr
    758c:	andeq	r0, r0, r4, lsl r3
    7590:	andeq	r5, r1, r4, lsr ip
    7594:	andeq	r5, r1, ip, lsl ip
    7598:	andeq	r2, r0, lr, ror #15
    759c:	strdeq	r2, [r0], -r8
    75a0:	andeq	r4, r0, r0, lsr sp
    75a4:	strdeq	r4, [r0], -lr
    75a8:	andeq	r2, r0, r4, lsr r0
    75ac:	andeq	r2, r0, r8, lsr #14
    75b0:	strdeq	r5, [r1], -sl
    75b4:	ldrdeq	r5, [r1], -ip
    75b8:	svcmi	0x00f0e92d
    75bc:	vpush	{d2-d1}
    75c0:			; <UNDEFINED> instruction: 0x4df68b02
    75c4:	strcs	fp, [r0], #-4044	; 0xfffff034
    75c8:	bcs	105d4 <log_oom_internal@plt+0xd468>
    75cc:	ssatmi	fp, #3, r4, lsl #30
    75d0:	beq	43714 <log_oom_internal@plt+0x405a8>
    75d4:	adclt	r4, r7, sp, ror r4
    75d8:	ldmibmi	r1!, {r0, r3, r8, ip, pc}^
    75dc:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
    75e0:			; <UNDEFINED> instruction: 0xf04f9125
    75e4:	movwls	r0, #16640	; 0x4100
    75e8:			; <UNDEFINED> instruction: 0xf0002800
    75ec:	ldrmi	r8, [r0], pc, lsr #2
    75f0:	bcs	18e10 <log_oom_internal@plt+0x15ca4>
    75f4:	tsthi	r5, r0	; <UNPREDICTABLE>
    75f8:	ldmvs	r4, {r0, r4, fp, sp, lr}
    75fc:	b	1121958 <log_oom_internal@plt+0x111e7ec>
    7600:			; <UNDEFINED> instruction: 0xf8d80201
    7604:	b	114b61c <log_oom_internal@plt+0x11484b0>
    7608:	b	1488214 <log_oom_internal@plt+0x14850a8>
    760c:	svclt	0x000c0103
    7610:	tstcs	r0, r1, asr r6
    7614:	tstls	r5, r3, lsl r3
    7618:	blmi	ff8bb718 <log_oom_internal@plt+0xff8b85ac>
    761c:			; <UNDEFINED> instruction: 0xf10dac1a
    7620:	ldrbtmi	r0, [fp], #-1394	; 0xfffffa8e
    7624:			; <UNDEFINED> instruction: 0xf50346a3
    7628:	cdp	3, 0, cr7, cr8, cr10, {4}
    762c:	ldm	r3, {r4, r9, fp, ip, lr}
    7630:	strgt	r0, [r3], #-7
    7634:	eorhi	r2, r2, r0, lsl #2
    7638:	eorcs	r4, r0, #40, 12	; 0x2800000
    763c:	b	1ec5630 <log_oom_internal@plt+0x1ec24c4>
    7640:			; <UNDEFINED> instruction: 0xf7fb4630
    7644:			; <UNDEFINED> instruction: 0xf10deafc
    7648:	movwls	r0, #881	; 0x371
    764c:	muleq	pc, r8, r8	; <UNPREDICTABLE>
    7650:	ldcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    7654:	eorcs	r4, r9, #93323264	; 0x5900000
    7658:			; <UNDEFINED> instruction: 0xf7fb4630
    765c:	vmlsne.f16	s28, s6, s8	; <UNPREDICTABLE>
    7660:	adchi	pc, lr, r0, asr #5
    7664:			; <UNDEFINED> instruction: 0xf1ba4630
    7668:			; <UNDEFINED> instruction: 0xf0400f00
    766c:			; <UNDEFINED> instruction: 0xf7fb80e1
    7670:	vmlsne.f32	s28, s6, s8
    7674:	adchi	pc, r4, r0, asr #5
    7678:			; <UNDEFINED> instruction: 0xf7fb4630
    767c:			; <UNDEFINED> instruction: 0x4603eb58
    7680:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    7684:			; <UNDEFINED> instruction: 0xf000809d
    7688:	blls	127a04 <log_oom_internal@plt+0x124898>
    768c:			; <UNDEFINED> instruction: 0xf0002b00
    7690:	movwcs	r8, #216	; 0xd8
    7694:	and	r9, pc, r5, lsl #6
    7698:	blcs	2e2b4 <log_oom_internal@plt+0x2b148>
    769c:	sbchi	pc, r1, r0
    76a0:	b	ac5694 <log_oom_internal@plt+0xac2528>
    76a4:	blcs	18eb8 <log_oom_internal@plt+0x15d4c>
    76a8:	addhi	pc, sl, r0, asr #5
    76ac:	cmneq	r2, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    76b0:	bleq	1a43aec <log_oom_internal@plt+0x1a40980>
    76b4:	bcc	442edc <log_oom_internal@plt+0x43fd70>
    76b8:	svceq	0x0000f1ba
    76bc:			; <UNDEFINED> instruction: 0xf8cd4bba
    76c0:	ldrbmi	r8, [r0], r0, lsr #32
    76c4:	andcs	fp, r1, #20, 30	; 0x50
    76c8:	rscscc	pc, pc, #79	; 0x4f
    76cc:	andcs	r9, r0, #12, 4	; 0xc0000000
    76d0:			; <UNDEFINED> instruction: 0x4691447b
    76d4:			; <UNDEFINED> instruction: 0xf5034692
    76d8:	andls	r7, r3, #671088642	; 0x28000002
    76dc:	andls	r9, sl, #469762048	; 0x1c000000
    76e0:	andls	r9, sp, #1610612736	; 0x60000000
    76e4:	blls	1ebf18 <log_oom_internal@plt+0x1e8dac>
    76e8:	ldcge	15, cr10, [r6, #-56]	; 0xffffffc8
    76ec:	muleq	r7, r3, r8
    76f0:	movwgt	r4, #13915	; 0x365b
    76f4:	andshi	r2, sl, r0, lsl #2
    76f8:	cdp	2, 1, cr2, cr8, cr0, {1}
    76fc:			; <UNDEFINED> instruction: 0xf7fb0a10
    7700:			; <UNDEFINED> instruction: 0x4630ea1a
    7704:	b	fe6c56f8 <log_oom_internal@plt+0xfe6c258c>
    7708:	andls	pc, r8, sp, asr #17
    770c:			; <UNDEFINED> instruction: 0x9018f8dd
    7710:			; <UNDEFINED> instruction: 0xf1b84630
    7714:	rsble	r0, r4, r0, lsl #30
    7718:	bl	24570c <log_oom_internal@plt+0x2425a0>
    771c:	blle	1911724 <log_oom_internal@plt+0x190e5b8>
    7720:			; <UNDEFINED> instruction: 0x463ad070
    7724:	ldrtmi	r2, [r0], -r0, lsl #2
    7728:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    772c:	blle	1711734 <log_oom_internal@plt+0x170e5c8>
    7730:	ldm	r7, {r1, sl, fp, ip, pc}
    7734:	stmib	sp, {r0, r1, r2, r3}^
    7738:			; <UNDEFINED> instruction: 0x9c034912
    773c:	andeq	lr, pc, r5, lsl #17
    7740:	bmi	541e7c <log_oom_internal@plt+0x53ed10>
    7744:	adcmi	r9, r0, #512	; 0x200
    7748:	qsubcs	sp, r1, r8
    774c:			; <UNDEFINED> instruction: 0xf7fb2001
    7750:			; <UNDEFINED> instruction: 0x4604eb7c
    7754:			; <UNDEFINED> instruction: 0xf0002800
    7758:	ldm	r7, {r0, r2, r3, r4, r8, pc}
    775c:	stm	r4, {r0, r1, r2, r3}
    7760:	cps	#15
    7764:			; <UNDEFINED> instruction: 0x46300110
    7768:	bl	ffcc575c <log_oom_internal@plt+0xffcc25f0>
    776c:	blle	751774 <log_oom_internal@plt+0x74e608>
    7770:	cmneq	r1, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    7774:	ldm	r4, {r8, r9, ip, pc}
    7778:			; <UNDEFINED> instruction: 0xf7fb000f
    777c:	eorcs	lr, r9, #224, 24	; 0xe000
    7780:			; <UNDEFINED> instruction: 0x46304659
    7784:	stmia	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7788:	blle	3d1790 <log_oom_internal@plt+0x3ce624>
    778c:			; <UNDEFINED> instruction: 0xf1b84630
    7790:	andle	r0, r7, r0, lsl #30
    7794:	b	11c5788 <log_oom_internal@plt+0x11c261c>
    7798:	blle	1d17a0 <log_oom_internal@plt+0x1ce634>
    779c:			; <UNDEFINED> instruction: 0xf7fb4630
    77a0:	rsb	lr, r4, r2, asr #22
    77a4:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77a8:	ble	17517b0 <log_oom_internal@plt+0x174e644>
    77ac:	strtmi	r9, [r0], -r2
    77b0:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77b4:	stmdals	sl, {r1, r8, r9, fp, ip, pc}
    77b8:			; <UNDEFINED> instruction: 0xf7fe9302
    77bc:	blls	c6b68 <log_oom_internal@plt+0xc39fc>
    77c0:	bmi	1dd9db0 <log_oom_internal@plt+0x1dd6c44>
    77c4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    77c8:	bls	961814 <log_oom_internal@plt+0x95e6a8>
    77cc:			; <UNDEFINED> instruction: 0xf04f4051
    77d0:			; <UNDEFINED> instruction: 0xf0400200
    77d4:			; <UNDEFINED> instruction: 0x461880dd
    77d8:	ldc	0, cr11, [sp], #156	; 0x9c
    77dc:	pop	{r1, r8, r9, fp, pc}
    77e0:			; <UNDEFINED> instruction: 0xf7fb8ff0
    77e4:	stmdacs	r0, {r5, r8, r9, fp, sp, lr, pc}
    77e8:			; <UNDEFINED> instruction: 0x4603da9a
    77ec:	bls	601780 <log_oom_internal@plt+0x5fe614>
    77f0:			; <UNDEFINED> instruction: 0xd1aa454a
    77f4:	blls	52e05c <log_oom_internal@plt+0x52aef0>
    77f8:			; <UNDEFINED> instruction: 0xd1a6429a
    77fc:	ldrbmi	r9, [r2, #-2585]	; 0xfffff5e7
    7800:	str	sp, [r5, r3, lsr #3]
    7804:	strtmi	r4, [r0], -r4, lsl #12
    7808:	stm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    780c:	tstlt	fp, r9, lsl #22
    7810:	andsvs	r9, sl, sl, lsl #20
    7814:	ldrtmi	r9, [r0], -fp, lsl #22
    7818:			; <UNDEFINED> instruction: 0xf7fb9302
    781c:	blls	c2064 <log_oom_internal@plt+0xbeef8>
    7820:	ldrtmi	lr, [r0], -lr, asr #15
    7824:	movwls	r2, #21248	; 0x5300
    7828:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    782c:	ldr	r4, [sl, -r3, lsl #12]!
    7830:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7834:	blle	ff0cf048 <log_oom_internal@plt+0xff0cbedc>
    7838:			; <UNDEFINED> instruction: 0xf7fb4630
    783c:			; <UNDEFINED> instruction: 0x4603eaf4
    7840:	movwcs	lr, #5918	; 0x171e
    7844:	movwcs	r9, #779	; 0x30b
    7848:	ldrb	r9, [pc, sl, lsl #6]
    784c:	vfma.f32	q10, q0, q4
    7850:	bmi	161c500 <log_oom_internal@plt+0x1619394>
    7854:	ldrbtmi	r4, [ip], #-2392	; 0xfffff6a8
    7858:			; <UNDEFINED> instruction: 0xf504447a
    785c:	ldrbtmi	r7, [r9], #-1156	; 0xfffffb7c
    7860:	strls	r3, [r0], #-515	; 0xfffffdfd
    7864:	bl	fffc5858 <log_oom_internal@plt+0xfffc26ec>
    7868:			; <UNDEFINED> instruction: 0xf7fb4630
    786c:	stmdacs	r0, {r5, r6, r9, fp, sp, lr, pc}
    7870:			; <UNDEFINED> instruction: 0xd10bdb9c
    7874:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7878:	stclle	8, cr2, [r5], #-24	; 0xffffffe8
    787c:			; <UNDEFINED> instruction: 0xf06f4620
    7880:	movwls	r0, #9020	; 0x233c
    7884:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7888:	ldr	r9, [r4, r2, lsl #22]
    788c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7890:			; <UNDEFINED> instruction: 0xf7fb4630
    7894:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    7898:	ldmib	r4, {r3, r7, r8, r9, fp, ip, lr, pc}^
    789c:			; <UNDEFINED> instruction: 0xf8d49300
    78a0:	movwls	sl, #24588	; 0x600c
    78a4:	movwls	r6, #14499	; 0x38a3
    78a8:	cmnlt	r3, r8, lsl #22
    78ac:	ldmdblt	fp, {r0, r2, r8, r9, fp, ip, pc}
    78b0:	bls	32e4c8 <log_oom_internal@plt+0x32b35c>
    78b4:	movwls	r4, #17427	; 0x4413
    78b8:	blcs	2e4d0 <log_oom_internal@plt+0x2b364>
    78bc:	movwcs	sp, #52	; 0x34
    78c0:	strtmi	r9, [r0], -r5, lsl #6
    78c4:	stmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78c8:	blls	2c1504 <log_oom_internal@plt+0x2be398>
    78cc:	ldmdblt	r3, {r1, r3, r8, r9, sl, fp, ip, pc}
    78d0:	bvs	fffa38 <log_oom_internal@plt+0xffc8cc>
    78d4:	ldm	r7, {r0, r1, r2, r6, r7, r8, ip, sp, pc}
    78d8:	stm	fp, {r0, r1, r2, r3}
    78dc:	ldm	r4, {r0, r1, r2, r3}
    78e0:	stm	r5, {r0, r1, r2, r3}
    78e4:			; <UNDEFINED> instruction: 0xf8db000f
    78e8:	addmi	r3, r3, #0
    78ec:	bls	6fc0b8 <log_oom_internal@plt+0x6f8f4c>
    78f0:	addsmi	r9, sl, #23552	; 0x5c00
    78f4:	bls	73c0b0 <log_oom_internal@plt+0x738f44>
    78f8:	addsmi	r9, sl, #24, 22	; 0x6000
    78fc:	bls	77c0a8 <log_oom_internal@plt+0x778f3c>
    7900:	addsmi	r9, sl, #25600	; 0x6400
    7904:	ldrb	sp, [lr, -r5, ror #3]!
    7908:			; <UNDEFINED> instruction: 0xb1b39b0d
    790c:	bvs	6ee548 <log_oom_internal@plt+0x6eb3dc>
    7910:	tstlt	r3, r3, lsr #4
    7914:	blls	36028c <log_oom_internal@plt+0x35d120>
    7918:	andsvs	r6, ip, #805306374	; 0x30000006
    791c:	strls	r9, [sp], #-2827	; 0xfffff4f5
    7920:	movwcc	r2, #5120	; 0x1400
    7924:	strb	r9, [ip, fp, lsl #6]
    7928:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    792c:			; <UNDEFINED> instruction: 0xf8dd2501
    7930:	strls	r8, [fp, #-32]	; 0xffffffe0
    7934:	andeq	lr, pc, r8, lsl #17
    7938:	blls	2c16d4 <log_oom_internal@plt+0x2be568>
    793c:	subsvs	r6, ip, #805306370	; 0x30000002
    7940:	strls	r2, [sl], #-768	; 0xfffffd00
    7944:	strb	r6, [r9, r3, ror #4]!
    7948:	vpmin.s8	d20, d0, d12
    794c:	ldmdami	ip, {r1, r4, r8, r9, ip, lr}
    7950:	ldfmis	f2, [ip, #-244]	; 0xffffff0c
    7954:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7958:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    795c:	adcvc	pc, r0, #8388608	; 0x800000
    7960:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    7964:	cfstr64ne	mvdx2, [r2], {0}
    7968:			; <UNDEFINED> instruction: 0xf7fb2007
    796c:	strmi	lr, [r3], -r8, lsl #23
    7970:	movwls	r4, #9760	; 0x2620
    7974:	svc	0x00caf7fa
    7978:	blcs	2e588 <log_oom_internal@plt+0x2b41c>
    797c:	svcge	0x001bf6ff
    7980:	strb	r2, [r0, -r0, lsl #8]
    7984:	blcs	2e5c0 <log_oom_internal@plt+0x2b454>
    7988:	blls	23c090 <log_oom_internal@plt+0x238f24>
    798c:	ldrb	r6, [r7, r3, lsr #4]
    7990:	stmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7994:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    7998:	svclt	0x0000e70d
    799c:	ldrdeq	r5, [r1], -r0
    79a0:	andeq	r0, r0, ip, lsl r3
    79a4:	andeq	r4, r0, r2, lsr #23
    79a8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    79ac:	andeq	r5, r1, r0, ror #9
    79b0:	andeq	r4, r0, lr, ror #18
    79b4:	andeq	r1, r0, r4, lsr #25
    79b8:	muleq	r0, r6, r3
    79bc:	andeq	r4, r0, r0, ror r8
    79c0:	andeq	r1, r0, r6, lsr #23
    79c4:	andeq	r2, r0, r8, lsr #5
    79c8:	mvnsmi	lr, sp, lsr #18
    79cc:	cfstr32vs	mvfx15, [r2, #-692]	; 0xfffffd4c
    79d0:	stcge	15, cr4, [r5], {43}	; 0x2b
    79d4:			; <UNDEFINED> instruction: 0xf10d9400
    79d8:	stcmi	8, cr0, [sl], #-96	; 0xffffffa0
    79dc:	strcs	r4, [r0, #-1151]	; 0xfffffb81
    79e0:	ldrmi	r9, [r6], -r1, lsl #10
    79e4:	ldmdbpl	ip!, {r0, r1, r6, r9, sl, lr}
    79e8:			; <UNDEFINED> instruction: 0xf04f460a
    79ec:			; <UNDEFINED> instruction: 0x460731ff
    79f0:			; <UNDEFINED> instruction: 0xf8cd6824
    79f4:			; <UNDEFINED> instruction: 0xf04f481c
    79f8:			; <UNDEFINED> instruction: 0xf7fb0400
    79fc:			; <UNDEFINED> instruction: 0x4604e83c
    7a00:	strtmi	fp, [r8], -r0, lsl #3
    7a04:	bmi	81fadc <log_oom_internal@plt+0x81c970>
    7a08:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    7a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a10:	ldmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7a14:			; <UNDEFINED> instruction: 0xf04f405a
    7a18:			; <UNDEFINED> instruction: 0xd12e0300
    7a1c:	cfstr32vs	mvfx15, [r2, #-52]	; 0xffffffcc
    7a20:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7a24:			; <UNDEFINED> instruction: 0xf44fad07
    7a28:			; <UNDEFINED> instruction: 0xf8d86200
    7a2c:	strtmi	r0, [r9], -r0
    7a30:	bl	16c5a24 <log_oom_internal@plt+0x16c28b8>
    7a34:	strtmi	r4, [r0], -r3, lsl #12
    7a38:			; <UNDEFINED> instruction: 0xf7fb461c
    7a3c:	stmdacs	r2, {r3, r7, fp, sp, lr, pc}
    7a40:	stccs	13, cr13, [r0], {24}
    7a44:	vldrmi	s26, [r1, #-4]
    7a48:	blmi	458c44 <log_oom_internal@plt+0x455ad8>
    7a4c:	bmi	44feac <log_oom_internal@plt+0x44cd40>
    7a50:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    7a54:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    7a58:			; <UNDEFINED> instruction: 0xf503447a
    7a5c:	ldrbtmi	r7, [r8], #-938	; 0xfffffc56
    7a60:	andls	r9, r1, r0, lsl #6
    7a64:			; <UNDEFINED> instruction: 0x23b23203
    7a68:	strls	r9, [r2, -r3, lsl #10]
    7a6c:			; <UNDEFINED> instruction: 0xf7fb2003
    7a70:	strb	lr, [r8, r6, lsl #22]
    7a74:	andseq	pc, r5, pc, rrx
    7a78:			; <UNDEFINED> instruction: 0xf7fbe7c5
    7a7c:	svclt	0x0000e916
    7a80:	andeq	r5, r1, r8, asr #5
    7a84:	andeq	r0, r0, ip, lsl r3
    7a88:	muleq	r1, sl, r2
    7a8c:	strdeq	r2, [r0], -ip
    7a90:	andeq	r4, r0, lr, ror #14
    7a94:	andeq	r1, r0, r4, lsr #21
    7a98:	strdeq	r2, [r0], -r6
    7a9c:	svcmi	0x00f0e92d
    7aa0:	stc	14, cr1, [sp, #-16]!
    7aa4:			; <UNDEFINED> instruction: 0xf8df8b02
    7aa8:			; <UNDEFINED> instruction: 0xf8df2bc0
    7aac:	ldrbtmi	r3, [sl], #-3008	; 0xfffff440
    7ab0:	blhi	fef45e34 <log_oom_internal@plt+0xfef42cc8>
    7ab4:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    7ab8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    7abc:			; <UNDEFINED> instruction: 0xf04f930d
    7ac0:	vsubw.s8	q8, q0, d0
    7ac4:			; <UNDEFINED> instruction: 0x460d8734
    7ac8:			; <UNDEFINED> instruction: 0xf0002900
    7acc:			; <UNDEFINED> instruction: 0xf8df8742
    7ad0:			; <UNDEFINED> instruction: 0xf8df2ba4
    7ad4:	ldrbtmi	r6, [sl], #-2980	; 0xfffff45c
    7ad8:	blcc	fe845e5c <log_oom_internal@plt+0xfe842cf0>
    7adc:			; <UNDEFINED> instruction: 0xf102447e
    7ae0:	ldrbtmi	r0, [fp], #-2956	; 0xfffff474
    7ae4:	movwls	r9, #20998	; 0x5206
    7ae8:	movwls	r3, #29632	; 0x73c0
    7aec:	andls	r2, r0, #0, 4
    7af0:	blcs	fe345e74 <log_oom_internal@plt+0xfe342d08>
    7af4:			; <UNDEFINED> instruction: 0x46294633
    7af8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7afc:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b00:	vmlal.s8	q9, d0, d0
    7b04:	ldmdacc	pc!, {r1, r2, r3, r5, r6, r7, pc}	; <UNPREDICTABLE>
    7b08:	vadd.i8	q1, q8, <illegal reg q11.5>
    7b0c:	ldm	pc, {r0, r3, r5, r6, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    7b10:	cmpeq	r2, r0, lsl r0	; <UNPREDICTABLE>
    7b14:	strbeq	r0, [r7, -r7, ror #14]!
    7b18:	strbeq	r0, [r7, -r7, ror #14]!
    7b1c:	strbeq	r0, [r7, -fp, asr #10]!
    7b20:			; <UNDEFINED> instruction: 0x0767051d
    7b24:	strbeq	r0, [r7, -r7, ror #14]!
    7b28:	strbeq	r0, [r7, -r7, ror #14]!
    7b2c:	streq	r0, [r9, #-1895]!	; 0xfffff899
    7b30:			; <UNDEFINED> instruction: 0x07670532
    7b34:	strbeq	r0, [r7, -r7, ror #14]!
    7b38:	ldreq	r0, [r8, #-1895]!	; 0xfffff899
    7b3c:	orreq	r0, r6, #27000832	; 0x19c0000
    7b40:	strbeq	r0, [r7, -r7, ror #14]!
    7b44:	strbeq	r0, [r7, -r7, ror #14]!
    7b48:	strbeq	r0, [r7, -r7, ror #14]!
    7b4c:	strbeq	r0, [r7, -r7, ror #14]!
    7b50:	strbeq	r0, [r7, -r7, ror #14]!
    7b54:	orrseq	r0, r9, #27000832	; 0x19c0000
    7b58:	biceq	r0, r4, #160, 6	; 0x80000002
    7b5c:	biceq	r0, lr, #27000832	; 0x19c0000
    7b60:	mvneq	r0, #224, 6	; 0x80000003
    7b64:			; <UNDEFINED> instruction: 0x076703f2
    7b68:	ldrteq	r0, [lr], #-1895	; 0xfffff899
    7b6c:	strbeq	r0, [r8], #-1220	; 0xfffffb3c
    7b70:	strbteq	r0, [r8], #-1104	; 0xfffffbb0
    7b74:	ldrteq	r0, [sl], #1158	; 0x486
    7b78:			; <UNDEFINED> instruction: 0x076704bd
    7b7c:	strheq	r0, [pc, #24]	; 7b9c <log_oom_internal@plt+0x4a30>
    7b80:	strbeq	r0, [r7, -r7, ror #14]!
    7b84:	strbeq	r0, [r7, -sp, ror #3]!
    7b88:	strbeq	r0, [r7, -r7, ror #14]!
    7b8c:	strbeq	r0, [r7, -r7, ror #14]!
    7b90:	strbeq	r0, [r7, -r7, ror #14]!
    7b94:	strbeq	r0, [r7, -r7, ror #14]!
    7b98:	strbeq	r0, [r7, -r7, ror #14]!
    7b9c:	strbeq	r0, [r7, -r7, ror #14]!
    7ba0:	strbeq	r0, [r7, -r7, ror #14]!
    7ba4:	strbeq	r0, [r7, -r7, ror #14]!
    7ba8:	strbeq	r0, [r7, -r7, ror #14]!
    7bac:	strbeq	r0, [r7, -r7, ror #14]!
    7bb0:	strbeq	r0, [r7, -r7, ror #14]!
    7bb4:	strbeq	r0, [r7, -r7, ror #14]!
    7bb8:	strbeq	r0, [r7, -r7, ror #14]!
    7bbc:	strbeq	r0, [r7, -r7, ror #14]!
    7bc0:	strbeq	r0, [r7, -r7, ror #14]!
    7bc4:	strbeq	r0, [r7, -r7, ror #14]!
    7bc8:	strbeq	r0, [r7, -r7, ror #14]!
    7bcc:	strbeq	r0, [r7, -r7, ror #14]!
    7bd0:	strbeq	r0, [r7, -r7, ror #14]!
    7bd4:	strbeq	r0, [r7, -r7, ror #14]!
    7bd8:	strbeq	r0, [r7, -r7, ror #14]!
    7bdc:	strbeq	r0, [r7, -r7, ror #14]!
    7be0:	strbeq	r0, [r7, -r7, ror #14]!
    7be4:	strbeq	r0, [r7, -r7, ror #14]!
    7be8:	strbeq	r0, [r7, -r7, ror #14]!
    7bec:	strbeq	r0, [r7, -r7, ror #14]!
    7bf0:	strbeq	r0, [r7, -r7, ror #14]!
    7bf4:	strbeq	r0, [r7, -r7, ror #14]!
    7bf8:	strbeq	r0, [r7, -r7, ror #14]!
    7bfc:	strbeq	r0, [r7, -r7, ror #14]!
    7c00:	strbeq	r0, [r7, -r7, ror #14]!
    7c04:	strbeq	r0, [r7, -r7, ror #14]!
    7c08:	strbeq	r0, [r7, -r7, ror #14]!
    7c0c:	strbeq	r0, [r7, -r7, ror #14]!
    7c10:	strbeq	r0, [r7, -r7, ror #14]!
    7c14:	strbeq	r0, [r7, -r7, ror #14]!
    7c18:	strbeq	r0, [r7, -r7, ror #14]!
    7c1c:	strbeq	r0, [r7, -r7, ror #14]!
    7c20:	strbeq	r0, [r7, -r7, ror #14]!
    7c24:	strbeq	r0, [r7, -r7, ror #14]!
    7c28:	strbeq	r0, [r7, -r7, ror #14]!
    7c2c:	strbeq	r0, [r7, -r7, ror #14]!
    7c30:	strbeq	r0, [r7, -r7, ror #14]!
    7c34:	strbeq	r0, [r7, -r7, ror #14]!
    7c38:	strbeq	r0, [r7, -r7, ror #14]!
    7c3c:	strbeq	r0, [r7, -r7, ror #14]!
    7c40:	strbeq	r0, [r7, -r7, ror #14]!
    7c44:	strbeq	r0, [r7, -r7, ror #14]!
    7c48:	strbeq	r0, [r7, -r7, ror #14]!
    7c4c:	strbeq	r0, [r7, -r7, ror #14]!
    7c50:	strbeq	r0, [r7, -r7, ror #14]!
    7c54:	strbeq	r0, [r7, -r7, ror #14]!
    7c58:	strbeq	r0, [r7, -r7, ror #14]!
    7c5c:	strbeq	r0, [r7, -r7, ror #14]!
    7c60:	strbeq	r0, [r7, -r7, ror #14]!
    7c64:	strbeq	r0, [r7, -r7, ror #14]!
    7c68:	strbeq	r0, [r7, -r7, ror #14]!
    7c6c:	strbeq	r0, [r7, -r7, ror #14]!
    7c70:	strbeq	r0, [r7, -r7, ror #14]!
    7c74:	strbeq	r0, [r7, -r7, ror #14]!
    7c78:	strbeq	r0, [r7, -r7, ror #14]!
    7c7c:	strbeq	r0, [r7, -r7, ror #14]!
    7c80:	strbeq	r0, [r7, -r7, ror #14]!
    7c84:	strbeq	r0, [r7, -r7, ror #14]!
    7c88:	strbeq	r0, [r7, -r7, ror #14]!
    7c8c:	strbeq	r0, [r7, -r7, ror #14]!
    7c90:	strbeq	r0, [r7, -r7, ror #14]!
    7c94:	ldrsheq	r0, [r8, #20]!
    7c98:	andeq	r0, r6, #0, 4
    7c9c:	andseq	r0, r3, #-805306368	; 0xd0000000
    7ca0:	eoreq	r0, r8, #536870914	; 0x20000002
    7ca4:	eorseq	r0, r8, #48, 4
    7ca8:	subeq	r0, pc, #-1879048188	; 0x90000004
    7cac:	adceq	r0, r8, #536870922	; 0x2000000a
    7cb0:	rscseq	r0, r1, #-805306357	; 0xd000000b
    7cb4:	tsteq	r6, #1879048207	; 0x7000000f
    7cb8:			; <UNDEFINED> instruction: 0x0326031c
    7cbc:	teqeq	r7, #48, 6	; 0xc0000000
    7cc0:	cmpeq	r4, #939524097	; 0x38000001
    7cc4:	cmneq	r0, #1744830465	; 0x68000001
    7cc8:	cmneq	sl, #-1677721599	; 0x9c000001
    7ccc:	orreq	r0, r6, r0, lsl #7
    7cd0:	orreq	r0, ip, r0, lsl #3
    7cd4:	ldrbeq	r0, [r4, #-430]	; 0xfffffe52
    7cd8:	streq	r0, [r2, #1284]	; 0x504
    7cdc:	ldrbeq	r0, [r1], #1226	; 0x4ca
    7ce0:			; <UNDEFINED> instruction: 0xf8df04f1
    7ce4:	ldrbtmi	r3, [fp], #-2464	; 0xfffff660
    7ce8:	mlascs	r4, r3, r8, pc	; <UNPREDICTABLE>
    7cec:			; <UNDEFINED> instruction: 0xf893b17a
    7cf0:	stmdblt	r1!, {r0, r2, r3, r4, r5, ip}^
    7cf4:	ldrdeq	lr, [r6, -r3]!
    7cf8:	movweq	lr, #6736	; 0x1a50
    7cfc:			; <UNDEFINED> instruction: 0xf8dfd107
    7d00:	ldrbtmi	r3, [fp], #-2440	; 0xfffff678
    7d04:			; <UNDEFINED> instruction: 0x31026899
    7d08:	tstcs	sl, r4, lsl #30
    7d0c:			; <UNDEFINED> instruction: 0xf8df6099
    7d10:	ldrbtmi	r6, [lr], #-2428	; 0xfffff684
    7d14:	ldcvs	13, cr6, [r1, #-716]!	; 0xfffffd34
    7d18:	ldmibvs	r0!, {r8, r9, fp, ip, sp}
    7d1c:	movwcs	fp, #7960	; 0x1f18
    7d20:	svclt	0x00182900
    7d24:	ldclvs	3, cr3, [r1, #4]!
    7d28:	svclt	0x00182800
    7d2c:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    7d30:	movwcc	fp, #7960	; 0x1f18
    7d34:	vqrdmulh.s<illegal width 8>	d2, d1, d1
    7d38:			; <UNDEFINED> instruction: 0xf8968060
    7d3c:			; <UNDEFINED> instruction: 0xf1bcc0a0
    7d40:			; <UNDEFINED> instruction: 0xf0000f00
    7d44:			; <UNDEFINED> instruction: 0xf8968571
    7d48:	blcs	14010 <log_oom_internal@plt+0x10ea4>
    7d4c:	strbhi	pc, [ip, #-0]!	; <UNPREDICTABLE>
    7d50:	ldrdeq	lr, [r6, -r6]!
    7d54:			; <UNDEFINED> instruction: 0x672ae9d6
    7d58:	svclt	0x0008428f
    7d5c:			; <UNDEFINED> instruction: 0xf0804286
    7d60:	andcs	r8, r0, r3, ror #10
    7d64:	mrc	7, 7, APSR_nzcv, cr2, cr10, {7}
    7d68:	ldcle	8, cr2, [r4, #-8]
    7d6c:	stmdbpl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7d70:	orrvs	pc, r4, #1325400064	; 0x4f000000
    7d74:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7d78:			; <UNDEFINED> instruction: 0xf8df2100
    7d7c:	ldrbtmi	r4, [sp], #-2332	; 0xfffff6e4
    7d80:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7d84:	adcsvc	pc, ip, #8388608	; 0x800000
    7d88:	stmib	sp, {r0, r1, sp}^
    7d8c:	strtmi	r2, [r2], -r0, lsl #10
    7d90:			; <UNDEFINED> instruction: 0xf7fb4402
    7d94:			; <UNDEFINED> instruction: 0xf06fe974
    7d98:			; <UNDEFINED> instruction: 0xf8df0715
    7d9c:			; <UNDEFINED> instruction: 0xf8df2900
    7da0:	ldrbtmi	r3, [sl], #-2252	; 0xfffff734
    7da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7da8:	subsmi	r9, sl, sp, lsl #22
    7dac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7db0:			; <UNDEFINED> instruction: 0x81a5f041
    7db4:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    7db8:	blhi	c30b4 <log_oom_internal@plt+0xbff48>
    7dbc:	svchi	0x00f0e8bd
    7dc0:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7dc4:	ldrbtmi	sl, [r8], #-2316	; 0xfffff6f4
    7dc8:	ldcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    7dcc:			; <UNDEFINED> instruction: 0xf04f1e07
    7dd0:	vaddl.s8	q8, d0, d0
    7dd4:	ldmib	sp, {r0, r1, r2, r5, r9, sl, pc}^
    7dd8:			; <UNDEFINED> instruction: 0xf7fa970b
    7ddc:	ldrmi	lr, [r9, #3768]!	; 0xeb8
    7de0:	cmphi	fp, r1	; <UNPREDICTABLE>
    7de4:	ldcle	8, cr2, [r4, #-24]	; 0xffffffe8
    7de8:	ldmcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7dec:	mvncc	pc, #64, 4
    7df0:	ldmvc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7df4:			; <UNDEFINED> instruction: 0xf8df2100
    7df8:	ldrbtmi	r0, [sl], #-2228	; 0xfffff74c
    7dfc:			; <UNDEFINED> instruction: 0xf502447f
    7e00:	ldrbtmi	r7, [r8], #-700	; 0xfffffd44
    7e04:	strcs	lr, [r0, -sp, asr #19]
    7e08:	andcs	r4, r7, r2, lsl #12
    7e0c:			; <UNDEFINED> instruction: 0xf7fb3203
    7e10:			; <UNDEFINED> instruction: 0xf8dfe936
    7e14:	andcs	r3, fp, #156, 16	; 0x9c0000
    7e18:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    7e1c:			; <UNDEFINED> instruction: 0xf8dfe666
    7e20:	andcs	r3, sl, #148, 16	; 0x940000
    7e24:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    7e28:			; <UNDEFINED> instruction: 0xf8dfe660
    7e2c:	stmdbge	fp, {r2, r3, r7, fp}
    7e30:			; <UNDEFINED> instruction: 0xf7fa4478
    7e34:	cdpne	13, 0, cr14, cr7, cr6, {2}
    7e38:	andcs	sp, r0, r2, asr #21
    7e3c:	mcr	7, 4, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7e40:	stclle	8, cr2, [r6, #24]!
    7e44:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7e48:			; <UNDEFINED> instruction: 0xf8df4639
    7e4c:	vst2.16	{d16-d17}, [pc :256], r4
    7e50:			; <UNDEFINED> instruction: 0xf8df7379
    7e54:	ldrbtmi	ip, [sl], #-2160	; 0xfffff790
    7e58:			; <UNDEFINED> instruction: 0xf5024478
    7e5c:	ldrbtmi	r7, [ip], #700	; 0x2bc
    7e60:			; <UNDEFINED> instruction: 0x2c00e9cd
    7e64:	andcs	r1, r7, r2, asr #25
    7e68:	stmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e6c:			; <UNDEFINED> instruction: 0xf8dfe7d1
    7e70:	ldrbtmi	r3, [fp], #-2136	; 0xfffff7a8
    7e74:	bcs	3a2ee4 <log_oom_internal@plt+0x39fd78>
    7e78:	andcs	fp, pc, #12, 30	; 0x30
    7e7c:	ldrvs	r2, [sl], #-525	; 0xfffffdf3
    7e80:			; <UNDEFINED> instruction: 0xf8dfe634
    7e84:			; <UNDEFINED> instruction: 0xf8df3848
    7e88:			; <UNDEFINED> instruction: 0xf8580848
    7e8c:	ldrbtmi	r3, [r8], #-3
    7e90:	ldmdavs	r9, {r2, r4, r5, r7, ip, sp}
    7e94:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e98:			; <UNDEFINED> instruction: 0xf6bf2800
    7e9c:			; <UNDEFINED> instruction: 0xf8dfae27
    7ea0:	vtst.8	d19, d0, d20
    7ea4:			; <UNDEFINED> instruction: 0xf8df32a2
    7ea8:	ldrbtmi	r1, [fp], #-2096	; 0xfffff7d0
    7eac:	ands	r4, r5, r9, ror r4
    7eb0:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7eb4:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7eb8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7ebc:	eorcc	r4, r4, r8, ror r4
    7ec0:			; <UNDEFINED> instruction: 0xf7fb6819
    7ec4:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    7ec8:	mrcge	6, 0, APSR_nzcv, cr0, cr15, {5}
    7ecc:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ed0:	rsbvc	pc, sl, #1325400064	; 0x4f000000
    7ed4:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ed8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7edc:			; <UNDEFINED> instruction: 0x73bcf503
    7ee0:	andcs	r3, r0, r3, lsl #2
    7ee4:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ee8:	ldrb	r4, [r6, -r7, lsl #12]
    7eec:	ubfxcc	pc, pc, #17, #25
    7ef0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7ef4:	adcscs	pc, sp, r3, lsl #17
    7ef8:			; <UNDEFINED> instruction: 0xf7fae5f8
    7efc:			; <UNDEFINED> instruction: 0x4607ecfa
    7f00:			; <UNDEFINED> instruction: 0xf8dfe74b
    7f04:	ldrbtmi	r2, [sl], #-2024	; 0xfffff818
    7f08:			; <UNDEFINED> instruction: 0xf0436b13
    7f0c:	tstvs	r3, #67108864	; 0x4000000
    7f10:			; <UNDEFINED> instruction: 0xf8dfe5ec
    7f14:	andcs	r3, r0, #220, 14	; 0x3700000
    7f18:	tstvc	sl, #2063597568	; 0x7b000000
    7f1c:			; <UNDEFINED> instruction: 0xf8dfe5e6
    7f20:	andcs	r3, r1, #212, 14	; 0x3500000
    7f24:			; <UNDEFINED> instruction: 0xf883447b
    7f28:	ldrb	r2, [pc, #61]	; 7f6d <log_oom_internal@plt+0x4e01>
    7f2c:			; <UNDEFINED> instruction: 0x37c8f8df
    7f30:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7f34:	ldrb	r6, [r9, #1050]	; 0x41a
    7f38:			; <UNDEFINED> instruction: 0x17c0f8df
    7f3c:	movwcs	r2, #512	; 0x200
    7f40:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    7f44:			; <UNDEFINED> instruction: 0xf8812000
    7f48:	tstvs	r8, r5, asr #32
    7f4c:	movwcs	lr, #2497	; 0x9c1
    7f50:	movwcs	lr, #10689	; 0x29c1
    7f54:			; <UNDEFINED> instruction: 0xf8dfe5ca
    7f58:	andcs	r3, r9, #168, 14	; 0x2a00000
    7f5c:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    7f60:			; <UNDEFINED> instruction: 0xf8dfe5c4
    7f64:	ldrbtmi	r2, [sl], #-1952	; 0xfffff860
    7f68:			; <UNDEFINED> instruction: 0xf0436c93
    7f6c:	ldrvs	r0, [r3], #776	; 0x308
    7f70:			; <UNDEFINED> instruction: 0xf8dfe5bc
    7f74:	ldrbtmi	r2, [sl], #-1940	; 0xfffff86c
    7f78:			; <UNDEFINED> instruction: 0xf0436c93
    7f7c:	ldrvs	r0, [r3], #772	; 0x304
    7f80:			; <UNDEFINED> instruction: 0xf8dfe5b4
    7f84:	tstcs	r1, r8, asr #14
    7f88:			; <UNDEFINED> instruction: 0x2780f8df
    7f8c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7f90:	subscc	r4, ip, #2046820352	; 0x7a000000
    7f94:			; <UNDEFINED> instruction: 0xf7fa6818
    7f98:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    7f9c:	stcge	6, cr15, [r6, #764]!	; 0x2fc
    7fa0:	ldrbt	r4, [sl], r7, lsl #12
    7fa4:			; <UNDEFINED> instruction: 0x3768f8df
    7fa8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    7fac:	ldr	r6, [sp, #1050]	; 0x41a
    7fb0:			; <UNDEFINED> instruction: 0x3718f8df
    7fb4:			; <UNDEFINED> instruction: 0xf8dfaa0b
    7fb8:	mcr	7, 0, sl, cr8, cr12, {2}
    7fbc:			; <UNDEFINED> instruction: 0xf10d4a10
    7fc0:			; <UNDEFINED> instruction: 0x9c060928
    7fc4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7fc8:			; <UNDEFINED> instruction: 0xf8cd44fa
    7fcc:	cdp	0, 0, cr8, cr8, cr4, {1}
    7fd0:			; <UNDEFINED> instruction: 0x46905a90
    7fd4:	ldmdavs	fp, {r3, r8, r9, ip, pc}
    7fd8:	eor	r9, r3, sl, lsl #6
    7fdc:			; <UNDEFINED> instruction: 0xf0009d0b
    7fe0:			; <UNDEFINED> instruction: 0xf8df85f9
    7fe4:			; <UNDEFINED> instruction: 0x46281734
    7fe8:			; <UNDEFINED> instruction: 0xf7fb4479
    7fec:	stmdacs	r0, {fp, sp, lr, pc}
    7ff0:	ldrbhi	pc, [ip, #0]!	; <UNPREDICTABLE>
    7ff4:			; <UNDEFINED> instruction: 0xf7fa4628
    7ff8:	mcrne	12, 0, lr, cr5, cr6, {7}
    7ffc:	strthi	pc, [r8], -r0, asr #5
    8000:			; <UNDEFINED> instruction: 0x46584639
    8004:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8008:	vmlal.s8	q9, d0, d0
    800c:			; <UNDEFINED> instruction: 0xf8d4862b
    8010:	strtmi	r0, [r9], -ip, lsl #1
    8014:	ldcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    8018:	vmlal.s8	q9, d0, d0
    801c:	stmdals	fp, {r0, r3, r4, r5, r9, sl, pc}
    8020:	ldcl	7, cr15, [r4], #-1000	; 0xfffffc18
    8024:	ldrbmi	r2, [r2], -r0, lsl #14
    8028:			; <UNDEFINED> instruction: 0x4641463b
    802c:	strls	r4, [fp, -r8, asr #12]
    8030:	mcr	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8034:	ble	ff45203c <log_oom_internal@plt+0xff44eed0>
    8038:	ldrtmi	r9, [r8], -r5
    803c:	stc	7, cr15, [r6, #1000]	; 0x3e8
    8040:	stmdacs	r2, {r0, r2, r8, fp, ip, pc}
    8044:	strbthi	pc, [lr], -r0, lsl #6	; <UNPREDICTABLE>
    8048:	rscslt	r4, pc, #-268435452	; 0xf0000004
    804c:	stmdals	fp, {r0, r1, r2, r3, r4, r5, r6, r9, lr}
    8050:	mrrc	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    8054:			; <UNDEFINED> instruction: 0xf8dfe6a1
    8058:	andcs	r3, r3, #196, 12	; 0xc400000
    805c:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    8060:			; <UNDEFINED> instruction: 0xf8dfe544
    8064:			; <UNDEFINED> instruction: 0xf8df3668
    8068:			; <UNDEFINED> instruction: 0xf85816b8
    806c:	ldrbtmi	r3, [r9], #-3
    8070:			; <UNDEFINED> instruction: 0x4638681f
    8074:	svc	0x00baf7fa
    8078:			; <UNDEFINED> instruction: 0xf0402800
    807c:			; <UNDEFINED> instruction: 0xf8df84e9
    8080:	andcs	r3, r1, #164, 12	; 0xa400000
    8084:			; <UNDEFINED> instruction: 0xf883447b
    8088:	str	r2, [pc, #-84]!	; 803c <log_oom_internal@plt+0x4ed0>
    808c:			; <UNDEFINED> instruction: 0x363cf8df
    8090:			; <UNDEFINED> instruction: 0x7694f8df
    8094:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8098:			; <UNDEFINED> instruction: 0x4639447f
    809c:	movwls	r6, #34840	; 0x8818
    80a0:	mrc	7, 1, APSR_nzcv, cr14, cr10, {7}
    80a4:	blle	1120ac <log_oom_internal@plt+0x10ef40>
    80a8:	movwcs	lr, #2519	; 0x9d7
    80ac:			; <UNDEFINED> instruction: 0xf47f4313
    80b0:	andcs	sl, r0, sp, lsl sp
    80b4:	stcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    80b8:			; <UNDEFINED> instruction: 0xf77f2802
    80bc:	blls	233a74 <log_oom_internal@plt+0x230908>
    80c0:			; <UNDEFINED> instruction: 0xf8df2116
    80c4:	vmlsl.s<illegal width 8>	q10, d4, d0[6]
    80c8:			; <UNDEFINED> instruction: 0xf8df0100
    80cc:			; <UNDEFINED> instruction: 0xf8df0664
    80d0:	ldrbtmi	r2, [ip], #-1636	; 0xfffff99c
    80d4:	ldmdavs	sp, {r3, r4, r5, r6, sl, lr}
    80d8:	vst3.16	{d20-d22}, [pc :256], sl
    80dc:	strls	r7, [r2, #-839]	; 0xfffffcb9
    80e0:	adcsvc	pc, ip, r0, lsl #10
    80e4:	andls	r3, r0, r3, lsl #4
    80e8:	strls	r2, [r1], #-3
    80ec:	svc	0x00c6f7fa
    80f0:	ldrb	r4, [r2], -r7, lsl #12
    80f4:			; <UNDEFINED> instruction: 0x3640f8df
    80f8:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    80fc:	ldrbt	r6, [r5], #1050	; 0x41a
    8100:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8104:			; <UNDEFINED> instruction: 0x9634f8df
    8108:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    810c:			; <UNDEFINED> instruction: 0xf10944f9
    8110:	ldmdavs	r9!, {r3, r7}
    8114:	bl	fef46104 <log_oom_internal@plt+0xfef42f98>
    8118:			; <UNDEFINED> instruction: 0xf6ff2800
    811c:	ldmdavs	pc!, {r0, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    8120:			; <UNDEFINED> instruction: 0xf7fa4638
    8124:	cmncs	r8, r4, lsl #30
    8128:	ldrtmi	r4, [r8], -r2, lsl #12
    812c:	stc	7, cr15, [r2, #-1000]	; 0xfffffc18
    8130:	movwcs	r2, #516	; 0x204
    8134:	subcs	pc, r0, r9, asr #17
    8138:	subcc	pc, r4, r9, lsl #17
    813c:			; <UNDEFINED> instruction: 0xf8dfe4d6
    8140:	andcs	r3, r5, #0, 12
    8144:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    8148:			; <UNDEFINED> instruction: 0xf8dfe4d0
    814c:			; <UNDEFINED> instruction: 0xf8df3580
    8150:			; <UNDEFINED> instruction: 0xf85825f4
    8154:	ldrbtmi	r3, [sl], #-3
    8158:			; <UNDEFINED> instruction: 0x6693681b
    815c:			; <UNDEFINED> instruction: 0xf8dfe4c6
    8160:			; <UNDEFINED> instruction: 0xf8df356c
    8164:			; <UNDEFINED> instruction: 0xf85825e4
    8168:	ldrbtmi	r3, [sl], #-3
    816c:			; <UNDEFINED> instruction: 0x6653681b
    8170:			; <UNDEFINED> instruction: 0xf8dfe4bc
    8174:	andcs	r3, r1, #216, 10	; 0x36000000
    8178:			; <UNDEFINED> instruction: 0xf883447b
    817c:	ldrt	r2, [r5], #108	; 0x6c
    8180:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8184:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8188:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    818c:	eorcc	r4, ip, r8, ror r4
    8190:			; <UNDEFINED> instruction: 0xf7fa6819
    8194:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8198:	stcge	6, cr15, [r8], #764	; 0x2fc
    819c:	ldrcc	pc, [r4, #2271]!	; 0x8df
    81a0:	adccc	pc, lr, #64, 4
    81a4:	ldrne	pc, [r0, #2271]!	; 0x8df
    81a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    81ac:			; <UNDEFINED> instruction: 0xf8dfe696
    81b0:	andcs	r3, r6, #172, 10	; 0x2b000000
    81b4:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    81b8:			; <UNDEFINED> instruction: 0xf8dfe498
    81bc:	andcs	r3, r7, #164, 10	; 0x29000000
    81c0:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    81c4:			; <UNDEFINED> instruction: 0xf8dfe492
    81c8:	andcs	r3, r8, #156, 10	; 0x27000000
    81cc:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    81d0:			; <UNDEFINED> instruction: 0xf8dfe48c
    81d4:	andcs	r3, r1, #148, 10	; 0x25000000
    81d8:			; <UNDEFINED> instruction: 0xf883447b
    81dc:	str	r2, [r5], #32
    81e0:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    81e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    81e8:	svccs	0x0000681f
    81ec:	strbhi	pc, [r5], #-0	; <UNPREDICTABLE>
    81f0:			; <UNDEFINED> instruction: 0xf7fa4638
    81f4:	stmdacs	r0, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    81f8:	ldrthi	pc, [fp], r0, asr #5	; <UNPREDICTABLE>
    81fc:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8200:	cmpvs	r8, fp, ror r4
    8204:			; <UNDEFINED> instruction: 0xf8dfe472
    8208:	andcs	r3, r1, #104, 10	; 0x1a000000
    820c:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
    8210:			; <UNDEFINED> instruction: 0xf8dfe46c
    8214:	andcs	r3, ip, #96, 10	; 0x18000000
    8218:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    821c:			; <UNDEFINED> instruction: 0xf8dfe466
    8220:			; <UNDEFINED> instruction: 0xf8df34ac
    8224:			; <UNDEFINED> instruction: 0xf8589554
    8228:	ldrbtmi	r7, [r9], #3
    822c:			; <UNDEFINED> instruction: 0x01a8f109
    8230:			; <UNDEFINED> instruction: 0xf7fa6838
    8234:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8238:	ldrbthi	pc, [r3], -r0, asr #5	; <UNPREDICTABLE>
    823c:			; <UNDEFINED> instruction: 0xf8892301
    8240:	ldrb	r3, [r3], #-176	; 0xffffff50
    8244:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    8248:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    824c:	eorscs	pc, ip, r3, lsl #17
    8250:			; <UNDEFINED> instruction: 0xf8dfe44c
    8254:	movwcs	r9, #1324	; 0x52c
    8258:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    825c:	ldrbtmi	r2, [r9], #1
    8260:	strcs	r2, [r0, -r0, lsl #4]
    8264:	subeq	pc, r5, r9, lsl #17
    8268:	movwcs	lr, #2505	; 0x9c9
    826c:	movwcs	lr, #10697	; 0x29c9
    8270:	andsvc	pc, r0, r9, asr #17
    8274:	andcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    8278:	movwls	r6, #34840	; 0x8818
    827c:			; <UNDEFINED> instruction: 0xf0002800
    8280:			; <UNDEFINED> instruction: 0xf7fd8386
    8284:			; <UNDEFINED> instruction: 0xf1b0ffa5
    8288:	vmlsl.s8	q8, d0, d0
    828c:	svclt	0x00148692
    8290:	movwcs	r2, #769	; 0x301
    8294:	subcc	pc, r5, r9, lsl #17
    8298:			; <UNDEFINED> instruction: 0xf8dfe428
    829c:			; <UNDEFINED> instruction: 0xf8df3430
    82a0:			; <UNDEFINED> instruction: 0xf85824e4
    82a4:	ldrbtmi	r3, [sl], #-3
    82a8:			; <UNDEFINED> instruction: 0x6613681b
    82ac:			; <UNDEFINED> instruction: 0xf8dfe41e
    82b0:			; <UNDEFINED> instruction: 0xf8df04d8
    82b4:	ldrbtmi	r2, [r8], #-1240	; 0xfffffb28
    82b8:	stmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    82bc:	tstcc	r2, r3, lsl fp
    82c0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    82c4:			; <UNDEFINED> instruction: 0xf47f6313
    82c8:			; <UNDEFINED> instruction: 0xf44fac11
    82cc:	addvs	r7, r3, sl, ror r3
    82d0:			; <UNDEFINED> instruction: 0xf8dfe40c
    82d4:	andcs	r3, r1, #188, 8	; 0xbc000000
    82d8:			; <UNDEFINED> instruction: 0xf883447b
    82dc:	str	r2, [r5], #-52	; 0xffffffcc
    82e0:			; <UNDEFINED> instruction: 0xf8df4bfa
    82e4:			; <UNDEFINED> instruction: 0xf85824b0
    82e8:	ldrbtmi	r3, [sl], #-3
    82ec:			; <UNDEFINED> instruction: 0xf8c2681b
    82f0:			; <UNDEFINED> instruction: 0xf7ff3090
    82f4:			; <UNDEFINED> instruction: 0xf8dfbbfb
    82f8:	strcs	r3, [r0], #-1184	; 0xfffffb60
    82fc:	ldrbtmi	r9, [fp], #-1036	; 0xfffffbf4
    8300:			; <UNDEFINED> instruction: 0xf7fa6b18
    8304:			; <UNDEFINED> instruction: 0xf8dfeed4
    8308:			; <UNDEFINED> instruction: 0xf8df1494
    830c:	bge	309564 <log_oom_internal@plt+0x3063f8>
    8310:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8314:	stcl	7, cr15, [lr], {250}	; 0xfa
    8318:	vsubl.s8	q10, d16, d16
    831c:			; <UNDEFINED> instruction: 0xf8df83da
    8320:	cfstrsls	mvf3, [ip], {132}	; 0x84
    8324:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8328:			; <UNDEFINED> instruction: 0xf7fa681d
    832c:	stmdacs	r0, {r5, r7, sl, fp, sp, lr, pc}
    8330:	bicshi	pc, pc, #0
    8334:	ldrbthi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8338:			; <UNDEFINED> instruction: 0xf7fa44f8
    833c:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    8340:	movthi	pc, #41024	; 0xa040	; <UNPREDICTABLE>
    8344:	strbtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8348:			; <UNDEFINED> instruction: 0xf7fa447e
    834c:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8350:	teqhi	lr, #64	; 0x40	; <UNPREDICTABLE>
    8354:	ldrbvc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8358:			; <UNDEFINED> instruction: 0xf7fa447f
    835c:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8360:	teqhi	r2, #64	; 0x40	; <UNPREDICTABLE>
    8364:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8368:			; <UNDEFINED> instruction: 0xf8df447b
    836c:	strtmi	r1, [sl], -ip, asr #8
    8370:	andcs	r9, r1, r3, lsl #6
    8374:	ldrbtmi	r9, [r9], #-1794	; 0xfffff8fe
    8378:	strls	r4, [r1], -r3, lsr #12
    837c:	andhi	pc, r0, sp, asr #17
    8380:			; <UNDEFINED> instruction: 0xf7fa2700
    8384:	stmdals	ip, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    8388:	b	ff046378 <log_oom_internal@plt+0xff04320c>
    838c:			; <UNDEFINED> instruction: 0xf8dfe505
    8390:	andcs	r3, r1, #44, 8	; 0x2c000000
    8394:			; <UNDEFINED> instruction: 0xf883447b
    8398:			; <UNDEFINED> instruction: 0xf8832046
    839c:			; <UNDEFINED> instruction: 0xf7ff2045
    83a0:			; <UNDEFINED> instruction: 0xf8dfbba5
    83a4:	andcs	r3, r1, #28, 8	; 0x1c000000
    83a8:			; <UNDEFINED> instruction: 0xf883447b
    83ac:			; <UNDEFINED> instruction: 0xf7ff2044
    83b0:	blmi	ff1b722c <log_oom_internal@plt+0xff1b40c0>
    83b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    83b8:	movwls	r6, #34847	; 0x881f
    83bc:			; <UNDEFINED> instruction: 0xf0002f00
    83c0:			; <UNDEFINED> instruction: 0xf8df8363
    83c4:	ldrtmi	r1, [r8], -r0, lsl #8
    83c8:			; <UNDEFINED> instruction: 0xf7fa4479
    83cc:	stmdacs	r0, {r4, r9, sl, fp, sp, lr, pc}
    83d0:	orrshi	pc, r8, #64	; 0x40
    83d4:			; <UNDEFINED> instruction: 0xf04f4bfc
    83d8:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    83dc:			; <UNDEFINED> instruction: 0xf7ff609a
    83e0:	blmi	feeb71fc <log_oom_internal@plt+0xfeeb4090>
    83e4:			; <UNDEFINED> instruction: 0xf85849f9
    83e8:	ldrbtmi	r3, [r9], #-3
    83ec:			; <UNDEFINED> instruction: 0x4638681f
    83f0:	ldcl	7, cr15, [ip, #1000]!	; 0x3e8
    83f4:			; <UNDEFINED> instruction: 0xf0002800
    83f8:	ldrtmi	r8, [r8], -lr, ror #10
    83fc:	b	ff0c63ec <log_oom_internal@plt+0xff0c3280>
    8400:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    8404:	orrsvs	r2, r8, #0, 16
    8408:	ldrbhi	pc, [r1, #-704]	; 0xfffffd40	; <UNPREDICTABLE>
    840c:	stmdacs	r5, {r3, fp, ip, sp}
    8410:	blge	1b45d14 <log_oom_internal@plt+0x1b42ba8>
    8414:			; <UNDEFINED> instruction: 0xf8832201
    8418:			; <UNDEFINED> instruction: 0xf7ff2028
    841c:	blmi	feaf71c0 <log_oom_internal@plt+0xfeaf4054>
    8420:			; <UNDEFINED> instruction: 0xf85849ec
    8424:	ldrbtmi	r3, [r9], #-3
    8428:	movwls	r6, #34847	; 0x881f
    842c:			; <UNDEFINED> instruction: 0xf7fa4638
    8430:	pkhbtmi	lr, r2, r0, lsl #25
    8434:			; <UNDEFINED> instruction: 0xf0002800
    8438:	blne	ff069530 <log_oom_internal@plt+0xff0663c4>
    843c:			; <UNDEFINED> instruction: 0xf7fa4638
    8440:	pkhbtmi	lr, r1, ip, lsl #20
    8444:			; <UNDEFINED> instruction: 0xf0002800
    8448:			; <UNDEFINED> instruction: 0xf7fa8684
    844c:	strmi	lr, [r7], -r8, lsr #21
    8450:	andeq	pc, r2, sl, lsl #2
    8454:	b	fe8c6444 <log_oom_internal@plt+0xfe8c32d8>
    8458:	strmi	r2, [r3], -r0, lsl #30
    845c:	strhi	pc, [r5, #-704]	; 0xfffffd40
    8460:			; <UNDEFINED> instruction: 0xf0400fc2
    8464:	addsmi	r8, pc, #8388608	; 0x800000
    8468:	andeq	pc, r1, pc, asr #32
    846c:	rschi	pc, sp, r0, lsl #5
    8470:			; <UNDEFINED> instruction: 0xf107fa00
    8474:	adcsmi	r3, fp, #262144	; 0x40000
    8478:	andeq	lr, r1, #270336	; 0x42000
    847c:	blmi	ff5bf064 <log_oom_internal@plt+0xff5bbef8>
    8480:	tstvs	sl, fp, ror r4
    8484:	blmi	ff580838 <log_oom_internal@plt+0xff57d6cc>
    8488:			; <UNDEFINED> instruction: 0xe7c3447b
    848c:	andcs	r4, r1, #212, 22	; 0x35000
    8490:			; <UNDEFINED> instruction: 0xf883447b
    8494:			; <UNDEFINED> instruction: 0xf7ff20be
    8498:	blmi	ff4b7144 <log_oom_internal@plt+0xff4b3fd8>
    849c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    84a0:			; <UNDEFINED> instruction: 0xf7ff731a
    84a4:	blmi	ff437138 <log_oom_internal@plt+0xff433fcc>
    84a8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    84ac:	adcscs	pc, ip, r3, lsl #17
    84b0:	bllt	7464b4 <log_oom_internal@plt+0x743348>
    84b4:	andcs	r4, r0, #136192	; 0x21400
    84b8:			; <UNDEFINED> instruction: 0xf85849cc
    84bc:	ldrbtmi	r3, [r9], #-3
    84c0:			; <UNDEFINED> instruction: 0xf7fa6818
    84c4:			; <UNDEFINED> instruction: 0x4607ed7c
    84c8:			; <UNDEFINED> instruction: 0xf0002800
    84cc:	bls	1697cc <log_oom_internal@plt+0x166660>
    84d0:	ldrdcc	pc, [r0], #130	; 0x82
    84d4:			; <UNDEFINED> instruction: 0xf0002b00
    84d8:			; <UNDEFINED> instruction: 0x46018273
    84dc:	stmdals	r7, {r0, r9, sp}
    84e0:	b	cc64d0 <log_oom_internal@plt+0xcc3364>
    84e4:	vmlal.s8	q9, d0, d0
    84e8:			; <UNDEFINED> instruction: 0x46388551
    84ec:	ldcl	7, cr15, [r2, #1000]	; 0x3e8
    84f0:	blt	fff464f4 <log_oom_internal@plt+0xfff43388>
    84f4:	ldmibmi	lr!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}
    84f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    84fc:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8500:			; <UNDEFINED> instruction: 0xf7fa4638
    8504:	stmdacs	r0, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    8508:	eorshi	pc, r5, #64	; 0x40
    850c:	eorcs	r4, r0, #189440	; 0x2e400
    8510:	bicsvs	r4, r8, fp, ror r4
    8514:			; <UNDEFINED> instruction: 0xf7ff64da
    8518:	blmi	1b370c4 <log_oom_internal@plt+0x1b33f58>
    851c:	sbcsls	pc, r8, #14614528	; 0xdf0000
    8520:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8524:			; <UNDEFINED> instruction: 0xf10944f9
    8528:	ldmdavs	r8!, {r3, r4, r5, r6, r8}
    852c:	b	fed4651c <log_oom_internal@plt+0xfed433b0>
    8530:	beq	44bf8 <log_oom_internal@plt+0x41a8c>
    8534:	strthi	pc, [r6], #704	; 0x2c0
    8538:	ldrdcc	pc, [r0], #-137	; 0xffffff77
    853c:	svclt	0x000c2b0d
    8540:	movwcs	r2, #58127	; 0xe30f
    8544:	subcc	pc, r0, r9, asr #17
    8548:	blt	ff44654c <log_oom_internal@plt+0xff4433e0>
    854c:	tstcs	r0, fp, lsr #21
    8550:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
    8554:			; <UNDEFINED> instruction: 0xf8586411
    8558:	ldmdavs	fp, {r0, r1, ip, sp}
    855c:	adcscc	pc, r8, r2, asr #17
    8560:	blt	ff146564 <log_oom_internal@plt+0xff1433f8>
    8564:	bmi	fe99b2d0 <log_oom_internal@plt+0xfe998164>
    8568:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    856c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    8570:			; <UNDEFINED> instruction: 0xf7ff6193
    8574:	blmi	fe8f7068 <log_oom_internal@plt+0xfe8f3efc>
    8578:	ldrbtmi	r2, [fp], #-529	; 0xfffffdef
    857c:			; <UNDEFINED> instruction: 0xf7ff641a
    8580:	blmi	14b705c <log_oom_internal@plt+0x14b3ef0>
    8584:	addls	pc, r0, #14614528	; 0xdf0000
    8588:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    858c:			; <UNDEFINED> instruction: 0xf10944f9
    8590:	ldmdavs	r8!, {r3, r4, r7, r8}
    8594:	b	12c6584 <log_oom_internal@plt+0x12c3418>
    8598:	vmlal.s8	q9, d0, d0
    859c:	movwcs	r8, #5334	; 0x14d6
    85a0:	adccc	pc, r0, r9, lsl #17
    85a4:	blt	fe8c65a8 <log_oom_internal@plt+0xfe8c343c>
    85a8:	bmi	fe61b2d0 <log_oom_internal@plt+0xfe618164>
    85ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    85b0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    85b4:			; <UNDEFINED> instruction: 0xf7ff6513
    85b8:	stmdbmi	r4, {r0, r3, r4, r7, r9, fp, ip, sp, pc}^
    85bc:	addvs	pc, r0, #1325400064	; 0x4f000000
    85c0:	subls	pc, ip, #14614528	; 0xdf0000
    85c4:			; <UNDEFINED> instruction: 0xf8582300
    85c8:	ldrbtmi	r7, [r9], #1
    85cc:	cmneq	r0, r9, lsl #2	; <UNPREDICTABLE>
    85d0:	ldmdavs	r8!, {r8, ip, pc}
    85d4:	ldc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    85d8:	beq	44ca0 <log_oom_internal@plt+0x41b34>
    85dc:	andcs	sp, r0, ip, lsr #21
    85e0:	b	fed465d0 <log_oom_internal@plt+0xfed43464>
    85e4:	stcle	8, cr2, [sl, #-8]!
    85e8:			; <UNDEFINED> instruction: 0x4651683c
    85ec:	vadd.f32	d20, d16, d9
    85f0:	bmi	fe2515b4 <log_oom_internal@plt+0xfe24e448>
    85f4:	strls	r2, [r2], #-3
    85f8:	cfstrsmi	mvf4, [r8], {125}	; 0x7d
    85fc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8600:	adcsvc	pc, ip, #8388608	; 0x800000
    8604:	strcs	lr, [r0, #-2509]	; 0xfffff633
    8608:	strmi	r4, [r2], #-1570	; 0xfffff9de
    860c:	ldc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    8610:			; <UNDEFINED> instruction: 0xf7ff4607
    8614:	blmi	b77524 <log_oom_internal@plt+0xb743b8>
    8618:	andls	pc, r4, #14614528	; 0xdf0000
    861c:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8620:			; <UNDEFINED> instruction: 0xf10944f9
    8624:	ldmdavs	r8!, {r7, r8}
    8628:	bl	1ec6618 <log_oom_internal@plt+0x1ec34ac>
    862c:	beq	44cf4 <log_oom_internal@plt+0x41b88>
    8630:	andcs	sp, r0, r2, lsl #21
    8634:	b	fe2c6624 <log_oom_internal@plt+0xfe2c34b8>
    8638:	vsub.i8	d2, d0, d2
    863c:			; <UNDEFINED> instruction: 0xf1ca8510
    8640:	rscslt	r0, pc, #0, 14
    8644:			; <UNDEFINED> instruction: 0xf7ff427f
    8648:	blx	374f0 <log_oom_internal@plt+0x34384>
    864c:	movwcc	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    8650:	b	10990d4 <log_oom_internal@plt+0x1095f68>
    8654:	ble	ffe08e60 <log_oom_internal@plt+0xffe05cf4>
    8658:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    865c:			; <UNDEFINED> instruction: 0x4648611a
    8660:	ldmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8664:	blt	10c6668 <log_oom_internal@plt+0x10c34fc>
    8668:	strdeq	r5, [r1], -r6
    866c:	andeq	r0, r0, ip, lsl r3
    8670:	andeq	r5, r1, ip, ror #3
    8674:	andeq	r5, r1, lr, asr #10
    8678:			; <UNDEFINED> instruction: 0x00014cb0
    867c:	andeq	r5, r1, r2, asr #10
    8680:	andeq	r3, r0, r6, ror r6
    8684:	andeq	r5, r1, lr, lsr r3
    8688:	andeq	r5, r1, r2, lsl #6
    868c:	andeq	r5, r1, r2, lsl r3
    8690:	andeq	r3, r0, sl, ror #8
    8694:	andeq	r4, r0, r4, asr #8
    8698:	andeq	r1, r0, sl, ror r7
    869c:	andeq	r4, r1, r2, lsl #30
    86a0:	andeq	r3, r0, lr, lsr #5
    86a4:	andeq	r4, r0, sl, asr #7
    86a8:	andeq	r3, r0, r0, lsl r3
    86ac:	strdeq	r1, [r0], -sl
    86b0:	andeq	r5, r1, ip, lsl #4
    86b4:	andeq	r5, r1, r0, lsl #4
    86b8:	andeq	r3, r0, r4, asr r2
    86bc:	andeq	r4, r0, lr, ror #6
    86c0:	andeq	r1, r0, r4, lsr #13
    86c4:	andeq	r3, r0, sl, ror #3
    86c8:			; <UNDEFINED> instruction: 0x000151b2
    86cc:	andeq	r0, r0, r8, lsr #6
    86d0:	muleq	r1, r6, r1
    86d4:	andeq	r4, r0, sl, lsl r3
    86d8:	andeq	r1, r0, r0, asr r6
    86dc:	andeq	r5, r1, r8, ror #2
    86e0:	andeq	r4, r0, ip, ror #5
    86e4:	andeq	r1, r0, r2, lsr #12
    86e8:	andeq	r5, r1, r2, lsr r1
    86ec:	andeq	r5, r1, lr, lsl r1
    86f0:	andeq	r5, r1, ip, ror #1
    86f4:	andeq	r5, r1, r0, lsl #2
    86f8:	strdeq	r5, [r1], -r2
    86fc:	andeq	r5, r1, r2, ror #1
    8700:	andeq	r5, r1, r8, asr #1
    8704:	strheq	r5, [r1], -lr
    8708:	andeq	r5, r1, lr, lsr #1
    870c:	muleq	r1, r4, r0
    8710:	andeq	r5, r1, sl, ror r0
    8714:	ldrdeq	r2, [r0], -ip
    8718:	andeq	r2, r0, r4, ror #28
    871c:	andeq	r4, r1, r8, asr #31
    8720:	andeq	r2, r0, sl, asr #28
    8724:	andeq	r4, r1, r0, lsr #31
    8728:	andeq	r4, r1, ip, ror #30
    872c:	andeq	r2, r0, r6, ror #28
    8730:	strdeq	r4, [r0], -r0
    8734:	andeq	r1, r0, r4, lsr #8
    8738:	andeq	r4, r1, sl, lsr #30
    873c:	andeq	r4, r1, r8, lsl pc
    8740:	andeq	r4, r1, r0, ror #29
    8744:	andeq	r4, r1, lr, asr #29
    8748:			; <UNDEFINED> instruction: 0x00014eba
    874c:	andeq	r4, r1, ip, lsr #29
    8750:	muleq	r1, r8, lr
    8754:	andeq	r4, r0, ip, lsl r0
    8758:	andeq	r1, r0, r2, asr r3
    875c:	andeq	r4, r1, r0, ror lr
    8760:	andeq	r4, r1, r4, ror #28
    8764:	andeq	r4, r1, r8, asr lr
    8768:	andeq	r4, r1, ip, asr #28
    876c:	andeq	r4, r1, r4, lsl #28
    8770:	andeq	r4, r1, r8, lsl lr
    8774:	andeq	r4, r1, ip, lsl #28
    8778:	strdeq	r4, [r1], -sl
    877c:	ldrdeq	r4, [r1], -sl
    8780:	andeq	r4, r1, r6, asr #27
    8784:	andeq	r4, r1, lr, ror sp
    8788:	andeq	r4, r1, lr, asr #26
    878c:	andeq	r4, r1, ip, ror #26
    8790:	andeq	r4, r1, ip, asr #26
    8794:	andeq	r4, r1, sl, lsr sp
    8798:	andeq	r4, r1, r6, lsr #26
    879c:	ldrdeq	r3, [r0], -ip
    87a0:	andeq	r1, r0, r6, lsr #19
    87a4:	andeq	r0, r0, r8, asr #6
    87a8:	andeq	r1, r0, r4, lsr r9
    87ac:	ldrdeq	r3, [r0], -r8
    87b0:	andeq	r3, r0, r8, asr #19
    87b4:			; <UNDEFINED> instruction: 0x000039b8
    87b8:	andeq	r1, r0, lr, asr #18
    87bc:	muleq	r1, r0, ip
    87c0:	andeq	r4, r1, ip, ror ip
    87c4:	andeq	r1, r0, r0, lsr r1
    87c8:	andeq	r4, r1, sl, lsr #24
    87cc:	andeq	r2, r0, r2, ror #20
    87d0:	andeq	r4, r1, r2, lsr #24
    87d4:	andeq	r1, r0, r2, ror #7
    87d8:	andeq	r4, r1, r4, lsl #23
    87dc:	muleq	r1, ip, fp
    87e0:	muleq	r1, r4, fp
    87e4:	andeq	r4, r1, r6, ror #22
    87e8:	andeq	r4, r1, sl, ror fp
    87ec:	andeq	r2, r0, r6, ror #21
    87f0:			; <UNDEFINED> instruction: 0x000029b8
    87f4:	andeq	r4, r1, r4, lsl fp
    87f8:	andeq	r4, r1, r0, lsl #22
    87fc:	ldrdeq	r4, [r1], -r2
    8800:			; <UNDEFINED> instruction: 0x00014ab8
    8804:	andeq	r4, r1, sl, lsr #21
    8808:	muleq	r1, r8, sl
    880c:	andeq	r4, r1, r4, ror sl
    8810:	andeq	r4, r1, sl, asr sl
    8814:	ldrdeq	r2, [r0], -ip
    8818:	andeq	r3, r0, r8, asr #23
    881c:	strdeq	r0, [r0], -lr
    8820:	andeq	r4, r1, r4, lsl #20
    8824:	andeq	r4, r1, sl, lsr #19
    8828:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    882c:	mcrvs	4, 4, r4, cr3, cr8, {3}
    8830:	blcc	2403c <log_oom_internal@plt+0x20ed0>
    8834:	movwcs	fp, #7960	; 0x1f18
    8838:	svclt	0x00182900
    883c:	strbtmi	r3, [r3], #-769	; 0xfffffcff
    8840:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    8844:			; <UNDEFINED> instruction: 0xb12282ee
    8848:	umlalscc	pc, lr, r0, r8	; <UNPREDICTABLE>
    884c:			; <UNDEFINED> instruction: 0xf0402b00
    8850:			; <UNDEFINED> instruction: 0xf8df83f5
    8854:	ldrbtmi	r3, [fp], #-2332	; 0xfffff6e4
    8858:	cmplt	r3, fp, lsl ip
    885c:	bcs	506cc <log_oom_internal@plt+0x4d560>
    8860:			; <UNDEFINED> instruction: 0xf8dfd907
    8864:			; <UNDEFINED> instruction: 0xf8582910
    8868:	ldmdavs	r6, {r1, sp}
    886c:	vsubl.s8	q10, d16, d22
    8870:			; <UNDEFINED> instruction: 0xf8df83c6
    8874:	ldrbtmi	r2, [sl], #-2308	; 0xfffff6fc
    8878:	umaalcs	pc, r5, r2, r8	; <UNPREDICTABLE>
    887c:	blcs	276cac <log_oom_internal@plt+0x273b40>
    8880:			; <UNDEFINED> instruction: 0xf8dfd107
    8884:	ldrbtmi	r3, [fp], #-2296	; 0xfffff708
    8888:	umaalcc	pc, r4, r3, r8	; <UNPREDICTABLE>
    888c:			; <UNDEFINED> instruction: 0xf0402b00
    8890:			; <UNDEFINED> instruction: 0xf8df83a5
    8894:	ldrbtmi	r4, [ip], #-2284	; 0xfffff714
    8898:			; <UNDEFINED> instruction: 0xb1296a61
    889c:	tstlt	fp, fp, lsl #16
    88a0:	blcs	223b34 <log_oom_internal@plt+0x2209c8>
    88a4:	eorhi	pc, r0, #0
    88a8:	ldmpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    88ac:			; <UNDEFINED> instruction: 0xf8d5447d
    88b0:	biclt	r3, fp, #144	; 0x90
    88b4:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    88b8:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    88bc:	vmull.s8	q9, d0, d0
    88c0:	andcs	r8, r0, r8, asr #2
    88c4:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    88c8:			; <UNDEFINED> instruction: 0xf0002c00
    88cc:	stmdacs	r6, {r2, r3, r4, r7, pc}
    88d0:	streq	pc, [r0], #-79	; 0xffffffb1
    88d4:			; <UNDEFINED> instruction: 0xf8dfdd1b
    88d8:	ldrbtmi	r0, [r8], #-2228	; 0xfffff74c
    88dc:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    88e0:			; <UNDEFINED> instruction: 0xf8df4479
    88e4:	vtst.8	d18, d16, d16
    88e8:			; <UNDEFINED> instruction: 0xf8df435c
    88ec:			; <UNDEFINED> instruction: 0xf8df58ac
    88f0:	ldrbtmi	r6, [sl], #-2220	; 0xfffff754
    88f4:			; <UNDEFINED> instruction: 0xf502447d
    88f8:	ldrbtmi	r7, [lr], #-700	; 0xfffffd44
    88fc:	andls	r9, r2, r3, lsl #2
    8900:	andls	r2, r0, #0, 2
    8904:	stclne	0, cr2, [sl], #28
    8908:			; <UNDEFINED> instruction: 0xf7fa9601
    890c:			; <UNDEFINED> instruction: 0xf8dfebb8
    8910:			; <UNDEFINED> instruction: 0x46213890
    8914:			; <UNDEFINED> instruction: 0xf103447b
    8918:			; <UNDEFINED> instruction: 0xf8d302c4
    891c:			; <UNDEFINED> instruction: 0xf7ff0090
    8920:	mcrne	8, 0, pc, cr7, cr3, {2}	; <UNPREDICTABLE>
    8924:	bge	e86528 <log_oom_internal@plt+0xe833bc>
    8928:			; <UNDEFINED> instruction: 0xf7ff2701
    892c:			; <UNDEFINED> instruction: 0xf8dfba36
    8930:	vst2.16	{d20-d21}, [pc :256], r4
    8934:			; <UNDEFINED> instruction: 0xf8df7303
    8938:	andcs	r2, r0, r0, ror r8
    893c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8940:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8944:	ldrtvc	pc, [r2], #1284	; 0x504	; <UNPREDICTABLE>
    8948:	andcc	r4, r3, #2030043136	; 0x79000000
    894c:			; <UNDEFINED> instruction: 0xf7fa9400
    8950:			; <UNDEFINED> instruction: 0xf8dfeb8a
    8954:			; <UNDEFINED> instruction: 0x4608485c
    8958:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    895c:	movwcs	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    8960:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8964:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    8968:	ldrtvc	pc, [r2], #1284	; 0x504	; <UNPREDICTABLE>
    896c:	andcc	r4, r3, #2030043136	; 0x79000000
    8970:			; <UNDEFINED> instruction: 0xf7fa9400
    8974:	ldmdavc	fp!, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    8978:	cmple	r9, fp, lsr #22
    897c:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8980:	subcs	r3, r0, #262144	; 0x40000
    8984:	bicsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    8988:			; <UNDEFINED> instruction: 0xf7ff64da
    898c:			; <UNDEFINED> instruction: 0xf8dfb8af
    8990:			; <UNDEFINED> instruction: 0xf85837e4
    8994:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    8998:			; <UNDEFINED> instruction: 0xf6bf42a3
    899c:			; <UNDEFINED> instruction: 0xf855a8a7
    89a0:			; <UNDEFINED> instruction: 0xf7fd0023
    89a4:	stmdacs	r0, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    89a8:	stmiage	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}
    89ac:	svclt	0x0014683b
    89b0:	andcs	r2, r0, #268435456	; 0x10000000
    89b4:	subcs	pc, r5, r9, lsl #17
    89b8:	eorsvs	r3, fp, r1, lsl #6
    89bc:	ldmlt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89c0:	sbceq	pc, r0, r2, asr #17
    89c4:	ldmlt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89c8:	ubfxcc	pc, pc, #17, #21
    89cc:	strb	r4, [ip], #1147	; 0x47b
    89d0:	ubfxvc	pc, pc, #17, #17
    89d4:	strb	r4, [r0], #1151	; 0x47f
    89d8:	ubfxvs	pc, pc, #17, #13
    89dc:	ldrt	r4, [r4], #1150	; 0x47e
    89e0:	ubfxmi	pc, pc, #17, #9
    89e4:	tstmi	r4, #64, 4	; <UNPREDICTABLE>
    89e8:	ubfxcs	pc, pc, #17, #5
    89ec:			; <UNDEFINED> instruction: 0xf8df2000
    89f0:	ldrbtmi	r1, [ip], #-2020	; 0xfffff81c
    89f4:			; <UNDEFINED> instruction: 0xf502447a
    89f8:	ldrbtmi	r7, [r9], #-690	; 0xfffffd4e
    89fc:	strtmi	r9, [r2], -r0, lsl #4
    8a00:			; <UNDEFINED> instruction: 0xf7f93203
    8a04:	stmdacs	r6, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8a08:	teqhi	sp, r0, lsl #6	; <UNPREDICTABLE>
    8a0c:	ldrb	r2, [lr, -r8, lsl #8]!
    8a10:			; <UNDEFINED> instruction: 0xf0402b00
    8a14:			; <UNDEFINED> instruction: 0xf8df8176
    8a18:	ldrbtmi	r2, [sl], #-1984	; 0xfffff840
    8a1c:	ldrsbvs	r6, [r3, #67]	; 0x43
    8a20:	stmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a24:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a28:			; <UNDEFINED> instruction: 0xf77f2806
    8a2c:			; <UNDEFINED> instruction: 0xf8dfa9f2
    8a30:	ldrtmi	ip, [r9], -ip, lsr #15
    8a34:	sbfxcs	pc, pc, #17, #9
    8a38:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    8a3c:	sbfxeq	pc, pc, #17, #5
    8a40:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    8a44:			; <UNDEFINED> instruction: 0xf5024478
    8a48:			; <UNDEFINED> instruction: 0x466772bc
    8a4c:	ldmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a50:			; <UNDEFINED> instruction: 0x0794f8df
    8a54:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    8a58:			; <UNDEFINED> instruction: 0xf7fa3058
    8a5c:	vmlane.f32	s28, s15, s0
    8a60:	stmdage	r4, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}^
    8a64:			; <UNDEFINED> instruction: 0xf7fa2000
    8a68:	stmdacs	r2, {r1, r4, r5, r6, fp, sp, lr, pc}
    8a6c:	msrhi	CPSR_fsx, #0, 6
    8a70:	rscslt	r4, pc, #-268435449	; 0xf0000007
    8a74:			; <UNDEFINED> instruction: 0xf7ff427f
    8a78:			; <UNDEFINED> instruction: 0xf8dfb990
    8a7c:	andcs	r3, r1, #112, 14	; 0x1c00000
    8a80:	cmpvs	sl, fp, ror r4
    8a84:	ldmdalt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a88:			; <UNDEFINED> instruction: 0xa764f8df
    8a8c:			; <UNDEFINED> instruction: 0xf8df220a
    8a90:	ldrbtmi	r3, [sl], #1764	; 0x6e4
    8a94:	andcs	pc, r8, sl, asr #17
    8a98:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8a9c:	ldrdvc	pc, [r0], -r9
    8aa0:			; <UNDEFINED> instruction: 0xf6bf42a7
    8aa4:			; <UNDEFINED> instruction: 0xf855a823
    8aa8:			; <UNDEFINED> instruction: 0xf8df3027
    8aac:	ldrmi	r1, [r8], -r8, asr #14
    8ab0:	movwls	r4, #33913	; 0x8479
    8ab4:	b	fe6c6aa4 <log_oom_internal@plt+0xfe6c3938>
    8ab8:	stmdacs	r0, {r3, r8, r9, fp, ip, pc}
    8abc:	msrhi	SPSR_fsx, r0, asr #32
    8ac0:			; <UNDEFINED> instruction: 0xf04f3701
    8ac4:			; <UNDEFINED> instruction: 0xf8c933ff
    8ac8:			; <UNDEFINED> instruction: 0xf8ca7000
    8acc:			; <UNDEFINED> instruction: 0xf7ff3008
    8ad0:			; <UNDEFINED> instruction: 0xf8dfb80d
    8ad4:	strtmi	r3, [r0], -r4, lsr #14
    8ad8:			; <UNDEFINED> instruction: 0x1720f8df
    8adc:	subne	pc, fp, #64, 4
    8ae0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8ae4:			; <UNDEFINED> instruction: 0x73b8f503
    8ae8:			; <UNDEFINED> instruction: 0xf7fa3103
    8aec:	strmi	lr, [r7], -r0, asr #22
    8af0:			; <UNDEFINED> instruction: 0xf7fae449
    8af4:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    8af8:	rscshi	pc, r1, r0, asr #32
    8afc:			; <UNDEFINED> instruction: 0x8700f8df
    8b00:	ldr	r4, [sl], #-1272	; 0xfffffb08
    8b04:	usatls	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    8b08:	ldrbtmi	r4, [r9], #1592	; 0x638
    8b0c:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
    8b10:	stmia	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b14:	blle	112b1c <log_oom_internal@plt+0x10f9b0>
    8b18:	ldrdcc	pc, [r8], -r9
    8b1c:			; <UNDEFINED> instruction: 0xf6be2b00
    8b20:	andcs	sl, r0, r5, ror #31
    8b24:	ldmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b28:			; <UNDEFINED> instruction: 0xf77f2802
    8b2c:	blls	233004 <log_oom_internal@plt+0x22fe98>
    8b30:			; <UNDEFINED> instruction: 0xf8df2116
    8b34:			; <UNDEFINED> instruction: 0xf2c446d4
    8b38:			; <UNDEFINED> instruction: 0xf8df0100
    8b3c:			; <UNDEFINED> instruction: 0xf8df06d0
    8b40:	ldrbtmi	r2, [ip], #-1744	; 0xfffff930
    8b44:	ldrbtmi	r6, [r8], #-2077	; 0xfffff7e3
    8b48:	vqshl.s8	q10, q13, q0
    8b4c:			; <UNDEFINED> instruction: 0xf7ff234b
    8b50:	strcs	fp, [r0], #-2758	; 0xfffff53a
    8b54:	strtmi	r2, [r1], -r1
    8b58:			; <UNDEFINED> instruction: 0xf7fa940c
    8b5c:	strmi	lr, [r6], -sl, asr #19
    8b60:			; <UNDEFINED> instruction: 0xf0002800
    8b64:			; <UNDEFINED> instruction: 0xf8df812f
    8b68:	bge	30a620 <log_oom_internal@plt+0x3074b4>
    8b6c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    8b70:			; <UNDEFINED> instruction: 0xff2af7fe
    8b74:	vmull.p8	<illegal reg q8.5>, d0, d7
    8b78:	strls	r8, [r2], #-204	; 0xffffff34
    8b7c:	strls	r4, [r0], #-1571	; 0xfffff9dd
    8b80:	rscscc	pc, pc, #79	; 0x4f
    8b84:	stmdals	ip, {r0, r9, sl, ip, pc}
    8b88:			; <UNDEFINED> instruction: 0x1090f8d5
    8b8c:	stmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b90:	stmdals	ip, {r2, r9, sl, lr}
    8b94:			; <UNDEFINED> instruction: 0xf0041724
    8b98:	tstlt	r8, r8, lsl #8
    8b9c:	svc	0x00e8f7f9
    8ba0:			; <UNDEFINED> instruction: 0xf7fa4630
    8ba4:	andcs	lr, r0, sl, lsl #16
    8ba8:	svc	0x00d0f7f9
    8bac:			; <UNDEFINED> instruction: 0xf77f2806
    8bb0:	stccs	14, cr10, [r0], {174}	; 0xae
    8bb4:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    8bb8:			; <UNDEFINED> instruction: 0x065cf8df
    8bbc:			; <UNDEFINED> instruction: 0xf8df4478
    8bc0:	ldrbtmi	r3, [fp], #-1628	; 0xfffff9a4
    8bc4:	blcs	23138 <log_oom_internal@plt+0x1ffcc>
    8bc8:	addshi	pc, r5, #128, 4
    8bcc:			; <UNDEFINED> instruction: 0x1650f8df
    8bd0:	sxtab16	r4, r6, r9, ror #8
    8bd4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx11
    8bd8:			; <UNDEFINED> instruction: 0x46184a10
    8bdc:	bpl	fe444444 <log_oom_internal@plt+0xfe4412d8>
    8be0:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    8be4:	mrc	7, 4, APSR_nzcv, cr2, cr9, {7}
    8be8:	svclt	0x0080f7fe
    8bec:			; <UNDEFINED> instruction: 0x3634f8df
    8bf0:			; <UNDEFINED> instruction: 0xf893447b
    8bf4:	blcs	14c9c <log_oom_internal@plt+0x11b30>
    8bf8:	adchi	pc, lr, r0
    8bfc:	cfcpysge	mvf2, mvf12
    8c00:	and	r4, r9, r5, lsr #12
    8c04:	strcc	r9, [r1], #-2060	; 0xfffff7f4
    8c08:	svc	0x004cf7f9
    8c0c:			; <UNDEFINED> instruction: 0xf7f9980c
    8c10:	ldccs	14, cr14, [r8], {126}	; 0x7e
    8c14:	bge	705d18 <log_oom_internal@plt+0x702bac>
    8c18:			; <UNDEFINED> instruction: 0x46204631
    8c1c:			; <UNDEFINED> instruction: 0xf7fa950c
    8c20:			; <UNDEFINED> instruction: 0x4607e93e
    8c24:	rscle	r2, sp, r0, lsl #16
    8c28:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8c2c:	addsvc	pc, lr, #1325400064	; 0x4f000000
    8c30:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8c34:	ldrbtmi	r2, [fp], #-0
    8c38:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
    8c3c:	bicvc	pc, r2, #12582912	; 0xc00000
    8c40:			; <UNDEFINED> instruction: 0xf7fa3103
    8c44:	stmdals	ip, {r2, r4, r7, r9, fp, sp, lr, pc}
    8c48:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    8c4c:	ldmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8c50:			; <UNDEFINED> instruction: 0xf7f94638
    8c54:	stmdacs	r2, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    8c58:	addhi	pc, r4, r0, lsl #6
    8c5c:	ldreq	pc, [r5, -pc, rrx]
    8c60:	ldmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c64:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8c68:			; <UNDEFINED> instruction: 0xf8df4638
    8c6c:	vst3.<illegal width 64>	{d17,d19,d21}, [pc], r8
    8c70:	ldrbtmi	r7, [fp], #-604	; 0xfffffda4
    8c74:			; <UNDEFINED> instruction: 0xf5034479
    8c78:			; <UNDEFINED> instruction: 0x310373bc
    8c7c:	b	1dc6c6c <log_oom_internal@plt+0x1dc3b00>
    8c80:			; <UNDEFINED> instruction: 0xf7ff4607
    8c84:			; <UNDEFINED> instruction: 0xf8dfb9e4
    8c88:	strcs	r0, [r8], #-1456	; 0xfffffa50
    8c8c:			; <UNDEFINED> instruction: 0xe6254478
    8c90:	strcc	pc, [r8, #2271]!	; 0x8df
    8c94:			; <UNDEFINED> instruction: 0xf8df4638
    8c98:	vst3.32	{d17,d19,d21}, [pc :128], r8
    8c9c:	ldrbtmi	r7, [fp], #-605	; 0xfffffda3
    8ca0:			; <UNDEFINED> instruction: 0xf5034479
    8ca4:			; <UNDEFINED> instruction: 0x310373bc
    8ca8:	b	1846c98 <log_oom_internal@plt+0x1843b2c>
    8cac:			; <UNDEFINED> instruction: 0xf7ff4607
    8cb0:	ldrtmi	fp, [r8], -lr, asr #19
    8cb4:	mrc	7, 3, APSR_nzcv, cr2, cr9, {7}
    8cb8:	vmlal.s8	q9, d0, d0
    8cbc:			; <UNDEFINED> instruction: 0x46528235
    8cc0:	ldrbmi	r2, [r3], -r1, lsl #14
    8cc4:			; <UNDEFINED> instruction: 0xf103fa07
    8cc8:	addsmi	r3, r8, #67108864	; 0x4000000
    8ccc:	andeq	lr, r1, #270336	; 0x42000
    8cd0:			; <UNDEFINED> instruction: 0xf8dfdaf8
    8cd4:	ldrbtmi	r3, [fp], #-1392	; 0xfffffa90
    8cd8:			; <UNDEFINED> instruction: 0xf7fe611a
    8cdc:			; <UNDEFINED> instruction: 0xf8dfbf07
    8ce0:	ldrbtmi	r8, [r8], #1384	; 0x568
    8ce4:	bllt	a86ce8 <log_oom_internal@plt+0xa83b7c>
    8ce8:	eoreq	pc, ip, r4, lsl #2
    8cec:			; <UNDEFINED> instruction: 0xf7f92201
    8cf0:	cdpne	14, 0, cr14, cr7, cr12, {1}
    8cf4:	ldmdage	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
    8cf8:			; <UNDEFINED> instruction: 0xf7fa6a60
    8cfc:	rsbvs	lr, r0, #204, 18	; 0x330000
    8d00:			; <UNDEFINED> instruction: 0xf8dfe5d2
    8d04:	andcs	r3, r0, #72, 10	; 0x12000000
    8d08:	bicsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    8d0c:			; <UNDEFINED> instruction: 0xf7fe64da
    8d10:	stmdals	ip, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}
    8d14:			; <UNDEFINED> instruction: 0xf7f9b108
    8d18:	ldrtmi	lr, [r0], -ip, lsr #30
    8d1c:	svc	0x004cf7f9
    8d20:	ldmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d24:	andcs	r9, r3, r8, lsl #22
    8d28:	strcs	pc, [r4, #-2271]!	; 0xfffff721
    8d2c:	strpl	pc, [r4, #-2271]!	; 0xfffff721
    8d30:	ldrbtmi	r6, [sl], #-2076	; 0xfffff7e4
    8d34:	adcsvc	pc, ip, #8388608	; 0x800000
    8d38:	vst3.16	{d20-d22}, [pc :256]!
    8d3c:	stmib	sp, {r3, r4, r6, r8, r9, ip, sp, lr}^
    8d40:	strls	r2, [r2], #-1280	; 0xfffffb00
    8d44:	ldrmi	pc, [r0, #-2271]	; 0xfffff721
    8d48:			; <UNDEFINED> instruction: 0x4622447c
    8d4c:			; <UNDEFINED> instruction: 0xf7fa4402
    8d50:			; <UNDEFINED> instruction: 0x4607e996
    8d54:	ldmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d58:	streq	pc, [r0, #-2271]	; 0xfffff721
    8d5c:			; <UNDEFINED> instruction: 0xf7f94478
    8d60:	strb	lr, [fp, -r2, lsr #29]
    8d64:	ldrbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    8d68:	stflss	f2, [fp, #-88]	; 0xffffffa8
    8d6c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    8d70:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8d74:			; <UNDEFINED> instruction: 0xf8df447c
    8d78:	vqshl.s8	q8, q8, q8
    8d7c:	ldrbtmi	r3, [sl], #-875	; 0xfffffc95
    8d80:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    8d84:	adcsvc	pc, ip, #8388608	; 0x800000
    8d88:	andcs	r9, r3, r1
    8d8c:	strtmi	r9, [r2], -r0, lsl #4
    8d90:			; <UNDEFINED> instruction: 0xf7fa3203
    8d94:			; <UNDEFINED> instruction: 0x4607e974
    8d98:	ldmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d9c:	ldrmi	sl, [r8], -ip, lsl #18
    8da0:	svc	0x007cf7f9
    8da4:			; <UNDEFINED> instruction: 0xf6fe2800
    8da8:	bls	334834 <log_oom_internal@plt+0x3316c8>
    8dac:			; <UNDEFINED> instruction: 0xf6fe2a00
    8db0:			; <UNDEFINED> instruction: 0xf8d9ae9d
    8db4:			; <UNDEFINED> instruction: 0xf8ca3000
    8db8:	movwcc	r2, #4104	; 0x1008
    8dbc:	andcc	pc, r0, r9, asr #17
    8dc0:	mrclt	7, 4, APSR_nzcv, cr4, cr14, {7}
    8dc4:	strtcc	pc, [r4], #2271	; 0x8df
    8dc8:	addvs	pc, sl, #1325400064	; 0x4f000000
    8dcc:	strtne	pc, [r0], #2271	; 0x8df
    8dd0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8dd4:			; <UNDEFINED> instruction: 0x73bcf503
    8dd8:			; <UNDEFINED> instruction: 0xf7fa3103
    8ddc:	blls	343504 <log_oom_internal@plt+0x340398>
    8de0:	blcs	1a604 <log_oom_internal@plt+0x17498>
    8de4:	svcge	0x00d9f43e
    8de8:			; <UNDEFINED> instruction: 0xf7f94618
    8dec:			; <UNDEFINED> instruction: 0xf7feeec2
    8df0:			; <UNDEFINED> instruction: 0xf8dfbfd4
    8df4:	ldrbtmi	r0, [r8], #-1152	; 0xfffffb80
    8df8:	andcs	lr, r0, r1, ror #13
    8dfc:	mcr	7, 5, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    8e00:			; <UNDEFINED> instruction: 0xf77e2802
    8e04:			; <UNDEFINED> instruction: 0xf8dfafc8
    8e08:	vqshl.s8	<illegal reg q10.5>, q8, q0
    8e0c:			; <UNDEFINED> instruction: 0xf8df431b
    8e10:	tstcs	r0, ip, ror #8
    8e14:	strbtmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8e18:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    8e1c:			; <UNDEFINED> instruction: 0xf7fe447c
    8e20:			; <UNDEFINED> instruction: 0x2000bfb1
    8e24:	mrc	7, 4, APSR_nzcv, cr2, cr9, {7}
    8e28:			; <UNDEFINED> instruction: 0xf77e2802
    8e2c:			; <UNDEFINED> instruction: 0xf8dfafb4
    8e30:	vqshl.s8	<illegal reg q10.5>, q2, q0
    8e34:			; <UNDEFINED> instruction: 0xf8df4325
    8e38:	tstcs	r0, r0, asr r4
    8e3c:	strbmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8e40:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    8e44:			; <UNDEFINED> instruction: 0xf7fe447c
    8e48:			; <UNDEFINED> instruction: 0xf8dfbf9d
    8e4c:	vshl.s8	<illegal reg q9.5>, q2, q0
    8e50:			; <UNDEFINED> instruction: 0xf8df4204
    8e54:	ldrbtmi	r1, [fp], #-1088	; 0xfffffbc0
    8e58:			; <UNDEFINED> instruction: 0xf5034479
    8e5c:			; <UNDEFINED> instruction: 0x310373bc
    8e60:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e64:			; <UNDEFINED> instruction: 0xf7fe4607
    8e68:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
    8e6c:	mcr	7, 3, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8e70:	vsub.i8	d2, d0, d2
    8e74:			; <UNDEFINED> instruction: 0xf06f8107
    8e78:			; <UNDEFINED> instruction: 0x46480715
    8e7c:	stcl	7, cr15, [r6, #-996]	; 0xfffffc1c
    8e80:	svclt	0x008bf7fe
    8e84:			; <UNDEFINED> instruction: 0xf7f92000
    8e88:	stmdacs	r2, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    8e8c:	blge	ff606c90 <log_oom_internal@plt+0xff603b24>
    8e90:			; <UNDEFINED> instruction: 0x4651683c
    8e94:	strpl	pc, [r0], #-2271	; 0xfffff721
    8e98:	mvnscs	pc, #64, 4
    8e9c:	strdcs	r4, [r3], -pc	; <UNPREDICTABLE>
    8ea0:	ldrbtmi	r9, [sp], #-1026	; 0xfffffbfe
    8ea4:	ldrbtmi	r4, [sl], #-3326	; 0xfffff302
    8ea8:			; <UNDEFINED> instruction: 0xf7ff447c
    8eac:	andcs	fp, r0, r9, lsr #23
    8eb0:	mcr	7, 2, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8eb4:			; <UNDEFINED> instruction: 0xf77e2802
    8eb8:	ldclmi	15, cr10, [sl], #440	; 0x1b8
    8ebc:	ldmmi	sl!, {r1, r2, r4, r8, sp}^
    8ec0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    8ec4:	ldrbtmi	r4, [ip], #-2809	; 0xfffff507
    8ec8:	vqshl.s8	q10, q12, q0
    8ecc:	ldrbtmi	r2, [sl], #-817	; 0xfffffccf
    8ed0:			; <UNDEFINED> instruction: 0xf7ff9702
    8ed4:	blmi	ffdb72f0 <log_oom_internal@plt+0xffdb4184>
    8ed8:	strmi	r4, [r4], -r7, lsl #12
    8edc:			; <UNDEFINED> instruction: 0xf858260a
    8ee0:	stmdavs	r8!, {r0, r1, ip, lr}
    8ee4:	svc	0x00e0f7f9
    8ee8:	mrrcne	0, 0, lr, sl, cr5
    8eec:	andsvc	r6, lr, r2, asr #2
    8ef0:	cfstrscs	mvf3, [pc], {1}
    8ef4:			; <UNDEFINED> instruction: 0x4620d010
    8ef8:	ldc	7, cr15, [r2], #996	; 0x3e4
    8efc:	rscsle	r2, r7, r0, lsl #16
    8f00:			; <UNDEFINED> instruction: 0xf7fa6829
    8f04:	stmdavs	r8!, {r2, r3, r7, fp, sp, lr, pc}
    8f08:	andcc	lr, r5, #208, 18	; 0x340000
    8f0c:	mvnle	r4, #805306377	; 0x30000009
    8f10:			; <UNDEFINED> instruction: 0xf7f9210a
    8f14:	strb	lr, [fp, r6, lsr #29]!
    8f18:			; <UNDEFINED> instruction: 0xf7fa6828
    8f1c:			; <UNDEFINED> instruction: 0xf7fee8c2
    8f20:	andcs	fp, r0, ip, lsr pc
    8f24:	mrc	7, 0, APSR_nzcv, cr2, cr9, {7}
    8f28:			; <UNDEFINED> instruction: 0xf77e2802
    8f2c:	stclmi	15, cr10, [r1], #208	; 0xd0
    8f30:	stmiami	r1!, {r1, r2, r4, r8, sp}^
    8f34:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    8f38:	ldrbtmi	r4, [ip], #-2784	; 0xfffff520
    8f3c:	ldrbtmi	r6, [r8], #-2109	; 0xfffff7c3
    8f40:	vqshl.s8	q10, q13, q0
    8f44:			; <UNDEFINED> instruction: 0xf7ff339a
    8f48:	andcs	fp, r0, sl, asr #17
    8f4c:	ldcl	7, cr15, [lr, #996]!	; 0x3e4
    8f50:			; <UNDEFINED> instruction: 0xf77e2802
    8f54:	ldclmi	15, cr10, [sl], {32}
    8f58:	ldmmi	sl, {r1, r2, r4, r8, sp}^
    8f5c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    8f60:	ldrbtmi	r4, [ip], #-2777	; 0xfffff527
    8f64:	ldrbtmi	r6, [r8], #-2109	; 0xfffff7c3
    8f68:	vqshl.s8	q10, q13, q0
    8f6c:			; <UNDEFINED> instruction: 0xf7ff3392
    8f70:			; <UNDEFINED> instruction: 0x9005b8b6
    8f74:			; <UNDEFINED> instruction: 0xf7f92000
    8f78:	stmdbls	r5, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    8f7c:	vsub.i8	d2, d0, d2
    8f80:	submi	r8, pc, #154	; 0x9a
    8f84:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    8f88:	svclt	0x0007f7fe
    8f8c:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q7.5>
    8f90:	stmibmi	pc, {r0, r1, r3, r9, lr}^	; <UNPREDICTABLE>
    8f94:	ldrbtmi	r2, [fp], #-0
    8f98:			; <UNDEFINED> instruction: 0xf5034479
    8f9c:			; <UNDEFINED> instruction: 0x310373bc
    8fa0:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fa4:	ldrtmi	r4, [r8], -r3, lsl #12
    8fa8:			; <UNDEFINED> instruction: 0xf7fa461f
    8fac:			; <UNDEFINED> instruction: 0xf7fee874
    8fb0:			; <UNDEFINED> instruction: 0x4638bef4
    8fb4:	stcl	7, cr15, [sl, #996]	; 0x3e4
    8fb8:			; <UNDEFINED> instruction: 0xf77f2802
    8fbc:	blls	233cc4 <log_oom_internal@plt+0x230b58>
    8fc0:	stclmi	6, cr4, [r4, #324]	; 0x144
    8fc4:	bmi	ff110fd8 <log_oom_internal@plt+0xff10de6c>
    8fc8:	ldrbtmi	r6, [sp], #-2076	; 0xfffff7e4
    8fcc:	vqshl.s8	q10, q13, q0
    8fd0:	strls	r2, [r2], #-897	; 0xfffffc7f
    8fd4:	ldrbtmi	r4, [ip], #-3265	; 0xfffff33f
    8fd8:	bllt	4c6fdc <log_oom_internal@plt+0x4c3e70>
    8fdc:			; <UNDEFINED> instruction: 0xf7f92000
    8fe0:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    8fe4:	mrcge	7, 6, APSR_nzcv, cr7, cr14, {3}
    8fe8:	vmla.f32	d20, d16, d29
    8fec:	bmi	fef59cc4 <log_oom_internal@plt+0xfef56b58>
    8ff0:	ldfmis	f2, [sp]
    8ff4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    8ff8:			; <UNDEFINED> instruction: 0xf7fe447c
    8ffc:	andcs	fp, r0, r3, asr #29
    9000:	stc	7, cr15, [r4, #996]!	; 0x3e4
    9004:			; <UNDEFINED> instruction: 0xf77e2802
    9008:	ldcmi	14, cr10, [r8], #792	; 0x318
    900c:	msrmi	CPSR_fsxc, #64, 4
    9010:	eorpl	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    9014:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    9018:	cfldrsmi	mvf9, [r5], #4
    901c:	bmi	fed51030 <log_oom_internal@plt+0xfed4dec4>
    9020:	ldreq	pc, [r5, -pc, rrx]
    9024:	strls	r4, [r2, #-1148]	; 0xfffffb84
    9028:			; <UNDEFINED> instruction: 0xf502447a
    902c:	andls	r7, r0, #188, 4	; 0xc000000b
    9030:	strmi	r4, [r2], #-1570	; 0xfffff9de
    9034:	stmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9038:	mcrlt	7, 5, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    903c:			; <UNDEFINED> instruction: 0xf7f92000
    9040:	stmdacs	r2, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    9044:	mcrge	7, 5, pc, cr7, cr14, {3}	; <UNPREDICTABLE>
    9048:	vadd.f32	d20, d16, d27
    904c:	bmi	fead9cfc <log_oom_internal@plt+0xfead6b90>
    9050:	stfmis	f2, [fp]
    9054:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    9058:			; <UNDEFINED> instruction: 0xf7fe447c
    905c:	ldmdavs	ip!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, pc}
    9060:	stcmi	6, cr4, [r8, #324]!	; 0x144
    9064:	mvnscs	pc, #64, 4
    9068:	andcs	r4, r3, r7, lsr #21
    906c:	ldrbtmi	r9, [sp], #-1026	; 0xfffffbfe
    9070:	ldrbtmi	r4, [sl], #-3238	; 0xfffff35a
    9074:			; <UNDEFINED> instruction: 0xf7ff447c
    9078:	stmdacs	r6, {r0, r1, r6, r7, r9, fp, ip, sp, pc}
    907c:	strcs	sp, [r0, -r1, asr #24]
    9080:	mcrlt	7, 4, pc, cr11, cr14, {7}	; <UNPREDICTABLE>
    9084:	tstcs	r6, r8, lsl #22
    9088:	vmull.s8	q10, d20, d17
    908c:	bmi	fe849494 <log_oom_internal@plt+0xfe846328>
    9090:	ldrbtmi	r6, [ip], #-2072	; 0xfffff7e8
    9094:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    9098:			; <UNDEFINED> instruction: 0xf5024c9f
    909c:			; <UNDEFINED> instruction: 0x900272bc
    90a0:	teqcc	r9, #64, 4	; <UNPREDICTABLE>
    90a4:	andcs	r4, r3, ip, ror r4
    90a8:	strtmi	r9, [r2], -r0, lsl #4
    90ac:			; <UNDEFINED> instruction: 0xf7f94402
    90b0:	strmi	lr, [r7], -r6, ror #31
    90b4:	ldcmi	6, cr14, [r9], {225}	; 0xe1
    90b8:	orrcc	pc, r3, #64, 4
    90bc:	bmi	fe65b324 <log_oom_internal@plt+0xfe6581b8>
    90c0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    90c4:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    90c8:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90cc:			; <UNDEFINED> instruction: 0x46394c96
    90d0:	mulcs	r3, r6, sl
    90d4:	ldrbtmi	r4, [ip], #-3478	; 0xfffff26a
    90d8:	vqshl.s8	q10, q13, q0
    90dc:			; <UNDEFINED> instruction: 0xf50223c6
    90e0:	ldrbtmi	r7, [sp], #-700	; 0xfffffd44
    90e4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    90e8:	strmi	r4, [r2], #-1570	; 0xfffff9de
    90ec:	svc	0x00c6f7f9
    90f0:			; <UNDEFINED> instruction: 0xf7fe4607
    90f4:	stmibmi	pc, {r1, r4, r6, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    90f8:			; <UNDEFINED> instruction: 0xf7ff4479
    90fc:			; <UNDEFINED> instruction: 0xf7f9bbf2
    9100:	stcmi	13, cr14, [sp], {212}	; 0xd4
    9104:	mvncc	pc, #64, 4
    9108:	smlabbcs	r0, ip, sl, r4
    910c:	cfstrsmi	mvf4, [ip, #496]	; 0x1f0
    9110:	andcs	r4, r7, sl, ror r4
    9114:			; <UNDEFINED> instruction: 0xf502447d
    9118:	stmib	sp, {r2, r3, r4, r5, r7, r9, ip, sp, lr}^
    911c:	strtmi	r2, [r2], -r0, lsl #10
    9120:			; <UNDEFINED> instruction: 0xf7f93203
    9124:	str	lr, [sl, ip, lsr #31]!
    9128:			; <UNDEFINED> instruction: 0xf7f94650
    912c:	stmdacs	r2, {r4, r8, sl, fp, sp, lr, pc}
    9130:	mrcge	7, 1, APSR_nzcv, cr1, cr14, {3}
    9134:	tstcs	r6, r8, lsl #22
    9138:	vmull.s8	q10, d20, d2
    913c:	stmmi	r2, {r8}
    9140:	ldrbtmi	r4, [ip], #-2690	; 0xfffff57e
    9144:	ldrbtmi	r6, [r8], #-2077	; 0xfffff7e3
    9148:	vqshl.s8	q10, q13, q0
    914c:			; <UNDEFINED> instruction: 0xf7fe334b
    9150:	blmi	1ff9070 <log_oom_internal@plt+0x1ff5f04>
    9154:	eorscc	pc, r3, #64, 4
    9158:	ldrbtmi	r4, [fp], #-2430	; 0xfffff682
    915c:			; <UNDEFINED> instruction: 0xf5034479
    9160:			; <UNDEFINED> instruction: 0x310373bc
    9164:	stmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9168:	str	r4, [r6], r7, lsl #12
    916c:	strdeq	r4, [r1], -r8
    9170:	andeq	r4, r1, lr, asr #15
    9174:	andeq	r0, r0, r0, lsr #6
    9178:	andeq	r4, r1, lr, lsr #15
    917c:	muleq	r1, lr, r7
    9180:	andeq	r4, r1, lr, lsl #15
    9184:	andeq	r4, r1, r8, ror r7
    9188:	andeq	r4, r1, ip, asr #14
    918c:	andeq	r1, r0, r6, lsr #7
    9190:	andeq	r1, r0, ip, lsr #7
    9194:	ldrdeq	r3, [r0], -r2
    9198:	andeq	r0, r0, r8, lsl #24
    919c:	andeq	r2, r0, r2, lsl #20
    91a0:	andeq	r4, r1, r0, lsl r7
    91a4:	andeq	r3, r0, r4, lsl #17
    91a8:			; <UNDEFINED> instruction: 0x00000bba
    91ac:	andeq	r1, r0, ip, asr r3
    91b0:	andeq	r3, r0, r0, ror #16
    91b4:	muleq	r0, r6, fp
    91b8:	andeq	r1, r0, r4, asr #6
    91bc:	andeq	r4, r1, r0, lsr #13
    91c0:	andeq	r0, r0, r0, ror ip
    91c4:	andeq	r0, r0, ip, asr ip
    91c8:	andeq	r0, r0, r0, ror #24
    91cc:	andeq	r0, r0, sl, lsl #22
    91d0:	ldrdeq	r3, [r0], -r0
    91d4:	andeq	r2, r0, r2, ror #14
    91d8:	andeq	r4, r1, sl, lsl #12
    91dc:	andeq	r2, r0, r8, asr #12
    91e0:	andeq	r3, r0, r2, lsl #15
    91e4:			; <UNDEFINED> instruction: 0x00000ab8
    91e8:	andeq	r4, r1, lr, asr #11
    91ec:	andeq	r4, r1, r4, lsl #11
    91f0:	andeq	r4, r1, r2, ror r5
    91f4:	andeq	r0, r0, r8, asr #20
    91f8:	andeq	r3, r0, r4, ror #13
    91fc:	andeq	r0, r0, sl, lsl sl
    9200:	andeq	r3, r0, r0, lsr #4
    9204:	strdeq	r4, [r1], -sl
    9208:	andeq	r2, r0, lr, lsr #6
    920c:	andeq	r3, r0, lr, ror r6
    9210:			; <UNDEFINED> instruction: 0x000009b4
    9214:	andeq	r2, r0, r2, lsl #15
    9218:	andeq	r1, r0, r4, asr #1
    921c:	andeq	r4, r1, r2, asr #8
    9220:	andeq	r1, r0, r4, asr #1
    9224:	andeq	r4, r1, r4, lsr r4
    9228:	andeq	r3, r0, lr, lsl #11
    922c:	andeq	r0, r0, r2, asr #17
    9230:	andeq	r3, r0, r2, asr r5
    9234:	andeq	r0, r0, r8, lsl #17
    9238:	andeq	r0, r0, r8, ror #31
    923c:	andeq	r3, r0, r6, lsr #10
    9240:	andeq	r0, r0, ip, asr r8
    9244:	andeq	r4, r1, lr, lsr #6
    9248:	andeq	r0, r0, sl, asr r9
    924c:	andeq	r4, r1, ip, lsl r3
    9250:	muleq	r0, r2, r4
    9254:	andeq	r2, r0, r0, ror r2
    9258:			; <UNDEFINED> instruction: 0x000007b4
    925c:	andeq	r2, r0, ip, ror #4
    9260:	andeq	r0, r0, r8, lsl #15
    9264:	andeq	r3, r0, r6, asr #8
    9268:	andeq	r2, r0, lr, asr r2
    926c:	strdeq	r3, [r0], -r4
    9270:	andeq	r0, r0, sl, lsr #14
    9274:	andeq	r0, r0, lr, ror lr
    9278:	andeq	r2, r0, r0, lsl #7
    927c:	andeq	r3, r0, sl, lsr #7
    9280:	andeq	r0, r0, r0, ror #13
    9284:	andeq	r2, r0, ip, asr #7
    9288:	andeq	r3, r0, r2, lsl #7
    928c:			; <UNDEFINED> instruction: 0x000006b8
    9290:	andeq	r3, r0, lr, ror #6
    9294:	andeq	r0, r0, r4, lsr #13
    9298:	andeq	r2, r0, r2, asr r0
    929c:	andeq	r3, r0, lr, lsl r3
    92a0:	andeq	r0, r0, r4, asr r6
    92a4:	andeq	r1, r0, lr, lsl #31
    92a8:	strdeq	r3, [r0], -ip
    92ac:	andeq	r0, r0, lr, lsr #12
    92b0:	andeq	r0, r0, ip, lsr r3
    92b4:	andeq	r2, r0, lr, ror #1
    92b8:	andeq	r3, r0, r6, lsl #5
    92bc:			; <UNDEFINED> instruction: 0x000005bc
    92c0:	andeq	r2, r0, r6, asr #1
    92c4:	andeq	r3, r0, lr, asr r2
    92c8:	muleq	r0, r4, r5
    92cc:	andeq	r3, r0, lr, lsr #4
    92d0:	andeq	r0, r0, r4, ror #10
    92d4:	andeq	r1, r0, r2, asr #29
    92d8:	strdeq	r3, [r0], -r8
    92dc:	andeq	r0, r0, r6, lsr #10
    92e0:	andeq	r2, r0, r0, asr #5
    92e4:	andeq	r3, r0, lr, asr #3
    92e8:	andeq	r0, r0, r4, lsl #10
    92ec:	andeq	r2, r0, r6, ror r2
    92f0:	ldrdeq	r0, [r0], -r8
    92f4:	muleq	r0, ip, r1
    92f8:	strdeq	r2, [r0], -ip
    92fc:	andeq	r3, r0, lr, ror #2
    9300:	andeq	r0, r0, r4, lsr #9
    9304:	andeq	r1, r0, sl, lsr #29
    9308:	andeq	r3, r0, r2, asr r1
    930c:	andeq	r0, r0, r8, lsl #9
    9310:	ldrdeq	r1, [r0], -r6
    9314:	andeq	r3, r0, lr, lsr #2
    9318:	andeq	r0, r0, r8, asr r4
    931c:	andeq	r1, r0, r0, asr #30
    9320:	andeq	r3, r0, r2, lsl #2
    9324:	andeq	r0, r0, r6, lsr r4
    9328:	andeq	r0, r0, r6, lsr #8
    932c:	andeq	r3, r0, ip, ror #1
    9330:	ldrdeq	r1, [r0], -sl
    9334:	muleq	r0, r4, fp
    9338:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    933c:	strheq	r3, [r0], -r4
    9340:	andeq	r1, r0, ip, lsr #31
    9344:	andeq	r1, r0, sl, asr #28
    9348:	andeq	r3, r0, lr, ror r0
    934c:			; <UNDEFINED> instruction: 0x000003b4
    9350:	andeq	r3, r0, sl, rrx
    9354:	andeq	r0, r0, r0, lsr #7
    9358:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    935c:	svclt	0x00082900
    9360:	svclt	0x001c2800
    9364:	mvnscc	pc, pc, asr #32
    9368:	rscscc	pc, pc, pc, asr #32
    936c:	stmdalt	ip, {ip, sp, lr, pc}
    9370:	stfeqd	f7, [r8], {173}	; 0xad
    9374:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    9378:			; <UNDEFINED> instruction: 0xf80cf000
    937c:	ldrd	pc, [r4], -sp
    9380:	movwcs	lr, #10717	; 0x29dd
    9384:	ldrbmi	fp, [r0, -r4]!
    9388:			; <UNDEFINED> instruction: 0xf04fb502
    938c:			; <UNDEFINED> instruction: 0xf7f90008
    9390:	stclt	13, cr14, [r2, #-152]	; 0xffffff68
    9394:	svclt	0x00084299
    9398:	push	{r4, r7, r9, lr}
    939c:			; <UNDEFINED> instruction: 0x46044ff0
    93a0:	andcs	fp, r0, r8, lsr pc
    93a4:			; <UNDEFINED> instruction: 0xf8dd460d
    93a8:	svclt	0x0038c024
    93ac:	cmnle	fp, #1048576	; 0x100000
    93b0:			; <UNDEFINED> instruction: 0x46994690
    93b4:			; <UNDEFINED> instruction: 0xf283fab3
    93b8:	rsbsle	r2, r0, r0, lsl #22
    93bc:			; <UNDEFINED> instruction: 0xf385fab5
    93c0:	rsble	r2, r8, r0, lsl #26
    93c4:			; <UNDEFINED> instruction: 0xf1a21ad2
    93c8:	blx	24cc50 <log_oom_internal@plt+0x249ae4>
    93cc:	blx	247fdc <log_oom_internal@plt+0x244e70>
    93d0:			; <UNDEFINED> instruction: 0xf1c2f30e
    93d4:	b	12cb05c <log_oom_internal@plt+0x12c7ef0>
    93d8:	blx	a0bfec <log_oom_internal@plt+0xa08e80>
    93dc:	b	1306000 <log_oom_internal@plt+0x1302e94>
    93e0:	blx	20bff4 <log_oom_internal@plt+0x208e88>
    93e4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    93e8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    93ec:	andcs	fp, r0, ip, lsr pc
    93f0:	movwle	r4, #42497	; 0xa601
    93f4:	bl	fed11400 <log_oom_internal@plt+0xfed0e294>
    93f8:	blx	a428 <log_oom_internal@plt+0x72bc>
    93fc:	blx	84583c <log_oom_internal@plt+0x8426d0>
    9400:	bl	1986024 <log_oom_internal@plt+0x1982eb8>
    9404:	tstmi	r9, #46137344	; 0x2c00000
    9408:	bcs	19650 <log_oom_internal@plt+0x164e4>
    940c:	b	13fd504 <log_oom_internal@plt+0x13fa398>
    9410:	b	13cb580 <log_oom_internal@plt+0x13c8414>
    9414:	b	120b988 <log_oom_internal@plt+0x120881c>
    9418:	ldrmi	r7, [r6], -fp, asr #17
    941c:	bl	fed41450 <log_oom_internal@plt+0xfed3e2e4>
    9420:	bl	194a048 <log_oom_internal@plt+0x1946edc>
    9424:	ldmne	fp, {r0, r3, r9, fp}^
    9428:	beq	2c4158 <log_oom_internal@plt+0x2c0fec>
    942c:			; <UNDEFINED> instruction: 0xf14a1c5c
    9430:	cfsh32cc	mvfx0, mvfx1, #0
    9434:	strbmi	sp, [sp, #-7]
    9438:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    943c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    9440:	adfccsz	f4, f1, #5.0
    9444:	blx	17dc28 <log_oom_internal@plt+0x17aabc>
    9448:	blx	94706c <log_oom_internal@plt+0x943f00>
    944c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    9450:	vseleq.f32	s30, s28, s11
    9454:	blx	94f85c <log_oom_internal@plt+0x94c6f0>
    9458:	b	1107468 <log_oom_internal@plt+0x11042fc>
    945c:			; <UNDEFINED> instruction: 0xf1a2040e
    9460:			; <UNDEFINED> instruction: 0xf1c20720
    9464:	blx	20acec <log_oom_internal@plt+0x207b80>
    9468:	blx	146078 <log_oom_internal@plt+0x142f0c>
    946c:	blx	147090 <log_oom_internal@plt+0x143f24>
    9470:	b	1105c80 <log_oom_internal@plt+0x1102b14>
    9474:	blx	90a098 <log_oom_internal@plt+0x906f2c>
    9478:	bl	1186c98 <log_oom_internal@plt+0x1183b2c>
    947c:	teqmi	r3, #1073741824	; 0x40000000
    9480:	strbmi	r1, [r5], -r0, lsl #21
    9484:	tsteq	r3, r1, ror #22
    9488:	svceq	0x0000f1bc
    948c:	stmib	ip, {r0, ip, lr, pc}^
    9490:	pop	{r8, sl, lr}
    9494:	blx	fed2d45c <log_oom_internal@plt+0xfed2a2f0>
    9498:	msrcc	CPSR_, #132, 6	; 0x10000002
    949c:	blx	fee432ec <log_oom_internal@plt+0xfee40180>
    94a0:	blx	fed85ec8 <log_oom_internal@plt+0xfed82d5c>
    94a4:	eorcc	pc, r0, #335544322	; 0x14000002
    94a8:	orrle	r2, fp, r0, lsl #26
    94ac:	svclt	0x0000e7f3
    94b0:	mvnsmi	lr, #737280	; 0xb4000
    94b4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    94b8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    94bc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    94c0:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94c4:	blne	1d9a6c0 <log_oom_internal@plt+0x1d97554>
    94c8:	strhle	r1, [sl], -r6
    94cc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    94d0:	svccc	0x0004f855
    94d4:	strbmi	r3, [sl], -r1, lsl #8
    94d8:	ldrtmi	r4, [r8], -r1, asr #12
    94dc:	adcmi	r4, r6, #152, 14	; 0x2600000
    94e0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    94e4:	svclt	0x000083f8
    94e8:	andeq	r3, r1, sl, asr #5
    94ec:	andeq	r3, r1, r0, asr #5
    94f0:	svclt	0x00004770

Disassembly of section .fini:

000094f4 <.fini>:
    94f4:	push	{r3, lr}
    94f8:	pop	{r3, pc}
