Model {
  Name			  "sampleModel875"
  System {
    Name		    "sampleModel875"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "15"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Bias
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Bias		      "[954685021.086930]"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [2, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      IconShape		      "rectangular"
      Inputs		      "+-"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [2]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [2, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "14"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk4"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk5"
	  SID			  "12"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Math
	  Name			  "cfblk6"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Operator		  "mod"
	  SignedPower		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [40, 0; 0, -15]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 170, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    Points		    [85, 0; 0, -35; 315, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    9
	    Points		    [85, 0; 0, 35; 315, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [40, 0; 0, 15]
	    DstBlock		    "cfblk4"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk8"
      SID		      "15"
      Ports		      [1, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			31
	Points			[0, 35; 165, 0]
	Branch {
	  ZOrder		  11
	  Points		  [320, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Branch {
	  ZOrder		  13
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
      }
      Branch {
	ZOrder			1
	Points			[10, 0; 0, -35; 475, 0]
	DstBlock		"cfblk7"
	DstPort			1
      }
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			28
	Points			[0, 35; -400, 0]
	Branch {
	  ZOrder		  2
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  9
	  Points		  [-160, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
      }
      Branch {
	ZOrder			6
	Points			[0, -35; -560, 0]
	DstBlock		"cfblk4"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	ZOrder			8
	Points			[0, -15]
	DstBlock		"cfblk3"
	DstPort			1
      }
      Branch {
	ZOrder			12
	Points			[0, 15]
	DstBlock		"cfblk3"
	DstPort			2
      }
      Branch {
	ZOrder			16
	Points			[35, 0; 0, -35; 805, 0]
	DstBlock		"cfblk8"
	DstPort			1
      }
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			4
	DstBlock		"cfblk2"
	DstPort			1
      }
      Branch {
	ZOrder			15
	Points			[0, -35; 645, 0]
	DstBlock		"cfblk6"
	DstPort			1
      }
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -45; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
