

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 22 14:45:15 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1181
LUT:           4085
FF:            2070
DSP:              7
BRAM:             0
SRL:             64
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.082
CP achieved post-implementation:    8.549
Timing met
