
APP_27_SPI-testing.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005ce  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000005ce  00000642  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00000750  00000000  00000000  0000065c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000061c  00000000  00000000  00000dac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ee ec       	ldi	r30, 0xCE	; 206
  68:	f5 e0       	ldi	r31, 0x05	; 5
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a8 37       	cpi	r26, 0x78	; 120
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
  76:	0e 94 41 00 	call	0x82	; 0x82 <main>
  7a:	0c 94 e5 02 	jmp	0x5ca	; 0x5ca <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <main>:

// Global variables and structs section


// Main app section
int main(void){
  82:	df 93       	push	r29
  84:	cf 93       	push	r28
  86:	cd b7       	in	r28, 0x3d	; 61
  88:	de b7       	in	r29, 0x3e	; 62
	// Setup section
	DIO_void_set_pin_dir(PORTB, B7, OUTPUT);
  8a:	81 e0       	ldi	r24, 0x01	; 1
  8c:	67 e0       	ldi	r22, 0x07	; 7
  8e:	4f ef       	ldi	r20, 0xFF	; 255
  90:	0e 94 a5 00 	call	0x14a	; 0x14a <DIO_void_set_pin_dir>
	DIO_void_set_pin_dir(PORTB, B5, OUTPUT);
  94:	81 e0       	ldi	r24, 0x01	; 1
  96:	65 e0       	ldi	r22, 0x05	; 5
  98:	4f ef       	ldi	r20, 0xFF	; 255
  9a:	0e 94 a5 00 	call	0x14a	; 0x14a <DIO_void_set_pin_dir>
	DIO_void_set_pin_dir(PORTB, B4, OUTPUT);
  9e:	81 e0       	ldi	r24, 0x01	; 1
  a0:	64 e0       	ldi	r22, 0x04	; 4
  a2:	4f ef       	ldi	r20, 0xFF	; 255
  a4:	0e 94 a5 00 	call	0x14a	; 0x14a <DIO_void_set_pin_dir>
	DIO_void_set_pin_dir(PORTB, B6, INPUT);
  a8:	81 e0       	ldi	r24, 0x01	; 1
  aa:	66 e0       	ldi	r22, 0x06	; 6
  ac:	40 e0       	ldi	r20, 0x00	; 0
  ae:	0e 94 a5 00 	call	0x14a	; 0x14a <DIO_void_set_pin_dir>

	SPI_SPCR= 0b11011001;
  b2:	ed e2       	ldi	r30, 0x2D	; 45
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	89 ed       	ldi	r24, 0xD9	; 217
  b8:	80 83       	st	Z, r24
	SPI_SPSR|= 0b00000001;
  ba:	ae e2       	ldi	r26, 0x2E	; 46
  bc:	b0 e0       	ldi	r27, 0x00	; 0
  be:	ee e2       	ldi	r30, 0x2E	; 46
  c0:	f0 e0       	ldi	r31, 0x00	; 0
  c2:	80 81       	ld	r24, Z
  c4:	81 60       	ori	r24, 0x01	; 1
  c6:	8c 93       	st	X, r24
	SPI_SPDR= 1;
  c8:	ef e2       	ldi	r30, 0x2F	; 47
  ca:	f0 e0       	ldi	r31, 0x00	; 0
  cc:	81 e0       	ldi	r24, 0x01	; 1
  ce:	80 83       	st	Z, r24
  d0:	ff cf       	rjmp	.-2      	; 0xd0 <main+0x4e>

000000d2 <DIO_void_set_port_dir>:


/* Implementing of the driver functions */
/* Set direction of PORTx functions */
void DIO_void_set_port_dir(u8 copy_u8_port_id, u8 port_dir_copy)
{
  d2:	df 93       	push	r29
  d4:	cf 93       	push	r28
  d6:	00 d0       	rcall	.+0      	; 0xd8 <DIO_void_set_port_dir+0x6>
  d8:	cd b7       	in	r28, 0x3d	; 61
  da:	de b7       	in	r29, 0x3e	; 62
  dc:	89 83       	std	Y+1, r24	; 0x01
  de:	6a 83       	std	Y+2, r22	; 0x02
	 *						1: for output pin
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	PORT Direction Register DDRx
	 */
	*(DIO_DDRx_REF[copy_u8_port_id]) = port_dir_copy;
  e0:	89 81       	ldd	r24, Y+1	; 0x01
  e2:	88 2f       	mov	r24, r24
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	88 0f       	add	r24, r24
  e8:	99 1f       	adc	r25, r25
  ea:	fc 01       	movw	r30, r24
  ec:	e8 59       	subi	r30, 0x98	; 152
  ee:	ff 4f       	sbci	r31, 0xFF	; 255
  f0:	01 90       	ld	r0, Z+
  f2:	f0 81       	ld	r31, Z
  f4:	e0 2d       	mov	r30, r0
  f6:	8a 81       	ldd	r24, Y+2	; 0x02
  f8:	80 83       	st	Z, r24
}
  fa:	0f 90       	pop	r0
  fc:	0f 90       	pop	r0
  fe:	cf 91       	pop	r28
 100:	df 91       	pop	r29
 102:	08 95       	ret

00000104 <DIO_void_set_port_in_pullUp>:


void DIO_void_set_port_in_pullUp(u8 copy_u8_port_id)
{
 104:	df 93       	push	r29
 106:	cf 93       	push	r28
 108:	0f 92       	push	r0
 10a:	cd b7       	in	r28, 0x3d	; 61
 10c:	de b7       	in	r29, 0x3e	; 62
 10e:	89 83       	std	Y+1, r24	; 0x01
	 *												  	 (3, PORTD)
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	PORT Direction Register DDRx
	 */
	*(DIO_DDRx_REF[copy_u8_port_id]) = INPUT;
 110:	89 81       	ldd	r24, Y+1	; 0x01
 112:	88 2f       	mov	r24, r24
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	88 0f       	add	r24, r24
 118:	99 1f       	adc	r25, r25
 11a:	fc 01       	movw	r30, r24
 11c:	e8 59       	subi	r30, 0x98	; 152
 11e:	ff 4f       	sbci	r31, 0xFF	; 255
 120:	01 90       	ld	r0, Z+
 122:	f0 81       	ld	r31, Z
 124:	e0 2d       	mov	r30, r0
 126:	10 82       	st	Z, r1
	*(DIO_PORTx_REF[copy_u8_port_id]) = PORT_MAX;
 128:	89 81       	ldd	r24, Y+1	; 0x01
 12a:	88 2f       	mov	r24, r24
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	88 0f       	add	r24, r24
 130:	99 1f       	adc	r25, r25
 132:	fc 01       	movw	r30, r24
 134:	e0 59       	subi	r30, 0x90	; 144
 136:	ff 4f       	sbci	r31, 0xFF	; 255
 138:	01 90       	ld	r0, Z+
 13a:	f0 81       	ld	r31, Z
 13c:	e0 2d       	mov	r30, r0
 13e:	8f ef       	ldi	r24, 0xFF	; 255
 140:	80 83       	st	Z, r24
}
 142:	0f 90       	pop	r0
 144:	cf 91       	pop	r28
 146:	df 91       	pop	r29
 148:	08 95       	ret

0000014a <DIO_void_set_pin_dir>:


/* Set direction of PINx functions */
void DIO_void_set_pin_dir(u8 copy_u8_port_id, u8 copy_u8_pin_num, u8 pin_dir_copy)
{
 14a:	df 93       	push	r29
 14c:	cf 93       	push	r28
 14e:	00 d0       	rcall	.+0      	; 0x150 <DIO_void_set_pin_dir+0x6>
 150:	0f 92       	push	r0
 152:	cd b7       	in	r28, 0x3d	; 61
 154:	de b7       	in	r29, 0x3e	; 62
 156:	89 83       	std	Y+1, r24	; 0x01
 158:	6a 83       	std	Y+2, r22	; 0x02
 15a:	4b 83       	std	Y+3, r20	; 0x03
	 *				   1: for output pin
	 *
	 * Function does not return any output, yet it affects the 
	 * pin in the PORT Direction Register DDRx
	 */	
	agn_bit(*(DIO_DDRx_REF[copy_u8_port_id]), copy_u8_pin_num, pin_dir_copy);
 15c:	8b 81       	ldd	r24, Y+3	; 0x03
 15e:	88 23       	and	r24, r24
 160:	29 f1       	breq	.+74     	; 0x1ac <DIO_void_set_pin_dir+0x62>
 162:	89 81       	ldd	r24, Y+1	; 0x01
 164:	88 2f       	mov	r24, r24
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	88 0f       	add	r24, r24
 16a:	99 1f       	adc	r25, r25
 16c:	fc 01       	movw	r30, r24
 16e:	e8 59       	subi	r30, 0x98	; 152
 170:	ff 4f       	sbci	r31, 0xFF	; 255
 172:	a0 81       	ld	r26, Z
 174:	b1 81       	ldd	r27, Z+1	; 0x01
 176:	89 81       	ldd	r24, Y+1	; 0x01
 178:	88 2f       	mov	r24, r24
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	88 0f       	add	r24, r24
 17e:	99 1f       	adc	r25, r25
 180:	fc 01       	movw	r30, r24
 182:	e8 59       	subi	r30, 0x98	; 152
 184:	ff 4f       	sbci	r31, 0xFF	; 255
 186:	01 90       	ld	r0, Z+
 188:	f0 81       	ld	r31, Z
 18a:	e0 2d       	mov	r30, r0
 18c:	80 81       	ld	r24, Z
 18e:	48 2f       	mov	r20, r24
 190:	8a 81       	ldd	r24, Y+2	; 0x02
 192:	28 2f       	mov	r18, r24
 194:	30 e0       	ldi	r19, 0x00	; 0
 196:	81 e0       	ldi	r24, 0x01	; 1
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	02 2e       	mov	r0, r18
 19c:	02 c0       	rjmp	.+4      	; 0x1a2 <DIO_void_set_pin_dir+0x58>
 19e:	88 0f       	add	r24, r24
 1a0:	99 1f       	adc	r25, r25
 1a2:	0a 94       	dec	r0
 1a4:	e2 f7       	brpl	.-8      	; 0x19e <DIO_void_set_pin_dir+0x54>
 1a6:	84 2b       	or	r24, r20
 1a8:	8c 93       	st	X, r24
 1aa:	25 c0       	rjmp	.+74     	; 0x1f6 <DIO_void_set_pin_dir+0xac>
 1ac:	89 81       	ldd	r24, Y+1	; 0x01
 1ae:	88 2f       	mov	r24, r24
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	88 0f       	add	r24, r24
 1b4:	99 1f       	adc	r25, r25
 1b6:	fc 01       	movw	r30, r24
 1b8:	e8 59       	subi	r30, 0x98	; 152
 1ba:	ff 4f       	sbci	r31, 0xFF	; 255
 1bc:	a0 81       	ld	r26, Z
 1be:	b1 81       	ldd	r27, Z+1	; 0x01
 1c0:	89 81       	ldd	r24, Y+1	; 0x01
 1c2:	88 2f       	mov	r24, r24
 1c4:	90 e0       	ldi	r25, 0x00	; 0
 1c6:	88 0f       	add	r24, r24
 1c8:	99 1f       	adc	r25, r25
 1ca:	fc 01       	movw	r30, r24
 1cc:	e8 59       	subi	r30, 0x98	; 152
 1ce:	ff 4f       	sbci	r31, 0xFF	; 255
 1d0:	01 90       	ld	r0, Z+
 1d2:	f0 81       	ld	r31, Z
 1d4:	e0 2d       	mov	r30, r0
 1d6:	80 81       	ld	r24, Z
 1d8:	48 2f       	mov	r20, r24
 1da:	8a 81       	ldd	r24, Y+2	; 0x02
 1dc:	28 2f       	mov	r18, r24
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	81 e0       	ldi	r24, 0x01	; 1
 1e2:	90 e0       	ldi	r25, 0x00	; 0
 1e4:	02 2e       	mov	r0, r18
 1e6:	02 c0       	rjmp	.+4      	; 0x1ec <DIO_void_set_pin_dir+0xa2>
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	0a 94       	dec	r0
 1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <DIO_void_set_pin_dir+0x9e>
 1f0:	80 95       	com	r24
 1f2:	84 23       	and	r24, r20
 1f4:	8c 93       	st	X, r24
}
 1f6:	0f 90       	pop	r0
 1f8:	0f 90       	pop	r0
 1fa:	0f 90       	pop	r0
 1fc:	cf 91       	pop	r28
 1fe:	df 91       	pop	r29
 200:	08 95       	ret

00000202 <DIO_void_set_pin_in_pullUP>:


void DIO_void_set_pin_in_pullUP(u8 copy_u8_port_id, u8 copy_u8_pin_num)
{
 202:	df 93       	push	r29
 204:	cf 93       	push	r28
 206:	00 d0       	rcall	.+0      	; 0x208 <DIO_void_set_pin_in_pullUP+0x6>
 208:	cd b7       	in	r28, 0x3d	; 61
 20a:	de b7       	in	r29, 0x3e	; 62
 20c:	89 83       	std	Y+1, r24	; 0x01
 20e:	6a 83       	std	Y+2, r22	; 0x02
	 *												  	 (3, PORTD)
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	pin in the PORT Direction Register DDRx					  
	 */
	clr_bit(*(DIO_DDRx_REF[copy_u8_port_id]), copy_u8_pin_num);
 210:	89 81       	ldd	r24, Y+1	; 0x01
 212:	88 2f       	mov	r24, r24
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	88 0f       	add	r24, r24
 218:	99 1f       	adc	r25, r25
 21a:	fc 01       	movw	r30, r24
 21c:	e8 59       	subi	r30, 0x98	; 152
 21e:	ff 4f       	sbci	r31, 0xFF	; 255
 220:	a0 81       	ld	r26, Z
 222:	b1 81       	ldd	r27, Z+1	; 0x01
 224:	89 81       	ldd	r24, Y+1	; 0x01
 226:	88 2f       	mov	r24, r24
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	88 0f       	add	r24, r24
 22c:	99 1f       	adc	r25, r25
 22e:	fc 01       	movw	r30, r24
 230:	e8 59       	subi	r30, 0x98	; 152
 232:	ff 4f       	sbci	r31, 0xFF	; 255
 234:	01 90       	ld	r0, Z+
 236:	f0 81       	ld	r31, Z
 238:	e0 2d       	mov	r30, r0
 23a:	80 81       	ld	r24, Z
 23c:	48 2f       	mov	r20, r24
 23e:	8a 81       	ldd	r24, Y+2	; 0x02
 240:	28 2f       	mov	r18, r24
 242:	30 e0       	ldi	r19, 0x00	; 0
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	02 c0       	rjmp	.+4      	; 0x24e <DIO_void_set_pin_in_pullUP+0x4c>
 24a:	88 0f       	add	r24, r24
 24c:	99 1f       	adc	r25, r25
 24e:	2a 95       	dec	r18
 250:	e2 f7       	brpl	.-8      	; 0x24a <DIO_void_set_pin_in_pullUP+0x48>
 252:	80 95       	com	r24
 254:	84 23       	and	r24, r20
 256:	8c 93       	st	X, r24
	set_bit(*(DIO_PORTx_REF[copy_u8_port_id]), copy_u8_pin_num);
 258:	89 81       	ldd	r24, Y+1	; 0x01
 25a:	88 2f       	mov	r24, r24
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	fc 01       	movw	r30, r24
 264:	e0 59       	subi	r30, 0x90	; 144
 266:	ff 4f       	sbci	r31, 0xFF	; 255
 268:	a0 81       	ld	r26, Z
 26a:	b1 81       	ldd	r27, Z+1	; 0x01
 26c:	89 81       	ldd	r24, Y+1	; 0x01
 26e:	88 2f       	mov	r24, r24
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	88 0f       	add	r24, r24
 274:	99 1f       	adc	r25, r25
 276:	fc 01       	movw	r30, r24
 278:	e0 59       	subi	r30, 0x90	; 144
 27a:	ff 4f       	sbci	r31, 0xFF	; 255
 27c:	01 90       	ld	r0, Z+
 27e:	f0 81       	ld	r31, Z
 280:	e0 2d       	mov	r30, r0
 282:	80 81       	ld	r24, Z
 284:	48 2f       	mov	r20, r24
 286:	8a 81       	ldd	r24, Y+2	; 0x02
 288:	28 2f       	mov	r18, r24
 28a:	30 e0       	ldi	r19, 0x00	; 0
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	02 2e       	mov	r0, r18
 292:	02 c0       	rjmp	.+4      	; 0x298 <DIO_void_set_pin_in_pullUP+0x96>
 294:	88 0f       	add	r24, r24
 296:	99 1f       	adc	r25, r25
 298:	0a 94       	dec	r0
 29a:	e2 f7       	brpl	.-8      	; 0x294 <DIO_void_set_pin_in_pullUP+0x92>
 29c:	84 2b       	or	r24, r20
 29e:	8c 93       	st	X, r24
}
 2a0:	0f 90       	pop	r0
 2a2:	0f 90       	pop	r0
 2a4:	cf 91       	pop	r28
 2a6:	df 91       	pop	r29
 2a8:	08 95       	ret

000002aa <DIO_void_set_port>:


/* Assign Value to output PORTx functions */
void DIO_void_set_port(u8 copy_u8_port_id)
{
 2aa:	df 93       	push	r29
 2ac:	cf 93       	push	r28
 2ae:	0f 92       	push	r0
 2b0:	cd b7       	in	r28, 0x3d	; 61
 2b2:	de b7       	in	r29, 0x3e	; 62
 2b4:	89 83       	std	Y+1, r24	; 0x01
	 *													 (3, PORTD)
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	PORT output Register PORTx							       
	 */
	*(DIO_PORTx_REF[copy_u8_port_id]) = PORT_MAX;
 2b6:	89 81       	ldd	r24, Y+1	; 0x01
 2b8:	88 2f       	mov	r24, r24
 2ba:	90 e0       	ldi	r25, 0x00	; 0
 2bc:	88 0f       	add	r24, r24
 2be:	99 1f       	adc	r25, r25
 2c0:	fc 01       	movw	r30, r24
 2c2:	e0 59       	subi	r30, 0x90	; 144
 2c4:	ff 4f       	sbci	r31, 0xFF	; 255
 2c6:	01 90       	ld	r0, Z+
 2c8:	f0 81       	ld	r31, Z
 2ca:	e0 2d       	mov	r30, r0
 2cc:	8f ef       	ldi	r24, 0xFF	; 255
 2ce:	80 83       	st	Z, r24
}
 2d0:	0f 90       	pop	r0
 2d2:	cf 91       	pop	r28
 2d4:	df 91       	pop	r29
 2d6:	08 95       	ret

000002d8 <DIO_void_clear_port>:


void DIO_void_clear_port(u8 copy_u8_port_id)
{
 2d8:	df 93       	push	r29
 2da:	cf 93       	push	r28
 2dc:	0f 92       	push	r0
 2de:	cd b7       	in	r28, 0x3d	; 61
 2e0:	de b7       	in	r29, 0x3e	; 62
 2e2:	89 83       	std	Y+1, r24	; 0x01
	 *													 (3, PORTD)
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	PORT output Register PORTx							       
	 */
	*(DIO_PORTx_REF[copy_u8_port_id]) = LOW;
 2e4:	89 81       	ldd	r24, Y+1	; 0x01
 2e6:	88 2f       	mov	r24, r24
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	88 0f       	add	r24, r24
 2ec:	99 1f       	adc	r25, r25
 2ee:	fc 01       	movw	r30, r24
 2f0:	e0 59       	subi	r30, 0x90	; 144
 2f2:	ff 4f       	sbci	r31, 0xFF	; 255
 2f4:	01 90       	ld	r0, Z+
 2f6:	f0 81       	ld	r31, Z
 2f8:	e0 2d       	mov	r30, r0
 2fa:	10 82       	st	Z, r1
}
 2fc:	0f 90       	pop	r0
 2fe:	cf 91       	pop	r28
 300:	df 91       	pop	r29
 302:	08 95       	ret

00000304 <DIO_void_toggle_port>:


void DIO_void_toggle_port(u8 copy_u8_port_id)
{
 304:	df 93       	push	r29
 306:	cf 93       	push	r28
 308:	0f 92       	push	r0
 30a:	cd b7       	in	r28, 0x3d	; 61
 30c:	de b7       	in	r29, 0x3e	; 62
 30e:	89 83       	std	Y+1, r24	; 0x01
	 *													 (3, PORTD)
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	PORT output Register PORTx							       
	 */
	*(DIO_PORTx_REF[copy_u8_port_id]) ^= PORT_MAX;
 310:	89 81       	ldd	r24, Y+1	; 0x01
 312:	88 2f       	mov	r24, r24
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	88 0f       	add	r24, r24
 318:	99 1f       	adc	r25, r25
 31a:	fc 01       	movw	r30, r24
 31c:	e0 59       	subi	r30, 0x90	; 144
 31e:	ff 4f       	sbci	r31, 0xFF	; 255
 320:	a0 81       	ld	r26, Z
 322:	b1 81       	ldd	r27, Z+1	; 0x01
 324:	89 81       	ldd	r24, Y+1	; 0x01
 326:	88 2f       	mov	r24, r24
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	88 0f       	add	r24, r24
 32c:	99 1f       	adc	r25, r25
 32e:	fc 01       	movw	r30, r24
 330:	e0 59       	subi	r30, 0x90	; 144
 332:	ff 4f       	sbci	r31, 0xFF	; 255
 334:	01 90       	ld	r0, Z+
 336:	f0 81       	ld	r31, Z
 338:	e0 2d       	mov	r30, r0
 33a:	80 81       	ld	r24, Z
 33c:	80 95       	com	r24
 33e:	8c 93       	st	X, r24
}
 340:	0f 90       	pop	r0
 342:	cf 91       	pop	r28
 344:	df 91       	pop	r29
 346:	08 95       	ret

00000348 <DIO_void_assign_port>:


void DIO_void_assign_port(u8 copy_u8_port_id, u8 port_val)
{
 348:	df 93       	push	r29
 34a:	cf 93       	push	r28
 34c:	00 d0       	rcall	.+0      	; 0x34e <DIO_void_assign_port+0x6>
 34e:	cd b7       	in	r28, 0x3d	; 61
 350:	de b7       	in	r29, 0x3e	; 62
 352:	89 83       	std	Y+1, r24	; 0x01
 354:	6a 83       	std	Y+2, r22	; 0x02
	 *												  	 (3, PORTD)
	 *	
	 *	Function does not return any output, yet it affects the 
	 *	PORT output Register PORTx							       
	 */
	*(DIO_PORTx_REF[copy_u8_port_id]) = port_val;
 356:	89 81       	ldd	r24, Y+1	; 0x01
 358:	88 2f       	mov	r24, r24
 35a:	90 e0       	ldi	r25, 0x00	; 0
 35c:	88 0f       	add	r24, r24
 35e:	99 1f       	adc	r25, r25
 360:	fc 01       	movw	r30, r24
 362:	e0 59       	subi	r30, 0x90	; 144
 364:	ff 4f       	sbci	r31, 0xFF	; 255
 366:	01 90       	ld	r0, Z+
 368:	f0 81       	ld	r31, Z
 36a:	e0 2d       	mov	r30, r0
 36c:	8a 81       	ldd	r24, Y+2	; 0x02
 36e:	80 83       	st	Z, r24
}
 370:	0f 90       	pop	r0
 372:	0f 90       	pop	r0
 374:	cf 91       	pop	r28
 376:	df 91       	pop	r29
 378:	08 95       	ret

0000037a <DIO_void_set_pin>:


/* Assign Value to output PINx functions */
void DIO_void_set_pin(u8 copy_u8_port_id, u8 copy_u8_pin_num)
{
 37a:	df 93       	push	r29
 37c:	cf 93       	push	r28
 37e:	00 d0       	rcall	.+0      	; 0x380 <DIO_void_set_pin+0x6>
 380:	cd b7       	in	r28, 0x3d	; 61
 382:	de b7       	in	r29, 0x3e	; 62
 384:	89 83       	std	Y+1, r24	; 0x01
 386:	6a 83       	std	Y+2, r22	; 0x02
	 *		copy_u8_pin_num>> pin number that needed to be set 0-7
	 *	
	 *	Function does not return any output, yet it affects 
	 *	given pin of the PORT output Register PORTx				   
	 */
	set_bit(*(DIO_PORTx_REF[copy_u8_port_id]), copy_u8_pin_num);
 388:	89 81       	ldd	r24, Y+1	; 0x01
 38a:	88 2f       	mov	r24, r24
 38c:	90 e0       	ldi	r25, 0x00	; 0
 38e:	88 0f       	add	r24, r24
 390:	99 1f       	adc	r25, r25
 392:	fc 01       	movw	r30, r24
 394:	e0 59       	subi	r30, 0x90	; 144
 396:	ff 4f       	sbci	r31, 0xFF	; 255
 398:	a0 81       	ld	r26, Z
 39a:	b1 81       	ldd	r27, Z+1	; 0x01
 39c:	89 81       	ldd	r24, Y+1	; 0x01
 39e:	88 2f       	mov	r24, r24
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	88 0f       	add	r24, r24
 3a4:	99 1f       	adc	r25, r25
 3a6:	fc 01       	movw	r30, r24
 3a8:	e0 59       	subi	r30, 0x90	; 144
 3aa:	ff 4f       	sbci	r31, 0xFF	; 255
 3ac:	01 90       	ld	r0, Z+
 3ae:	f0 81       	ld	r31, Z
 3b0:	e0 2d       	mov	r30, r0
 3b2:	80 81       	ld	r24, Z
 3b4:	48 2f       	mov	r20, r24
 3b6:	8a 81       	ldd	r24, Y+2	; 0x02
 3b8:	28 2f       	mov	r18, r24
 3ba:	30 e0       	ldi	r19, 0x00	; 0
 3bc:	81 e0       	ldi	r24, 0x01	; 1
 3be:	90 e0       	ldi	r25, 0x00	; 0
 3c0:	02 2e       	mov	r0, r18
 3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <DIO_void_set_pin+0x4e>
 3c4:	88 0f       	add	r24, r24
 3c6:	99 1f       	adc	r25, r25
 3c8:	0a 94       	dec	r0
 3ca:	e2 f7       	brpl	.-8      	; 0x3c4 <DIO_void_set_pin+0x4a>
 3cc:	84 2b       	or	r24, r20
 3ce:	8c 93       	st	X, r24
}
 3d0:	0f 90       	pop	r0
 3d2:	0f 90       	pop	r0
 3d4:	cf 91       	pop	r28
 3d6:	df 91       	pop	r29
 3d8:	08 95       	ret

000003da <DIO_void_clear_pin>:


void DIO_void_clear_pin(u8 copy_u8_port_id, u8 copy_u8_pin_num)
{
 3da:	df 93       	push	r29
 3dc:	cf 93       	push	r28
 3de:	00 d0       	rcall	.+0      	; 0x3e0 <DIO_void_clear_pin+0x6>
 3e0:	cd b7       	in	r28, 0x3d	; 61
 3e2:	de b7       	in	r29, 0x3e	; 62
 3e4:	89 83       	std	Y+1, r24	; 0x01
 3e6:	6a 83       	std	Y+2, r22	; 0x02
	 *		copy_u8_pin_num>> pin number that needed to be set 0-7
	 *	
	 *	Function does not return any output, yet it affects 
	 *	given pin of the PORT output Register PORTx				   
	 */
	clr_bit(*(DIO_PORTx_REF[copy_u8_port_id]), copy_u8_pin_num);
 3e8:	89 81       	ldd	r24, Y+1	; 0x01
 3ea:	88 2f       	mov	r24, r24
 3ec:	90 e0       	ldi	r25, 0x00	; 0
 3ee:	88 0f       	add	r24, r24
 3f0:	99 1f       	adc	r25, r25
 3f2:	fc 01       	movw	r30, r24
 3f4:	e0 59       	subi	r30, 0x90	; 144
 3f6:	ff 4f       	sbci	r31, 0xFF	; 255
 3f8:	a0 81       	ld	r26, Z
 3fa:	b1 81       	ldd	r27, Z+1	; 0x01
 3fc:	89 81       	ldd	r24, Y+1	; 0x01
 3fe:	88 2f       	mov	r24, r24
 400:	90 e0       	ldi	r25, 0x00	; 0
 402:	88 0f       	add	r24, r24
 404:	99 1f       	adc	r25, r25
 406:	fc 01       	movw	r30, r24
 408:	e0 59       	subi	r30, 0x90	; 144
 40a:	ff 4f       	sbci	r31, 0xFF	; 255
 40c:	01 90       	ld	r0, Z+
 40e:	f0 81       	ld	r31, Z
 410:	e0 2d       	mov	r30, r0
 412:	80 81       	ld	r24, Z
 414:	48 2f       	mov	r20, r24
 416:	8a 81       	ldd	r24, Y+2	; 0x02
 418:	28 2f       	mov	r18, r24
 41a:	30 e0       	ldi	r19, 0x00	; 0
 41c:	81 e0       	ldi	r24, 0x01	; 1
 41e:	90 e0       	ldi	r25, 0x00	; 0
 420:	02 2e       	mov	r0, r18
 422:	02 c0       	rjmp	.+4      	; 0x428 <DIO_void_clear_pin+0x4e>
 424:	88 0f       	add	r24, r24
 426:	99 1f       	adc	r25, r25
 428:	0a 94       	dec	r0
 42a:	e2 f7       	brpl	.-8      	; 0x424 <DIO_void_clear_pin+0x4a>
 42c:	80 95       	com	r24
 42e:	84 23       	and	r24, r20
 430:	8c 93       	st	X, r24
}
 432:	0f 90       	pop	r0
 434:	0f 90       	pop	r0
 436:	cf 91       	pop	r28
 438:	df 91       	pop	r29
 43a:	08 95       	ret

0000043c <DIO_void_toggle_pin>:


void DIO_void_toggle_pin(u8 copy_u8_port_id, u8 copy_u8_pin_num)
{
 43c:	df 93       	push	r29
 43e:	cf 93       	push	r28
 440:	00 d0       	rcall	.+0      	; 0x442 <DIO_void_toggle_pin+0x6>
 442:	cd b7       	in	r28, 0x3d	; 61
 444:	de b7       	in	r29, 0x3e	; 62
 446:	89 83       	std	Y+1, r24	; 0x01
 448:	6a 83       	std	Y+2, r22	; 0x02
	 *		copy_u8_pin_num>> pin number that needed to be set 0-7
	 *	
	 *	Function does not return any output, yet it affects 
	 *	given pin of the PORT output Register PORTx				   
	 */
	tgl_bit(*(DIO_PORTx_REF[copy_u8_port_id]), copy_u8_pin_num);
 44a:	89 81       	ldd	r24, Y+1	; 0x01
 44c:	88 2f       	mov	r24, r24
 44e:	90 e0       	ldi	r25, 0x00	; 0
 450:	88 0f       	add	r24, r24
 452:	99 1f       	adc	r25, r25
 454:	fc 01       	movw	r30, r24
 456:	e0 59       	subi	r30, 0x90	; 144
 458:	ff 4f       	sbci	r31, 0xFF	; 255
 45a:	a0 81       	ld	r26, Z
 45c:	b1 81       	ldd	r27, Z+1	; 0x01
 45e:	89 81       	ldd	r24, Y+1	; 0x01
 460:	88 2f       	mov	r24, r24
 462:	90 e0       	ldi	r25, 0x00	; 0
 464:	88 0f       	add	r24, r24
 466:	99 1f       	adc	r25, r25
 468:	fc 01       	movw	r30, r24
 46a:	e0 59       	subi	r30, 0x90	; 144
 46c:	ff 4f       	sbci	r31, 0xFF	; 255
 46e:	01 90       	ld	r0, Z+
 470:	f0 81       	ld	r31, Z
 472:	e0 2d       	mov	r30, r0
 474:	80 81       	ld	r24, Z
 476:	48 2f       	mov	r20, r24
 478:	8a 81       	ldd	r24, Y+2	; 0x02
 47a:	28 2f       	mov	r18, r24
 47c:	30 e0       	ldi	r19, 0x00	; 0
 47e:	81 e0       	ldi	r24, 0x01	; 1
 480:	90 e0       	ldi	r25, 0x00	; 0
 482:	02 2e       	mov	r0, r18
 484:	02 c0       	rjmp	.+4      	; 0x48a <DIO_void_toggle_pin+0x4e>
 486:	88 0f       	add	r24, r24
 488:	99 1f       	adc	r25, r25
 48a:	0a 94       	dec	r0
 48c:	e2 f7       	brpl	.-8      	; 0x486 <DIO_void_toggle_pin+0x4a>
 48e:	84 27       	eor	r24, r20
 490:	8c 93       	st	X, r24
}
 492:	0f 90       	pop	r0
 494:	0f 90       	pop	r0
 496:	cf 91       	pop	r28
 498:	df 91       	pop	r29
 49a:	08 95       	ret

0000049c <DIO_void_assign_pin>:


void DIO_void_assign_pin(u8 copy_u8_port_id, u8 copy_u8_pin_num, u8 pin_val)
{
 49c:	df 93       	push	r29
 49e:	cf 93       	push	r28
 4a0:	00 d0       	rcall	.+0      	; 0x4a2 <DIO_void_assign_pin+0x6>
 4a2:	0f 92       	push	r0
 4a4:	cd b7       	in	r28, 0x3d	; 61
 4a6:	de b7       	in	r29, 0x3e	; 62
 4a8:	89 83       	std	Y+1, r24	; 0x01
 4aa:	6a 83       	std	Y+2, r22	; 0x02
 4ac:	4b 83       	std	Y+3, r20	; 0x03
	 *		copy_u8_pin_num>> pin number that needed to be set 0-7
	 *	
	 *	Function does not return any output, yet it affects 
	 *	given pin of the PORT output Register PORTx				   
	 */
	agn_bit(*(DIO_PORTx_REF[copy_u8_port_id]), copy_u8_pin_num, pin_val);
 4ae:	8b 81       	ldd	r24, Y+3	; 0x03
 4b0:	88 23       	and	r24, r24
 4b2:	29 f1       	breq	.+74     	; 0x4fe <DIO_void_assign_pin+0x62>
 4b4:	89 81       	ldd	r24, Y+1	; 0x01
 4b6:	88 2f       	mov	r24, r24
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	88 0f       	add	r24, r24
 4bc:	99 1f       	adc	r25, r25
 4be:	fc 01       	movw	r30, r24
 4c0:	e0 59       	subi	r30, 0x90	; 144
 4c2:	ff 4f       	sbci	r31, 0xFF	; 255
 4c4:	a0 81       	ld	r26, Z
 4c6:	b1 81       	ldd	r27, Z+1	; 0x01
 4c8:	89 81       	ldd	r24, Y+1	; 0x01
 4ca:	88 2f       	mov	r24, r24
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	88 0f       	add	r24, r24
 4d0:	99 1f       	adc	r25, r25
 4d2:	fc 01       	movw	r30, r24
 4d4:	e0 59       	subi	r30, 0x90	; 144
 4d6:	ff 4f       	sbci	r31, 0xFF	; 255
 4d8:	01 90       	ld	r0, Z+
 4da:	f0 81       	ld	r31, Z
 4dc:	e0 2d       	mov	r30, r0
 4de:	80 81       	ld	r24, Z
 4e0:	48 2f       	mov	r20, r24
 4e2:	8a 81       	ldd	r24, Y+2	; 0x02
 4e4:	28 2f       	mov	r18, r24
 4e6:	30 e0       	ldi	r19, 0x00	; 0
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	90 e0       	ldi	r25, 0x00	; 0
 4ec:	02 2e       	mov	r0, r18
 4ee:	02 c0       	rjmp	.+4      	; 0x4f4 <DIO_void_assign_pin+0x58>
 4f0:	88 0f       	add	r24, r24
 4f2:	99 1f       	adc	r25, r25
 4f4:	0a 94       	dec	r0
 4f6:	e2 f7       	brpl	.-8      	; 0x4f0 <DIO_void_assign_pin+0x54>
 4f8:	84 2b       	or	r24, r20
 4fa:	8c 93       	st	X, r24
 4fc:	25 c0       	rjmp	.+74     	; 0x548 <DIO_void_assign_pin+0xac>
 4fe:	89 81       	ldd	r24, Y+1	; 0x01
 500:	88 2f       	mov	r24, r24
 502:	90 e0       	ldi	r25, 0x00	; 0
 504:	88 0f       	add	r24, r24
 506:	99 1f       	adc	r25, r25
 508:	fc 01       	movw	r30, r24
 50a:	e0 59       	subi	r30, 0x90	; 144
 50c:	ff 4f       	sbci	r31, 0xFF	; 255
 50e:	a0 81       	ld	r26, Z
 510:	b1 81       	ldd	r27, Z+1	; 0x01
 512:	89 81       	ldd	r24, Y+1	; 0x01
 514:	88 2f       	mov	r24, r24
 516:	90 e0       	ldi	r25, 0x00	; 0
 518:	88 0f       	add	r24, r24
 51a:	99 1f       	adc	r25, r25
 51c:	fc 01       	movw	r30, r24
 51e:	e0 59       	subi	r30, 0x90	; 144
 520:	ff 4f       	sbci	r31, 0xFF	; 255
 522:	01 90       	ld	r0, Z+
 524:	f0 81       	ld	r31, Z
 526:	e0 2d       	mov	r30, r0
 528:	80 81       	ld	r24, Z
 52a:	48 2f       	mov	r20, r24
 52c:	8a 81       	ldd	r24, Y+2	; 0x02
 52e:	28 2f       	mov	r18, r24
 530:	30 e0       	ldi	r19, 0x00	; 0
 532:	81 e0       	ldi	r24, 0x01	; 1
 534:	90 e0       	ldi	r25, 0x00	; 0
 536:	02 2e       	mov	r0, r18
 538:	02 c0       	rjmp	.+4      	; 0x53e <DIO_void_assign_pin+0xa2>
 53a:	88 0f       	add	r24, r24
 53c:	99 1f       	adc	r25, r25
 53e:	0a 94       	dec	r0
 540:	e2 f7       	brpl	.-8      	; 0x53a <DIO_void_assign_pin+0x9e>
 542:	80 95       	com	r24
 544:	84 23       	and	r24, r20
 546:	8c 93       	st	X, r24
}
 548:	0f 90       	pop	r0
 54a:	0f 90       	pop	r0
 54c:	0f 90       	pop	r0
 54e:	cf 91       	pop	r28
 550:	df 91       	pop	r29
 552:	08 95       	ret

00000554 <DIO_u8_get_port>:


/* Get value from input PORTx functions */
u8 DIO_u8_get_port(u8 copy_u8_port_id)
{
 554:	df 93       	push	r29
 556:	cf 93       	push	r28
 558:	0f 92       	push	r0
 55a:	cd b7       	in	r28, 0x3d	; 61
 55c:	de b7       	in	r29, 0x3e	; 62
 55e:	89 83       	std	Y+1, r24	; 0x01
	 *	
	 *	Function does not affect any regester it only gets
	 *	from the value in the input regester PINx of the 
	 *	given port                                                 
	 */
	return *(DIO_PINx_REF[copy_u8_port_id]);
 560:	89 81       	ldd	r24, Y+1	; 0x01
 562:	88 2f       	mov	r24, r24
 564:	90 e0       	ldi	r25, 0x00	; 0
 566:	88 0f       	add	r24, r24
 568:	99 1f       	adc	r25, r25
 56a:	fc 01       	movw	r30, r24
 56c:	e0 5a       	subi	r30, 0xA0	; 160
 56e:	ff 4f       	sbci	r31, 0xFF	; 255
 570:	01 90       	ld	r0, Z+
 572:	f0 81       	ld	r31, Z
 574:	e0 2d       	mov	r30, r0
 576:	80 81       	ld	r24, Z
}
 578:	0f 90       	pop	r0
 57a:	cf 91       	pop	r28
 57c:	df 91       	pop	r29
 57e:	08 95       	ret

00000580 <DIO_u8_get_pin>:


/* Get value from input PINx functions */
u8 DIO_u8_get_pin(u8 copy_u8_port_id, u8 copy_u8_pin_num)
{
 580:	df 93       	push	r29
 582:	cf 93       	push	r28
 584:	00 d0       	rcall	.+0      	; 0x586 <DIO_u8_get_pin+0x6>
 586:	cd b7       	in	r28, 0x3d	; 61
 588:	de b7       	in	r29, 0x3e	; 62
 58a:	89 83       	std	Y+1, r24	; 0x01
 58c:	6a 83       	std	Y+2, r22	; 0x02
	 *	
	 *	Function does not affect any regester it only gets the pin
	 *	value from the value in the input regester PINx of the 
	 *	given port                                                 
	 */
	return get_bit(*(DIO_PINx_REF[copy_u8_port_id]), copy_u8_pin_num);
 58e:	89 81       	ldd	r24, Y+1	; 0x01
 590:	88 2f       	mov	r24, r24
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	88 0f       	add	r24, r24
 596:	99 1f       	adc	r25, r25
 598:	fc 01       	movw	r30, r24
 59a:	e0 5a       	subi	r30, 0xA0	; 160
 59c:	ff 4f       	sbci	r31, 0xFF	; 255
 59e:	01 90       	ld	r0, Z+
 5a0:	f0 81       	ld	r31, Z
 5a2:	e0 2d       	mov	r30, r0
 5a4:	80 81       	ld	r24, Z
 5a6:	28 2f       	mov	r18, r24
 5a8:	30 e0       	ldi	r19, 0x00	; 0
 5aa:	8a 81       	ldd	r24, Y+2	; 0x02
 5ac:	88 2f       	mov	r24, r24
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	a9 01       	movw	r20, r18
 5b2:	02 c0       	rjmp	.+4      	; 0x5b8 <DIO_u8_get_pin+0x38>
 5b4:	55 95       	asr	r21
 5b6:	47 95       	ror	r20
 5b8:	8a 95       	dec	r24
 5ba:	e2 f7       	brpl	.-8      	; 0x5b4 <DIO_u8_get_pin+0x34>
 5bc:	ca 01       	movw	r24, r20
 5be:	81 70       	andi	r24, 0x01	; 1
}
 5c0:	0f 90       	pop	r0
 5c2:	0f 90       	pop	r0
 5c4:	cf 91       	pop	r28
 5c6:	df 91       	pop	r29
 5c8:	08 95       	ret

000005ca <_exit>:
 5ca:	f8 94       	cli

000005cc <__stop_program>:
 5cc:	ff cf       	rjmp	.-2      	; 0x5cc <__stop_program>
