
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis

# Written on Mon Nov  6 21:43:31 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FTDI_CLK                                                            100.0 MHz     10.000        declared     default_clkgroup          248  
                                                                                                                                                      
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared     default_clkgroup          2    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     6995 
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     1058 
                                                                                                                                                      
0 -       Top|N_4_inferred_clock                                              100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     2    
======================================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                                                Clock Pin                                                                                Non-clock Pin     Non-clock Pin                                              
Clock                                                               Load      Pin                                                                   Seq Example                                                                              Seq Example       Comb Example                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FTDI_CLK                                                            248       FTDI_CLK(port)                                                        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer_Valid.C           -                 BUFD_0.A(BUFD)                                             
                                                                                                                                                                                                                                                                                                                          
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 2         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C3_0.PF_CCC_C3_0.pll_inst_0.REF_CLK_0                               -                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
                                                                                                                                                                                                                                                                                                                          
System                                                              0         -                                                                     -                                                                                        -                 -                                                          
                                                                                                                                                                                                                                                                                                                          
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     6995      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6].C            -                 Controler_0.SPI_LMX_0_0.spi_master_0.un1_clk.I[0](inv)     
                                                                                                                                                                                                                                                                                                                          
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1058      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            Communication_0.UART_Protocol_1.UART_RX_Protocol_0.First_Nibble_Complementary[3:0].C     -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)     
                                                                                                                                                                                                                                                                                                                          
Top|N_4_inferred_clock                                              2         INBUF_DIFF_0_0.Y(INBUF_DIFF)                                          Synchronizer_0.Chain[1:0].C                                                              -                 I_2.A(CLKINT)                                              
==========================================================================================================================================================================================================================================================================================================================
