Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov 21 16:58:46 2023
| Host         : x570 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           24 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal    |         Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------+---------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_out1 |                               | vga/left_up_pressed             |                2 |              4 |         2.00 |
|  pll/inst/clk_out1 | vga/left_up_1d                |                                 |                2 |              4 |         2.00 |
|  pll/inst/clk_out1 | vga/score_l_pixels            |                                 |                3 |              6 |         2.00 |
|  pll/inst/clk_out1 |                               | vga/red_i_1_n_0                 |                2 |              8 |         4.00 |
|  pll/inst/clk_out1 | vga/count_v[8]_i_1_n_0        | rst                             |                2 |              8 |         4.00 |
|  pll/inst/clk_out1 | vga/ball_pos_v                | rst                             |                4 |              9 |         2.25 |
|  pll/inst/clk_out1 | vga/paddle_l_pos_v[8]_i_1_n_0 | rst                             |                3 |              9 |         3.00 |
|  pll/inst/clk_out1 | vga/paddle_r_pos_v[8]_i_1_n_0 | rst                             |                3 |              9 |         3.00 |
|  pll/inst/clk_out1 | vga/ball_pos_h                | rst                             |                7 |             10 |         1.43 |
|  pll/inst/clk_out1 | rst_counter                   |                                 |                2 |             10 |         5.00 |
|  pll/inst/clk_out1 |                               |                                 |               13 |             23 |         1.77 |
|  pll/inst/clk_out1 |                               | rst                             |               13 |             25 |         1.92 |
|  pll/inst/clk_out1 |                               | vga/interval_counter[0]_i_1_n_0 |                7 |             25 |         3.57 |
+--------------------+-------------------------------+---------------------------------+------------------+----------------+--------------+


