#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 03 15:11:57 2023
# Process ID: 20920
# Log file: F:/ZYNQ/lzk_iic_fangzhen/iic_drive/vivado.log
# Journal file: F:/ZYNQ/lzk_iic_fangzhen/iic_drive\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 834.141 ; gain = 165.211
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_iic_drive' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_iic_drive_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.srcs/sources_1/new/iic_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.srcs/sim_1/new/tb_iic_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_iic_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 5f59bd7981954ee7878fcb4f9f26fd5f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_iic_drive_behav xil_defaultlib.tb_iic_drive xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.srcs/sources_1/new/iic_drive.v" Line 1. Module iic_drive(SLAVE_ADDR=7'b1010000,CLK_FREQ=26'b10111110101111000010000000,I2C_FREQ=18'b111101000010010000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.srcs/sources_1/new/iic_drive.v" Line 1. Module iic_drive(SLAVE_ADDR=7'b1010000,CLK_FREQ=26'b10111110101111000010000000,I2C_FREQ=18'b111101000010010000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iic_drive(SLAVE_ADDR=7'b1010000,...
Compiling module xil_defaultlib.tb_iic_drive
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_iic_drive_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav/xsim.dir/tb_iic_drive_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3678338768 -regid "" -xml F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav/xsim.dir/tb_iic_drive_behav/webtalk/..."
    (file "F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav/xsim.dir/tb_iic_drive_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 03 15:30:51 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 873.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ZYNQ/lzk_iic_fangzhen/iic_drive/iic_drive.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_iic_drive_behav -key {Behavioral:sim_1:Functional:tb_iic_drive} -tclbatch {tb_iic_drive.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_iic_drive.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_iic_drive_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 873.516 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 895.824 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 03 23:14:21 2023...
