{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698416260723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698416260730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 11:17:40 2023 " "Processing started: Fri Oct 27 11:17:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698416260730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416260730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416260730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698416261016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698416261016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INport inport arm.sv(8) " "Verilog HDL Declaration information at arm.sv(8): object \"INport\" differs only in case from object \"inport\" in the same scope" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698416270379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUTport outport arm.sv(9) " "Verilog HDL Declaration information at arm.sv(9): object \"OUTport\" differs only in case from object \"outport\" in the same scope" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698416270379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(126) " "Verilog HDL warning at arm.sv(126): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698416270379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(140) " "Verilog HDL warning at arm.sv(140): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698416270379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(282) " "Verilog HDL warning at arm.sv(282): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 282 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698416270387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 18 18 " "Found 18 design units, including 18 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem " "Found entity 2: dmem" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "4 arm " "Found entity 4: arm" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode " "Found entity 6: decode" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "7 condlogic " "Found entity 7: condlogic" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "8 condcheck " "Found entity 8: condcheck" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapath " "Found entity 9: datapath" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "10 regfile " "Found entity 10: regfile" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "11 extend " "Found entity 11: extend" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "12 alu " "Found entity 12: alu" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder " "Found entity 13: adder" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "14 flopenr " "Found entity 14: flopenr" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "15 flopr " "Found entity 15: flopr" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux2 " "Found entity 16: mux2" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "17 cmp2 " "Found entity 17: cmp2" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""} { "Info" "ISGN_ENTITY_NAME" "18 port " "Found entity 18: port" {  } { { "arm.sv" "" { Text "C:/arqui1/arm/arm.sv" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698416270387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416270387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698416270419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "arm.sv" "c" { Text "C:/arqui1/arm/arm.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode controller:c\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"controller:c\|decode:dec\"" {  } { { "arm.sv" "dec" { Text "C:/arqui1/arm/arm.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"controller:c\|condlogic:cl\"" {  } { { "arm.sv" "cl" { Text "C:/arqui1/arm/arm.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "arm.sv" "flagreg1" { Text "C:/arqui1/arm/arm.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "arm.sv" "cc" { Text "C:/arqui1/arm/arm.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/arqui1/arm/arm.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "arm.sv" "pcmux" { Text "C:/arqui1/arm/arm.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "arm.sv" "pcreg" { Text "C:/arqui1/arm/arm.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "arm.sv" "pcadd1" { Text "C:/arqui1/arm/arm.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:ra1mux\"" {  } { { "arm.sv" "ra1mux" { Text "C:/arqui1/arm/arm.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "arm.sv" "rf" { Text "C:/arqui1/arm/arm.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "arm.sv" "ext" { Text "C:/arqui1/arm/arm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "arm.sv" "alu" { Text "C:/arqui1/arm/arm.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416270516 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "arm.sv" "rf" { Text "C:/arqui1/arm/arm.sv" 256 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698416270762 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698416270762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698416272488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/arqui1/arm/output_files/arm.map.smsg " "Generated suppressed messages file C:/arqui1/arm/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416276769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698416277417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698416277417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1757 " "Implemented 1757 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698416277705 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698416277705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1593 " "Implemented 1593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698416277705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698416277705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698416277744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 11:17:57 2023 " "Processing ended: Fri Oct 27 11:17:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698416277744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698416277744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698416277744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698416277744 ""}
