/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:12 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_RX_BANK2_INTR2_0_H__
#define BCHP_HDMI_RX_BANK2_INTR2_0_H__

/***************************************************************************
 *HDMI_RX_BANK2_INTR2_0 - HDMI Receiver Bank 2 Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS    0x006b2a40 /* [RO] CPU interrupt Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET       0x006b2a44 /* [WO] CPU interrupt Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR     0x006b2a48 /* [WO] CPU interrupt Clear Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS 0x006b2a4c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET  0x006b2a50 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR 0x006b2a54 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS    0x006b2a58 /* [RO] PCI interrupt Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET       0x006b2a5c /* [WO] PCI interrupt Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR     0x006b2a60 /* [WO] PCI interrupt Clear Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS 0x006b2a64 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET  0x006b2a68 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR 0x006b2a6c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_reserved0_MASK       0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_reserved0_SHIFT      11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_N_UPDATE_MASK        0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_N_UPDATE_SHIFT       9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_N_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_reserved0_MASK          0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_reserved0_SHIFT         11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CTS_FIFO_OVERFLOW_MASK  0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_N_UPDATE_MASK           0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_N_UPDATE_SHIFT          9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_N_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SCRAMBLER_UNLOCK_MASK   0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SCRAMBLER_UNLOCK_SHIFT  8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CONFIG_0_UPDATE_MASK    0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CONFIG_0_UPDATE_SHIFT   1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_reserved0_MASK        0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_reserved0_SHIFT       11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_N_UPDATE_MASK         0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_N_UPDATE_SHIFT        9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_N_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CONFIG_0_UPDATE_MASK  0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_reserved0_MASK  0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT 11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_N_UPDATE_MASK   0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_N_UPDATE_SHIFT  9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_reserved0_SHIFT    11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_N_UPDATE_MASK      0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_N_UPDATE_SHIFT     9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_N_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK   0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT  11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_N_UPDATE_MASK    0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_N_UPDATE_SHIFT   9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_reserved0_MASK       0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_reserved0_SHIFT      11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_N_UPDATE_MASK        0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_N_UPDATE_SHIFT       9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_N_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_reserved0_MASK          0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_reserved0_SHIFT         11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CTS_FIFO_OVERFLOW_MASK  0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_N_UPDATE_MASK           0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_N_UPDATE_SHIFT          9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_N_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SCRAMBLER_UNLOCK_MASK   0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SCRAMBLER_UNLOCK_SHIFT  8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CONFIG_0_UPDATE_MASK    0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CONFIG_0_UPDATE_SHIFT   1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_reserved0_MASK        0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_reserved0_SHIFT       11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_N_UPDATE_MASK         0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_N_UPDATE_SHIFT        9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_N_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CONFIG_0_UPDATE_MASK  0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_reserved0_MASK  0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT 11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_N_UPDATE_MASK   0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_N_UPDATE_SHIFT  9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_reserved0_SHIFT    11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_N_UPDATE_MASK      0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_N_UPDATE_SHIFT     9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_N_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK   0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT  11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_N_UPDATE_MASK    0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_N_UPDATE_SHIFT   9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HDMI_RX_BANK2_INTR2_0_H__ */

/* End of File */
