-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_sinf_or_cosf is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    t_in : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of dut_sinf_or_cosf is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv8_83 : STD_LOGIC_VECTOR (7 downto 0) := "10000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_31 : BOOLEAN;
    signal hls_sin_cos_K0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_sin_cos_K0_V_ce0 : STD_LOGIC;
    signal hls_sin_cos_K0_V_q0 : STD_LOGIC_VECTOR (29 downto 0);
    signal hls_sin_cos_K1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_sin_cos_K1_V_ce0 : STD_LOGIC;
    signal hls_sin_cos_K1_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal hls_sin_cos_K2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_sin_cos_K2_V_ce0 : STD_LOGIC;
    signal hls_sin_cos_K2_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_s_reg_948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_66 : BOOLEAN;
    signal grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_done : STD_LOGIC;
    signal loc_V_fu_326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_953 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_1_fu_336_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_1_reg_960 : STD_LOGIC_VECTOR (22 downto 0);
    signal closepath_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_965 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_23_fu_366_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_23_reg_970 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_13_fu_384_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_13_reg_984 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Result_i3_i_reg_989 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_16_reg_994 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_91 : BOOLEAN;
    signal tmp_12_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal Ex_V_fu_482_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_V_reg_1004 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_reg_1010 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_24_fu_499_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_24_reg_1016 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_106 : BOOLEAN;
    signal p_Val2_3_reg_1021 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_reg_1026 : STD_LOGIC_VECTOR (8 downto 0);
    signal sin_basis_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sin_basis_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1052 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_127 : BOOLEAN;
    signal p_Val2_s_reg_1057 : STD_LOGIC_VECTOR (29 downto 0);
    signal hls_sin_cos_K1_V_load_reg_1062 : STD_LOGIC_VECTOR (22 downto 0);
    signal hls_sin_cos_K2_V_load_reg_1067 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_3_reg_1072 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_139 : BOOLEAN;
    signal tmp_4_reg_1077 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_1082 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_150 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_159 : BOOLEAN;
    signal p_0_reg_1097 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_170 : BOOLEAN;
    signal r_V_1_fu_778_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_reg_1102 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start : STD_LOGIC;
    signal grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_idle : STD_LOGIC;
    signal grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_ready : STD_LOGIC;
    signal grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_return : STD_LOGIC_VECTOR (94 downto 0);
    signal grp_dut_my_to_float_31_1_s_fu_287_ap_start : STD_LOGIC;
    signal grp_dut_my_to_float_31_1_s_fu_287_ap_done : STD_LOGIC;
    signal grp_dut_my_to_float_31_1_s_fu_287_ap_idle : STD_LOGIC;
    signal grp_dut_my_to_float_31_1_s_fu_287_ap_ready : STD_LOGIC;
    signal grp_dut_my_to_float_31_1_s_fu_287_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_phi_fu_225_p36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_196 : BOOLEAN;
    signal icmp_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_17_fu_797_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond1_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start : STD_LOGIC := '0';
    signal tmp_2_fu_653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_293_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_298_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_21_fu_314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_i_fu_356_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_11_fu_346_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_fu_374_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_i_fu_378_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_i_fu_402_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_12_fu_414_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_13_fu_421_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_14_fu_431_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_fu_439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Mx_zeros_V_fu_447_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_84_i_fu_451_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_15_fu_455_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal storemerge_i_fu_407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_i_fu_478_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_86_i_fu_496_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sh_i_cast_fu_504_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_89_i_fu_507_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_513_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_i_cast_fu_524_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_91_i_fu_532_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_90_i_fu_528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_i_cast1_fu_520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_i_cast_fu_538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_i_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_0_i234_in_i_fu_548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp1_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp1_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_48_fu_555_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_15_fu_645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_663_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_3_fu_660_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_fu_663_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_fu_663_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_fu_941_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_7_fu_934_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_8_fu_709_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_5_fu_716_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_fu_723_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_cast_fu_729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Mx_V_ret_s_fu_738_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_751_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_751_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal Ex_V_ret_s_fu_757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_V_fu_774_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_19_fu_785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_V_off1_fu_803_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_fu_808_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_V_off2_fu_824_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_16_fu_829_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp1_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_789_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_878_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_18_fu_882_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_demorgan_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_912_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_fu_890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_fu_934_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_fu_941_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_s_fu_926_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_751_p10 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_Val2_6_fu_941_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_7_fu_934_p00 : STD_LOGIC_VECTOR (31 downto 0);

    component dut_big_mult_v3small_71_24_17_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (94 downto 0) );
    end component;


    component dut_my_to_float_31_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (30 downto 0);
        prescale : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_mul_32s_31ns_62_6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component dut_mul_mul_17ns_15s_32_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_mul_mul_23s_17ns_40_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (22 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component dut_sinf_or_cosf_hls_sin_cos_K0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component dut_sinf_or_cosf_hls_sin_cos_K1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component dut_sinf_or_cosf_hls_sin_cos_K2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    hls_sin_cos_K0_V_U : component dut_sinf_or_cosf_hls_sin_cos_K0_V
    generic map (
        DataWidth => 30,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_sin_cos_K0_V_address0,
        ce0 => hls_sin_cos_K0_V_ce0,
        q0 => hls_sin_cos_K0_V_q0);

    hls_sin_cos_K1_V_U : component dut_sinf_or_cosf_hls_sin_cos_K1_V
    generic map (
        DataWidth => 23,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_sin_cos_K1_V_address0,
        ce0 => hls_sin_cos_K1_V_ce0,
        q0 => hls_sin_cos_K1_V_q0);

    hls_sin_cos_K2_V_U : component dut_sinf_or_cosf_hls_sin_cos_K2_V
    generic map (
        DataWidth => 15,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hls_sin_cos_K2_V_address0,
        ce0 => hls_sin_cos_K2_V_ce0,
        q0 => hls_sin_cos_K2_V_q0);

    grp_dut_big_mult_v3small_71_24_17_s_fu_281 : component dut_big_mult_v3small_71_24_17_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start,
        ap_done => grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_done,
        ap_idle => grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_idle,
        ap_ready => grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_ready,
        ap_return => grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_return);

    grp_dut_my_to_float_31_1_s_fu_287 : component dut_my_to_float_31_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_my_to_float_31_1_s_fu_287_ap_start,
        ap_done => grp_dut_my_to_float_31_1_s_fu_287_ap_done,
        ap_idle => grp_dut_my_to_float_31_1_s_fu_287_ap_idle,
        ap_ready => grp_dut_my_to_float_31_1_s_fu_287_ap_ready,
        in_V => p_0_reg_1097,
        prescale => r_V_1_reg_1102,
        ap_return => grp_dut_my_to_float_31_1_s_fu_287_ap_return);

    dut_mul_32s_31ns_62_6_U6 : component dut_mul_32s_31ns_62_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 31,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_reg_1082,
        din1 => grp_fu_751_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_751_p2);

    dut_mul_mul_17ns_15s_32_1_U7 : component dut_mul_mul_17ns_15s_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 15,
        dout_WIDTH => 32)
    port map (
        din0 => p_Val2_7_fu_934_p0,
        din1 => hls_sin_cos_K2_V_load_reg_1067,
        dout => p_Val2_7_fu_934_p2);

    dut_mul_mul_23s_17ns_40_1_U8 : component dut_mul_mul_23s_17ns_40_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 23,
        din1_WIDTH => 17,
        dout_WIDTH => 40)
    port map (
        din0 => hls_sin_cos_K1_V_load_reg_1062,
        din1 => p_Val2_6_fu_941_p1,
        dout => p_Val2_6_fu_941_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_ready)) then 
                    ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
                    ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_my_to_float_31_1_s_fu_287_ap_ready)) then 
                    ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((ap_const_logic_0 = grp_dut_my_to_float_31_1_s_fu_287_ap_done)))) then 
                    ap_return_preg <= p_s_fu_926_p3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                Ex_V_reg_1004 <= Ex_V_fu_482_p2;
                isNeg_reg_1010 <= Ex_V_fu_482_p2(7 downto 7);
                p_Val2_16_reg_994 <= p_Val2_15_fu_455_p2(48 downto 18);
                tmp_12_reg_999 <= p_Val2_15_fu_455_p2(17 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_logic_0 = grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_done)))) then
                closepath_reg_965 <= closepath_fu_340_p2;
                loc_V_1_reg_960 <= loc_V_1_fu_336_p1;
                loc_V_reg_953 <= p_Val2_21_fu_314_p1(30 downto 23);
                p_Result_i3_i_reg_989 <= p_Val2_13_fu_384_p3(48 downto 31);
                p_Result_s_reg_948 <= p_Val2_21_fu_314_p1(31 downto 31);
                p_Val2_13_reg_984 <= p_Val2_13_fu_384_p3;
                p_Val2_23_reg_970 <= p_Val2_23_fu_366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                hls_sin_cos_K1_V_load_reg_1062 <= hls_sin_cos_K1_V_q0;
                hls_sin_cos_K2_V_load_reg_1067 <= hls_sin_cos_K2_V_q0;
                p_Val2_s_reg_1057 <= hls_sin_cos_K0_V_q0;
                tmp_1_reg_1052 <= p_Val2_4_fu_663_p2(17 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then
                p_0_reg_1097 <= grp_fu_751_p2(61 downto 31);
                r_V_1_reg_1102 <= r_V_1_fu_778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                p_Val2_24_reg_1016 <= p_Val2_24_fu_499_p2;
                p_Val2_3_reg_1021 <= p_Val2_0_i234_in_i_fu_548_p3(23 downto 7);
                sin_basis_reg_1031 <= sin_basis_fu_639_p2;
                tmp_s_reg_1026 <= p_Val2_0_i234_in_i_fu_548_p3(23 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
                r_V_reg_1082 <= r_V_fu_732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                tmp_3_reg_1072 <= p_Val2_6_fu_941_p2(39 downto 16);
                tmp_4_reg_1077 <= p_Val2_7_fu_934_p2(31 downto 16);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_done, grp_dut_my_to_float_31_1_s_fu_287_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_logic_0 = grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_done))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                if (not((ap_const_logic_0 = grp_dut_my_to_float_31_1_s_fu_287_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    Ex_V_fu_482_p2 <= std_logic_vector(unsigned(storemerge_i_fu_407_p3) - unsigned(tmp_87_i_fu_478_p1));
    Ex_V_ret_s_fu_757_p3 <= 
        Ex_V_reg_1004 when (sin_basis_reg_1031(0) = '1') else 
        ap_const_lv8_0;
    Mx_V_ret_s_fu_738_p3 <= 
        p_Val2_24_reg_1016 when (sin_basis_reg_1031(0) = '1') else 
        ap_const_lv31_7FFFFFFF;
    Mx_zeros_V_fu_447_p1 <= val_assign_fu_439_p3(5 - 1 downto 0);
    OP1_V_3_fu_660_p1 <= std_logic_vector(resize(unsigned(tmp_s_reg_1026),18));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, grp_dut_my_to_float_31_1_s_fu_287_ap_done, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((ap_const_logic_0 = grp_dut_my_to_float_31_1_s_fu_287_ap_done))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dut_my_to_float_31_1_s_fu_287_ap_done, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((ap_const_logic_0 = grp_dut_my_to_float_31_1_s_fu_287_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(grp_dut_my_to_float_31_1_s_fu_287_ap_done, ap_sig_cseq_ST_st14_fsm_13, p_s_fu_926_p3, ap_return_preg)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((ap_const_logic_0 = grp_dut_my_to_float_31_1_s_fu_287_ap_done)))) then 
            ap_return <= p_s_fu_926_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_106_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_106 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_127_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_127 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_139_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_139 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_150_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_150 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_159_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_159 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_170_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_170 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_196_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_196 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_31_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_31 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_66_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_66 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_91_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_91 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_170)
    begin
        if (ap_sig_170) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_196)
    begin
        if (ap_sig_196) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_31)
    begin
        if (ap_sig_31) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_66)
    begin
        if (ap_sig_66) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_91)
    begin
        if (ap_sig_91) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_106)
    begin
        if (ap_sig_106) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_127)
    begin
        if (ap_sig_127) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_139)
    begin
        if (ap_sig_139) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_150)
    begin
        if (ap_sig_150) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_159)
    begin
        if (ap_sig_159) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;

    closepath_fu_340_p2 <= "1" when (unsigned(loc_V_fu_326_p4) < unsigned(ap_const_lv8_7E)) else "0";
    grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start <= ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start;
    grp_dut_my_to_float_31_1_s_fu_287_ap_start <= ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start;
    grp_fu_293_p2 <= std_logic_vector(unsigned(p_Val2_23_reg_970) + unsigned(ap_const_lv3_3));
    grp_fu_298_p4 <= grp_fu_293_p2(2 downto 1);
    grp_fu_308_p2 <= "1" when (grp_fu_298_p4 = ap_const_lv2_0) else "0";
    grp_fu_751_p1 <= grp_fu_751_p10(31 - 1 downto 0);
    grp_fu_751_p10 <= std_logic_vector(resize(unsigned(Mx_V_ret_s_fu_738_p3),62));
    hls_sin_cos_K0_V_address0 <= tmp_2_fu_653_p1(8 - 1 downto 0);

    hls_sin_cos_K0_V_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            hls_sin_cos_K0_V_ce0 <= ap_const_logic_1;
        else 
            hls_sin_cos_K0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_sin_cos_K1_V_address0 <= tmp_2_fu_653_p1(8 - 1 downto 0);

    hls_sin_cos_K1_V_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            hls_sin_cos_K1_V_ce0 <= ap_const_logic_1;
        else 
            hls_sin_cos_K1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_sin_cos_K2_V_address0 <= tmp_2_fu_653_p1(8 - 1 downto 0);

    hls_sin_cos_K2_V_ce0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            hls_sin_cos_K2_V_ce0 <= ap_const_logic_1;
        else 
            hls_sin_cos_K2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp1_fu_839_p2 <= "0" when (tmp_16_fu_829_p4 = ap_const_lv2_0) else "1";
    icmp_fu_818_p2 <= "1" when (tmp_15_fu_808_p4 = ap_const_lv2_0) else "0";
    k_V_off1_fu_803_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(p_Val2_23_reg_970));
    k_V_off2_fu_824_p2 <= std_logic_vector(unsigned(p_Val2_23_reg_970) + unsigned(ap_const_lv3_5));
    loc_V_1_fu_336_p1 <= p_Val2_21_fu_314_p1(23 - 1 downto 0);
    loc_V_fu_326_p4 <= p_Val2_21_fu_314_p1(30 downto 23);
    not_sel_tmp1_fu_606_p2 <= "0" when (p_Val2_23_reg_970 = ap_const_lv3_4) else "1";
    not_sel_tmp_fu_601_p2 <= "0" when (p_Val2_23_reg_970 = ap_const_lv3_3) else "1";
    or_cond1_fu_845_p2 <= (icmp1_fu_839_p2 or grp_fu_308_p2);
    or_cond_fu_867_p2 <= (tmp_8_fu_857_p2 and tmp_9_fu_862_p2);
    p_Result_11_fu_851_p2 <= (tmp_7_phi_fu_225_p36 or p_Result_16_fu_789_p3);
    p_Result_12_fu_414_p3 <= (p_Result_i3_i_reg_989 & ap_const_lv1_1);
    
    p_Result_13_fu_421_p4_proc : process(p_Result_12_fu_414_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(19+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(19+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(19 - 1 downto 0);
    variable p_Result_13_fu_421_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(19 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(19 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(19 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_12(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := p_Result_12_fu_414_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(19-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(19-1-unsigned(ap_const_lv32_12(5-1 downto 0)));
            for p_Result_13_fu_421_p4_i in 0 to 19-1 loop
                v0_cpy(p_Result_13_fu_421_p4_i) := p_Result_12_fu_414_p3(19-1-p_Result_13_fu_421_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(19-1 downto 0)))));
        res_mask := res_mask(19-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_13_fu_421_p4 <= resvalue(19-1 downto 0);
    end process;

    p_Result_14_fu_431_p3 <= (ap_const_lv13_1FFF & p_Result_13_fu_421_p4);
    p_Result_15_fu_645_p3 <= (sin_basis_fu_639_p2 & p_Result_s_48_fu_555_p4);
    p_Result_16_fu_789_p3 <= p_Val2_19_fu_785_p1(31 downto 31);
    p_Result_17_fu_797_p3 <= (p_Result_s_reg_948 & p_Val2_23_reg_970);
    p_Result_18_fu_882_p3 <= (p_Result_11_fu_851_p2 & tmp_19_fu_878_p1);
    p_Result_s_48_fu_555_p4 <= p_Val2_0_i234_in_i_fu_548_p3(30 downto 24);
    p_Val2_0_i234_in_i_fu_548_p3 <= 
        tmp_91_i_cast_fu_538_p1 when (isNeg_reg_1010(0) = '1') else 
        tmp_93_i_fu_542_p2;
    p_Val2_11_fu_346_p4 <= grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_return(67 downto 19);
    p_Val2_13_fu_384_p3 <= 
        p_Val2_i_fu_378_p2 when (tmp_fu_374_p1(0) = '1') else 
        p_Val2_11_fu_346_p4;
    p_Val2_15_fu_455_p2 <= std_logic_vector(shift_left(unsigned(p_Val2_13_reg_984),to_integer(unsigned('0' & tmp_84_i_fu_451_p1(31-1 downto 0)))));
    p_Val2_19_fu_785_p1 <= grp_dut_my_to_float_31_1_s_fu_287_ap_return;
    p_Val2_21_fu_314_p1 <= t_in;
    p_Val2_23_fu_366_p3 <= 
        ap_const_lv3_0 when (closepath_fu_340_p2(0) = '1') else 
        tmp_83_i_fu_356_p4;
    p_Val2_24_fu_499_p2 <= std_logic_vector(unsigned(p_Val2_16_reg_994) + unsigned(tmp_86_i_fu_496_p1));
    p_Val2_4_fu_663_p0 <= OP1_V_3_fu_660_p1(9 - 1 downto 0);
    p_Val2_4_fu_663_p1 <= OP1_V_3_fu_660_p1(9 - 1 downto 0);
    p_Val2_4_fu_663_p2 <= std_logic_vector(resize(unsigned(p_Val2_4_fu_663_p0) * unsigned(p_Val2_4_fu_663_p1), 18));
    p_Val2_6_fu_941_p1 <= p_Val2_6_fu_941_p10(17 - 1 downto 0);
    p_Val2_6_fu_941_p10 <= std_logic_vector(resize(unsigned(p_Val2_3_reg_1021),40));
    p_Val2_7_fu_934_p0 <= p_Val2_7_fu_934_p00(17 - 1 downto 0);
    p_Val2_7_fu_934_p00 <= std_logic_vector(resize(unsigned(tmp_1_reg_1052),32));
    p_Val2_8_fu_709_p3 <= (p_Val2_s_reg_1057 & ap_const_lv1_0);
    p_Val2_9_fu_723_p2 <= std_logic_vector(signed(tmp_5_fu_716_p1) + signed(tmp_6_fu_720_p1));
    p_Val2_i_fu_378_p2 <= std_logic_vector(unsigned(ap_const_lv49_0) - unsigned(p_Val2_11_fu_346_p4));
    p_i_fu_402_p2 <= std_logic_vector(signed(ap_const_lv8_83) + signed(loc_V_reg_953));
    p_s_fu_926_p3 <= 
        sel_tmp8_fu_912_p3 when (tmp_10_fu_920_p2(0) = '1') else 
        ret_i_i_fu_890_p1;
    r_V_1_fu_778_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(rhs_V_fu_774_p1));
    r_V_fu_732_p2 <= std_logic_vector(unsigned(p_Val2_9_fu_723_p2) + unsigned(tmp_76_cast_fu_729_p1));
    ret_i_i_fu_890_p1 <= p_Result_18_fu_882_p3;
        rhs_V_fu_774_p1 <= std_logic_vector(resize(signed(Ex_V_ret_s_fu_757_p3),9));

    sel_tmp1_fu_590_p2 <= "1" when (p_Val2_23_reg_970 = ap_const_lv3_2) else "0";
    sel_tmp2_fu_595_p2 <= (sel_tmp1_fu_590_p2 or sel_tmp_fu_585_p2);
    sel_tmp3_fu_617_p2 <= (tmp7_fu_611_p2 and sel_tmp2_fu_595_p2);
    sel_tmp4_fu_623_p2 <= "1" when (p_Val2_23_reg_970 = ap_const_lv3_5) else "0";
    sel_tmp5_fu_628_p2 <= "1" when (p_Val2_23_reg_970 = ap_const_lv3_6) else "0";
    sel_tmp6_demorgan_fu_894_p2 <= (tmp_8_fu_857_p2 and tmp_9_fu_862_p2);
    sel_tmp6_fu_900_p2 <= (sel_tmp6_demorgan_fu_894_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_906_p2 <= (tmp_i_fu_873_p2 and sel_tmp6_fu_900_p2);
    sel_tmp8_fu_912_p3 <= 
        ap_const_lv32_7FFFFFFF when (sel_tmp7_fu_906_p2(0) = '1') else 
        ap_const_lv32_3F800000;
    sel_tmp_fu_585_p2 <= "1" when (p_Val2_23_reg_970 = ap_const_lv3_1) else "0";
        sh_assign_1_i_cast1_fu_520_p1 <= std_logic_vector(resize(signed(sh_assign_fu_513_p3),32));

        sh_assign_1_i_cast_fu_524_p1 <= std_logic_vector(resize(signed(sh_assign_fu_513_p3),31));

    sh_assign_fu_513_p3 <= 
        tmp_89_i_fu_507_p2 when (isNeg_reg_1010(0) = '1') else 
        sh_i_cast_fu_504_p1;
        sh_i_cast_fu_504_p1 <= std_logic_vector(resize(signed(Ex_V_reg_1004),9));

    sin_basis_fu_639_p2 <= (tmp8_fu_633_p2 or sel_tmp4_fu_623_p2);
    storemerge_i_fu_407_p3 <= 
        p_i_fu_402_p2 when (closepath_reg_965(0) = '1') else 
        ap_const_lv8_0;
    tmp7_fu_611_p2 <= (not_sel_tmp_fu_601_p2 and not_sel_tmp1_fu_606_p2);
    tmp8_fu_633_p2 <= (sel_tmp3_fu_617_p2 or sel_tmp5_fu_628_p2);
    tmp_10_fu_920_p2 <= (sel_tmp7_fu_906_p2 or or_cond_fu_867_p2);
    tmp_15_fu_808_p4 <= k_V_off1_fu_803_p2(2 downto 1);
    tmp_16_fu_829_p4 <= k_V_off2_fu_824_p2(2 downto 1);
    tmp_19_fu_878_p1 <= p_Val2_19_fu_785_p1(31 - 1 downto 0);
    tmp_2_fu_653_p1 <= std_logic_vector(resize(unsigned(p_Result_15_fu_645_p3),64));
        tmp_5_fu_716_p1 <= std_logic_vector(resize(signed(p_Val2_8_fu_709_p3),32));

        tmp_6_fu_720_p1 <= std_logic_vector(resize(signed(tmp_3_reg_1072),32));

        tmp_76_cast_fu_729_p1 <= std_logic_vector(resize(signed(tmp_4_reg_1077),32));


    tmp_7_phi_fu_225_p36_assign_proc : process(ap_sig_cseq_ST_st14_fsm_13, icmp_fu_818_p2, grp_fu_308_p2, p_Result_17_fu_797_p3, or_cond1_fu_845_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and not((p_Result_17_fu_797_p3 = ap_const_lv4_9)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_6)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_5)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_4)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_3)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_A)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_B)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_C))) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and not((p_Result_17_fu_797_p3 = ap_const_lv4_9)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_6)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_5)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_4)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_3)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_A)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_B)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_C))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = grp_fu_308_p2)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_5)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_4)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_A)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_B)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_7)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_8)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_2)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_D))) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = or_cond1_fu_845_p2)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_5)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_4)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_A)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_B)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_7)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_8)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_2)) and not((p_Result_17_fu_797_p3 = ap_const_lv4_D))))))) then 
            tmp_7_phi_fu_225_p36 <= ap_const_lv1_0;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_3)) or ((p_Result_17_fu_797_p3 = ap_const_lv4_3) and not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_4)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_4)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_5)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_5)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_6)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_6)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_9)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_9)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_A)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_A)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_B)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_B)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = grp_fu_308_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_C)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (ap_const_lv1_0 = or_cond1_fu_845_p2) and (p_Result_17_fu_797_p3 = ap_const_lv4_C)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = grp_fu_308_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_2)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (p_Result_17_fu_797_p3 = ap_const_lv4_2) and not((ap_const_lv1_0 = or_cond1_fu_845_p2))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (p_Result_17_fu_797_p3 = ap_const_lv4_4) and not((ap_const_lv1_0 = grp_fu_308_p2))) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (p_Result_17_fu_797_p3 = ap_const_lv4_4) and not((ap_const_lv1_0 = or_cond1_fu_845_p2))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (p_Result_17_fu_797_p3 = ap_const_lv4_5) and not((ap_const_lv1_0 = grp_fu_308_p2))) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (p_Result_17_fu_797_p3 = ap_const_lv4_5) and not((ap_const_lv1_0 = or_cond1_fu_845_p2))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = grp_fu_308_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_7)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = or_cond1_fu_845_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_7)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = grp_fu_308_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_8)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = or_cond1_fu_845_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_8)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (p_Result_17_fu_797_p3 = ap_const_lv4_A) and not((ap_const_lv1_0 = grp_fu_308_p2))) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (p_Result_17_fu_797_p3 = ap_const_lv4_A) and not((ap_const_lv1_0 = or_cond1_fu_845_p2))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and (p_Result_17_fu_797_p3 = ap_const_lv4_B) and not((ap_const_lv1_0 = grp_fu_308_p2))) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and (p_Result_17_fu_797_p3 = ap_const_lv4_B) and not((ap_const_lv1_0 = or_cond1_fu_845_p2))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (((icmp_fu_818_p2 = ap_const_lv1_0) and not((ap_const_lv1_0 = grp_fu_308_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_D)) or (not((icmp_fu_818_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = or_cond1_fu_845_p2)) and (p_Result_17_fu_797_p3 = ap_const_lv4_D)))))) then 
            tmp_7_phi_fu_225_p36 <= ap_const_lv1_1;
        else 
            tmp_7_phi_fu_225_p36 <= "X";
        end if; 
    end process;

    tmp_83_i_fu_356_p4 <= grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_return(70 downto 68);
    tmp_84_i_fu_451_p1 <= std_logic_vector(resize(unsigned(Mx_zeros_V_fu_447_p1),49));
    tmp_86_i_fu_496_p1 <= std_logic_vector(resize(unsigned(tmp_12_reg_999),31));
    tmp_87_i_fu_478_p1 <= std_logic_vector(resize(unsigned(Mx_zeros_V_fu_447_p1),8));
    tmp_89_i_fu_507_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sh_i_cast_fu_504_p1));
    tmp_8_fu_857_p2 <= "1" when (loc_V_reg_953 = ap_const_lv8_0) else "0";
    tmp_90_i_fu_528_p1 <= std_logic_vector(resize(unsigned(p_Val2_24_fu_499_p2),32));
    tmp_91_i_cast_fu_538_p1 <= std_logic_vector(resize(unsigned(tmp_91_i_fu_532_p2),32));
    tmp_91_i_fu_532_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_24_fu_499_p2),to_integer(unsigned('0' & sh_assign_1_i_cast_fu_524_p1(31-1 downto 0)))));
    tmp_93_i_fu_542_p2 <= std_logic_vector(shift_left(unsigned(tmp_90_i_fu_528_p1),to_integer(unsigned('0' & sh_assign_1_i_cast1_fu_520_p1(31-1 downto 0)))));
    tmp_9_fu_862_p2 <= "1" when (loc_V_1_reg_960 = ap_const_lv23_0) else "0";
    tmp_fu_374_p1 <= p_Val2_23_fu_366_p3(1 - 1 downto 0);
    tmp_i_fu_873_p2 <= "1" when (loc_V_reg_953 = ap_const_lv8_FF) else "0";
    
    val_assign_fu_439_p3_proc : process(p_Result_14_fu_431_p3)
    begin
        val_assign_fu_439_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_14_fu_431_p3(i) = '1' then
                val_assign_fu_439_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

end behav;
