Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 30 18:43:57 2023
| Host         : Abhi-Windows-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab_9_timing_summary_routed.rpt -pb Lab_9_timing_summary_routed.pb -rpx Lab_9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_9
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: IN0/Clk_multi_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 5.533ns (53.271%)  route 4.854ns (46.729%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          2.479     3.964    IN7/LED_OBUF[2]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.152     4.116 f  IN7/LED_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.452     4.569    IN7_n_1
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.326     4.895 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.922     6.817    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.387 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.387    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 5.389ns (53.324%)  route 4.717ns (46.676%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.631     4.108    LED_OBUF[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.154     4.262 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.086     6.348    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.757    10.106 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.106    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 5.171ns (52.343%)  route 4.708ns (47.657%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=13, routed)          2.631     4.108    LED_OBUF[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.124     4.232 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.077     6.309    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.878 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.878    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 5.049ns (58.961%)  route 3.514ns (41.039%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[5]_inst/O
                         net (fo=11, routed)          3.514     5.012    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     8.564 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.564    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 5.063ns (60.731%)  route 3.274ns (39.269%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  SW_IBUF[7]_inst/O
                         net (fo=10, routed)          3.274     4.782    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     8.337 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.337    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/Segments_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 3.093ns (38.637%)  route 4.912ns (61.363%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  IN7/Segments_reg[2]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN7/Segments_reg[2]/Q
                         net (fo=1, routed)           4.912     5.368    SSEG_CA_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.637     8.004 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.004    SSEG_CA[2]
    R8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/Segments_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 3.086ns (38.745%)  route 4.879ns (61.255%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  IN7/Segments_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN7/Segments_reg[0]/Q
                         net (fo=1, routed)           4.879     5.335    SSEG_CA_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.630     7.964 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.964    SSEG_CA[0]
    U8                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/Segments_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 3.111ns (39.683%)  route 4.729ns (60.317%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  IN7/Segments_reg[5]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN7/Segments_reg[5]/Q
                         net (fo=1, routed)           4.729     5.185    SSEG_CA_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.655     7.840 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.840    SSEG_CA[5]
    U6                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/Segments_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 3.101ns (39.605%)  route 4.729ns (60.395%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE                         0.000     0.000 r  IN7/Segments_reg[1]/C
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  IN7/Segments_reg[1]/Q
                         net (fo=1, routed)           4.729     5.185    SSEG_CA_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.645     7.829 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.829    SSEG_CA[1]
    T8                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/Segments_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 3.108ns (39.878%)  route 4.685ns (60.122%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  IN7/Segments_reg[6]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN7/Segments_reg[6]/Q
                         net (fo=1, routed)           4.685     5.141    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.652     7.793 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.793    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN0/counter_out2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/Clk_multi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[5]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[5]/Q
                         net (fo=2, routed)           0.062     0.203    IN0/counter_out2_reg[5]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.045     0.248 r  IN0/counter_out2[0]_i_4/O
                         net (fo=2, routed)           0.063     0.310    IN0/counter_out2[0]_i_4_n_0
    SLICE_X1Y115         LUT5 (Prop_lut5_I1_O)        0.045     0.355 r  IN0/Clk_multi_i_1/O
                         net (fo=1, routed)           0.000     0.355    IN0/Clk_multi_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  IN0/Clk_multi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN7/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.183ns (47.885%)  route 0.199ns (52.115%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  IN7/i_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN7/i_reg[2]/Q
                         net (fo=15, routed)          0.199     0.340    IN7/i_reg[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.042     0.382 r  IN7/i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    IN7/p_0_in[3]
    SLICE_X0Y91          FDRE                                         r  IN7/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[10]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    IN0/counter_out2_reg[10]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  IN0/counter_out2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    IN0/counter_out2_reg[8]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  IN0/counter_out2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[6]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    IN0/counter_out2_reg[6]
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  IN0/counter_out2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    IN0/counter_out2_reg[4]_i_1_n_5
    SLICE_X0Y115         FDRE                                         r  IN0/counter_out2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[2]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    IN0/counter_out2_reg[2]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  IN0/counter_out2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.385    IN0/counter_out2_reg[0]_i_2_n_5
    SLICE_X0Y114         FDRE                                         r  IN0/counter_out2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN7/i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN7/i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  IN7/i_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN7/i_reg[2]/Q
                         net (fo=15, routed)          0.199     0.340    IN7/i_reg[2]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.385 r  IN7/i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.385    IN7/p_0_in[2]
    SLICE_X0Y91          FDRE                                         r  IN7/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[10]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    IN0/counter_out2_reg[10]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  IN0/counter_out2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    IN0/counter_out2_reg[8]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  IN0/counter_out2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[6]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    IN0/counter_out2_reg[6]
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  IN0/counter_out2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    IN0/counter_out2_reg[4]_i_1_n_4
    SLICE_X0Y115         FDRE                                         r  IN0/counter_out2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[2]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IN0/counter_out2_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    IN0/counter_out2_reg[2]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  IN0/counter_out2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.418    IN0/counter_out2_reg[0]_i_2_n_4
    SLICE_X0Y114         FDRE                                         r  IN0/counter_out2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN0/counter_out2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN0/counter_out2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  IN0/counter_out2_reg[0]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  IN0/counter_out2_reg[0]/Q
                         net (fo=2, routed)           0.184     0.325    IN0/counter_out2_reg[0]
    SLICE_X0Y114         LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  IN0/counter_out2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.370    IN0/counter_out2[0]_i_6_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  IN0/counter_out2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.440    IN0/counter_out2_reg[0]_i_2_n_7
    SLICE_X0Y114         FDRE                                         r  IN0/counter_out2_reg[0]/D
  -------------------------------------------------------------------    -------------------





