# bbtron ENHANCEDÂ®
bbtron ENHANCEDÂ® is MIPS based architecture built in Verilog for "Organization and Computer Architecture Laboratory" course of 2017 at the Institute of Science and Technology at Federal University of SÃ£o Paulo (UNIFESP). ðŸ”¥

The project was developed using the IntelÂ® QuartusÂ® Prime Software and tested using the Intel's CycloneÂ® IV FPGA.

All steps of construction are detailed (in Portuguese) on this [report](relatorio-lab-aoc.pdf).

*Read this in other languages: [English](README.md), [Portuguese](README.pt-BR.md).*

# Contributors:
- [Pedro Naresi](https://github.com/pedronaresi)
