#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Aug  3 09:59:47 2017
# Process ID: 1664
# Current directory: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3432 C:\College\Thesis\VivadoProjects\AES_encrypt\AES_encrypt\AES_encrypt.xpr
# Log file: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.xpr
update_compile_order -fileset sources_1
update_files -from_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/Test.coe -to_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/Key.coe -filesets [get_filesets *]
set_property -dict [list CONFIG.Coe_File {C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/Test.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.ip_user_files -ipstatic_source_dir C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.cache/compile_simlib/modelsim} {questa=C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.cache/compile_simlib/questa} {riviera=C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.cache/compile_simlib/riviera} {activehdl=C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_files -from_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/new/keycounter.v -to_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/new/counter.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
current_sim simulation_6
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
current_sim simulation_7
close_sim
close_sim
launch_simulation
source aes_enc_tb.tcl
close_design
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
current_sim simulation_15
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
current_sim simulation_17
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
current_sim simulation_18
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_design
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
current_sim simulation_21
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
current_sim simulation_27
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation
source aes_enc_tb.tcl
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
refresh_design
close [ open C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v w ]
add_files C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.srcs/sources_1/new/PlaintextAddrCounter.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
close_design
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
current_sim simulation_42
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
current_sim simulation_52
close_sim
launch_simulation
source aes_enc_tb.tcl
close_sim
current_sim simulation_54
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
close_sim
