C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/TB/tb_gray_counter.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/TB/tb_gray_counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2hot_encod.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2hot_encod.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module b2hot_encod

Top level modules:
	b2hot_encod

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2gray.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2gray.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module b2gray

Top level modules:
	b2gray

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/counter_en_updown.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/counter_en_updown.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_en_updown

Top level modules:
	counter_en_updown

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/gray_counter.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/gray_counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module gray_counter

Top level modules:
	gray_counter

} {} {}}
