
TC_TC_CAPTURE_WAVEFORM_EXAMPLE4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006138  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00006138  00006138  0000e138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000918  20000000  00006140  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000006c  20000918  00006a58  00010918  2**2
                  ALLOC
  4 .stack        00001004  20000984  00006ac4  00010918  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010918  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00010942  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002dd97  00000000  00000000  000109b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000085b1  00000000  00000000  0003e74a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010e0  00000000  00000000  00046d00  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bf0  00000000  00000000  00047de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002dddf  00000000  00000000  000489d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000161a9  00000000  00000000  000767af  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000e3939  00000000  00000000  0008c958  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000023f0  00000000  00000000  00170294  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000edb9  00000000  00000000  00172684  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20001988 	.word	0x20001988
       4:	00001e45 	.word	0x00001e45
       8:	00001e41 	.word	0x00001e41
       c:	00001e41 	.word	0x00001e41
      10:	00001e41 	.word	0x00001e41
      14:	00001e41 	.word	0x00001e41
      18:	00001e41 	.word	0x00001e41
	...
      2c:	00001e41 	.word	0x00001e41
      30:	00001e41 	.word	0x00001e41
      34:	00000000 	.word	0x00000000
      38:	00001e41 	.word	0x00001e41
      3c:	00001e41 	.word	0x00001e41
      40:	00001e41 	.word	0x00001e41
      44:	00001e41 	.word	0x00001e41
      48:	00001e41 	.word	0x00001e41
      4c:	00001e41 	.word	0x00001e41
      50:	00001e41 	.word	0x00001e41
      54:	00001e41 	.word	0x00001e41
      58:	00001e41 	.word	0x00001e41
      5c:	00001e41 	.word	0x00001e41
      60:	00001e41 	.word	0x00001e41
      64:	00001e41 	.word	0x00001e41
      68:	00001e41 	.word	0x00001e41
      6c:	00001e41 	.word	0x00001e41
      70:	00001e41 	.word	0x00001e41
      74:	00001e41 	.word	0x00001e41
      78:	00001e41 	.word	0x00001e41
      7c:	00001e41 	.word	0x00001e41
      80:	00001e41 	.word	0x00001e41
      84:	00001e41 	.word	0x00001e41
      88:	00001e41 	.word	0x00001e41
      8c:	00001e41 	.word	0x00001e41
      90:	00001e41 	.word	0x00001e41
      94:	00001e41 	.word	0x00001e41
      98:	00001e41 	.word	0x00001e41
      9c:	00001e41 	.word	0x00001e41
      a0:	00001e41 	.word	0x00001e41
      a4:	00001e41 	.word	0x00001e41
      a8:	00001e41 	.word	0x00001e41
      ac:	00001e41 	.word	0x00001e41
      b0:	00001e41 	.word	0x00001e41
      b4:	00001e41 	.word	0x00001e41
      b8:	00001e41 	.word	0x00001e41
      bc:	00001e41 	.word	0x00001e41
      c0:	00001e41 	.word	0x00001e41
      c4:	00001e41 	.word	0x00001e41
      c8:	00001e41 	.word	0x00001e41
      cc:	00001e41 	.word	0x00001e41
      d0:	00001e41 	.word	0x00001e41
      d4:	00001e41 	.word	0x00001e41
      d8:	00001e41 	.word	0x00001e41
      dc:	00001e41 	.word	0x00001e41
      e0:	00001e41 	.word	0x00001e41
      e4:	00001e41 	.word	0x00001e41
      e8:	00001e41 	.word	0x00001e41
      ec:	00001e41 	.word	0x00001e41
      f0:	00001e41 	.word	0x00001e41
      f4:	00001e41 	.word	0x00001e41
      f8:	00001e41 	.word	0x00001e41
      fc:	00001e41 	.word	0x00001e41
     100:	00001e41 	.word	0x00001e41
     104:	00001e41 	.word	0x00001e41
     108:	00001e41 	.word	0x00001e41
     10c:	00001e41 	.word	0x00001e41
     110:	00001e41 	.word	0x00001e41
     114:	00001e41 	.word	0x00001e41
     118:	00001e41 	.word	0x00001e41
     11c:	00001e41 	.word	0x00001e41
     120:	00001e41 	.word	0x00001e41
     124:	00001e41 	.word	0x00001e41
     128:	00001e41 	.word	0x00001e41
     12c:	00001e41 	.word	0x00001e41
     130:	00001e41 	.word	0x00001e41
     134:	00001e41 	.word	0x00001e41
     138:	00001e41 	.word	0x00001e41
     13c:	00001e41 	.word	0x00001e41
     140:	00001e41 	.word	0x00001e41
     144:	00001e41 	.word	0x00001e41
     148:	00001e41 	.word	0x00001e41
     14c:	00001e41 	.word	0x00001e41
     150:	00001e41 	.word	0x00001e41
     154:	00001e41 	.word	0x00001e41
     158:	00001e41 	.word	0x00001e41
     15c:	00001e41 	.word	0x00001e41
     160:	00001e41 	.word	0x00001e41
     164:	00001e41 	.word	0x00001e41
     168:	00001e41 	.word	0x00001e41
     16c:	00001e41 	.word	0x00001e41
     170:	00001e41 	.word	0x00001e41
     174:	00001e41 	.word	0x00001e41
     178:	00001e41 	.word	0x00001e41
     17c:	00001e41 	.word	0x00001e41

00000180 <deregister_tm_clones>:
     180:	b508      	push	{r3, lr}
     182:	4805      	ldr	r0, [pc, #20]	; (198 <deregister_tm_clones+0x18>)
     184:	4b05      	ldr	r3, [pc, #20]	; (19c <deregister_tm_clones+0x1c>)
     186:	1a19      	subs	r1, r3, r0
     188:	2906      	cmp	r1, #6
     18a:	d800      	bhi.n	18e <deregister_tm_clones+0xe>
     18c:	bd08      	pop	{r3, pc}
     18e:	4a04      	ldr	r2, [pc, #16]	; (1a0 <deregister_tm_clones+0x20>)
     190:	2a00      	cmp	r2, #0
     192:	d0fb      	beq.n	18c <deregister_tm_clones+0xc>
     194:	4790      	blx	r2
     196:	e7f9      	b.n	18c <deregister_tm_clones+0xc>
     198:	00006140 	.word	0x00006140
     19c:	00006143 	.word	0x00006143
     1a0:	00000000 	.word	0x00000000

000001a4 <register_tm_clones>:
     1a4:	b508      	push	{r3, lr}
     1a6:	4807      	ldr	r0, [pc, #28]	; (1c4 <register_tm_clones+0x20>)
     1a8:	4b07      	ldr	r3, [pc, #28]	; (1c8 <register_tm_clones+0x24>)
     1aa:	1a19      	subs	r1, r3, r0
     1ac:	108a      	asrs	r2, r1, #2
     1ae:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
     1b2:	1059      	asrs	r1, r3, #1
     1b4:	d100      	bne.n	1b8 <register_tm_clones+0x14>
     1b6:	bd08      	pop	{r3, pc}
     1b8:	4a04      	ldr	r2, [pc, #16]	; (1cc <register_tm_clones+0x28>)
     1ba:	2a00      	cmp	r2, #0
     1bc:	d0fb      	beq.n	1b6 <register_tm_clones+0x12>
     1be:	4790      	blx	r2
     1c0:	e7f9      	b.n	1b6 <register_tm_clones+0x12>
     1c2:	bf00      	nop
     1c4:	00006140 	.word	0x00006140
     1c8:	00006140 	.word	0x00006140
     1cc:	00000000 	.word	0x00000000

000001d0 <__do_global_dtors_aux>:
     1d0:	b510      	push	{r4, lr}
     1d2:	4c06      	ldr	r4, [pc, #24]	; (1ec <__do_global_dtors_aux+0x1c>)
     1d4:	7823      	ldrb	r3, [r4, #0]
     1d6:	b943      	cbnz	r3, 1ea <__do_global_dtors_aux+0x1a>
     1d8:	f7ff ffd2 	bl	180 <deregister_tm_clones>
     1dc:	4804      	ldr	r0, [pc, #16]	; (1f0 <__do_global_dtors_aux+0x20>)
     1de:	b110      	cbz	r0, 1e6 <__do_global_dtors_aux+0x16>
     1e0:	4804      	ldr	r0, [pc, #16]	; (1f4 <__do_global_dtors_aux+0x24>)
     1e2:	f3af 8000 	nop.w
     1e6:	2101      	movs	r1, #1
     1e8:	7021      	strb	r1, [r4, #0]
     1ea:	bd10      	pop	{r4, pc}
     1ec:	20000918 	.word	0x20000918
     1f0:	00000000 	.word	0x00000000
     1f4:	00006140 	.word	0x00006140

000001f8 <frame_dummy>:
     1f8:	b508      	push	{r3, lr}
     1fa:	4b08      	ldr	r3, [pc, #32]	; (21c <frame_dummy+0x24>)
     1fc:	b11b      	cbz	r3, 206 <frame_dummy+0xe>
     1fe:	4808      	ldr	r0, [pc, #32]	; (220 <frame_dummy+0x28>)
     200:	4908      	ldr	r1, [pc, #32]	; (224 <frame_dummy+0x2c>)
     202:	f3af 8000 	nop.w
     206:	4808      	ldr	r0, [pc, #32]	; (228 <frame_dummy+0x30>)
     208:	6801      	ldr	r1, [r0, #0]
     20a:	b111      	cbz	r1, 212 <frame_dummy+0x1a>
     20c:	4a07      	ldr	r2, [pc, #28]	; (22c <frame_dummy+0x34>)
     20e:	b102      	cbz	r2, 212 <frame_dummy+0x1a>
     210:	4790      	blx	r2
     212:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     216:	f7ff bfc5 	b.w	1a4 <register_tm_clones>
     21a:	bf00      	nop
     21c:	00000000 	.word	0x00000000
     220:	00006140 	.word	0x00006140
     224:	2000091c 	.word	0x2000091c
     228:	00006140 	.word	0x00006140
     22c:	00000000 	.word	0x00000000

00000230 <osc_priv_enable_osc0>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     230:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     234:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     236:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     23a:	f240 0344 	movw	r3, #68	; 0x44
     23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     242:	f04f 0200 	mov.w	r2, #0
     246:	701a      	strb	r2, [r3, #0]
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	SCIF->SCIF_UNLOCK = SCIF_UNLOCK_KEY(0xAAu)
     248:	f44f 6000 	mov.w	r0, #2048	; 0x800
     24c:	f2c4 000e 	movt	r0, #16398	; 0x400e
     250:	f04f 0320 	mov.w	r3, #32
     254:	f6ca 2300 	movt	r3, #43520	; 0xaa00
     258:	6183      	str	r3, [r0, #24]
		| SCIF_UNLOCK_ADDR((uint32_t)&SCIF->SCIF_OSCCTRL0 - (uint32_t)SCIF);
	SCIF->SCIF_OSCCTRL0 =
     25a:	f240 3207 	movw	r2, #775	; 0x307
     25e:	f2c0 0201 	movt	r2, #1
     262:	6202      	str	r2, [r0, #32]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     264:	b949      	cbnz	r1, 27a <osc_priv_enable_osc0+0x4a>
		cpu_irq_enable();
     266:	f240 0144 	movw	r1, #68	; 0x44
     26a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     26e:	f04f 0001 	mov.w	r0, #1
     272:	7008      	strb	r0, [r1, #0]
     274:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     278:	b662      	cpsie	i
     27a:	4770      	bx	lr

0000027c <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index)
{
     27c:	b430      	push	{r4, r5}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     27e:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     282:	b672      	cpsid	i
     284:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     288:	f240 0344 	movw	r3, #68	; 0x44
     28c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     290:	f04f 0200 	mov.w	r2, #0
     294:	701a      	strb	r2, [r3, #0]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     296:	f04f 0320 	mov.w	r3, #32
     29a:	f2c4 030e 	movt	r3, #16398	; 0x400e
     29e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	mask |= 1U << module_index;
     2a2:	f04f 0501 	mov.w	r5, #1
     2a6:	fa05 f101 	lsl.w	r1, r5, r1
     2aa:	4311      	orrs	r1, r2
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
     2ac:	f100 0208 	add.w	r2, r0, #8
     2b0:	ea4f 6502 	mov.w	r5, r2, lsl #24
     2b4:	ea4f 5295 	mov.w	r2, r5, lsr #22
	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
	mask |= 1U << module_index;
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
     2b8:	f042 452a 	orr.w	r5, r2, #2852126720	; 0xaa000000
     2bc:	f04f 0200 	mov.w	r2, #0
     2c0:	f2c4 020e 	movt	r2, #16398	; 0x400e
     2c4:	6595      	str	r5, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
     2c6:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     2ca:	b94c      	cbnz	r4, 2e0 <sysclk_priv_enable_module+0x64>
		cpu_irq_enable();
     2cc:	f240 0044 	movw	r0, #68	; 0x44
     2d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     2d4:	f04f 0301 	mov.w	r3, #1
     2d8:	7003      	strb	r3, [r0, #0]
     2da:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     2de:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
     2e0:	bc30      	pop	{r4, r5}
     2e2:	4770      	bx	lr

000002e4 <sysclk_priv_disable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be disabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index)
{
     2e4:	b430      	push	{r4, r5}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     2e6:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     2ea:	b672      	cpsid	i
     2ec:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     2f0:	f240 0344 	movw	r3, #68	; 0x44
     2f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     2f8:	f04f 0200 	mov.w	r2, #0
     2fc:	701a      	strb	r2, [r3, #0]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     2fe:	f04f 0320 	mov.w	r3, #32
     302:	f2c4 030e 	movt	r3, #16398	; 0x400e
     306:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
	mask &= ~(1U << module_index);
     30a:	f04f 0501 	mov.w	r5, #1
     30e:	fa05 f101 	lsl.w	r1, r5, r1
     312:	ea22 0101 	bic.w	r1, r2, r1
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
     316:	f100 0208 	add.w	r2, r0, #8
     31a:	ea4f 6502 	mov.w	r5, r2, lsl #24
     31e:	ea4f 5295 	mov.w	r2, r5, lsr #22
	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
	mask &= ~(1U << module_index);
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
     322:	f042 452a 	orr.w	r5, r2, #2852126720	; 0xaa000000
     326:	f04f 0200 	mov.w	r2, #0
     32a:	f2c4 020e 	movt	r2, #16398	; 0x400e
     32e:	6595      	str	r5, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
     330:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     334:	b94c      	cbnz	r4, 34a <sysclk_priv_disable_module+0x66>
		cpu_irq_enable();
     336:	f240 0044 	movw	r0, #68	; 0x44
     33a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     33e:	f04f 0301 	mov.w	r3, #1
     342:	7003      	strb	r3, [r0, #0]
     344:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     348:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
     34a:	bc30      	pop	{r4, r5}
     34c:	4770      	bx	lr
     34e:	bf00      	nop

00000350 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_enable_pba_module(uint32_t module_index)
{
     350:	b538      	push	{r3, r4, r5, lr}
     352:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     354:	f3ef 8510 	mrs	r5, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     358:	b672      	cpsid	i
     35a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     35e:	f240 0344 	movw	r3, #68	; 0x44
     362:	f2c2 0300 	movt	r3, #8192	; 0x2000
     366:	f04f 0200 	mov.w	r2, #0
     36a:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
     36c:	4610      	mov	r0, r2
     36e:	f2c4 000e 	movt	r0, #16398	; 0x400e
     372:	6a81      	ldr	r1, [r0, #40]	; 0x28
     374:	b941      	cbnz	r1, 388 <sysclk_enable_pba_module+0x38>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     376:	f04f 0001 	mov.w	r0, #1
     37a:	f04f 0105 	mov.w	r1, #5
     37e:	f240 237d 	movw	r3, #637	; 0x27d
     382:	f2c0 0300 	movt	r3, #0
     386:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     388:	b94d      	cbnz	r5, 39e <sysclk_enable_pba_module+0x4e>
		cpu_irq_enable();
     38a:	f240 0044 	movw	r0, #68	; 0x44
     38e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     392:	f04f 0201 	mov.w	r2, #1
     396:	7002      	strb	r2, [r0, #0]
     398:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     39c:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBA, module_index);
     39e:	f04f 0002 	mov.w	r0, #2
     3a2:	4621      	mov	r1, r4
     3a4:	f240 237d 	movw	r3, #637	; 0x27d
     3a8:	f2c0 0300 	movt	r3, #0
     3ac:	4798      	blx	r3
     3ae:	bd38      	pop	{r3, r4, r5, pc}

000003b0 <sysclk_disable_pba_module>:
/**
 * \brief Disable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_disable_pba_module(uint32_t module_index)
{
     3b0:	b510      	push	{r4, lr}
     3b2:	4601      	mov	r1, r0
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBA, module_index);
     3b4:	f04f 0002 	mov.w	r0, #2
     3b8:	f240 23e5 	movw	r3, #741	; 0x2e5
     3bc:	f2c0 0300 	movt	r3, #0
     3c0:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     3c2:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     3c6:	b672      	cpsid	i
     3c8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     3cc:	f240 0044 	movw	r0, #68	; 0x44
     3d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     3d4:	f04f 0200 	mov.w	r2, #0
     3d8:	7002      	strb	r2, [r0, #0]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
     3da:	4611      	mov	r1, r2
     3dc:	f2c4 010e 	movt	r1, #16398	; 0x400e
     3e0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     3e2:	b943      	cbnz	r3, 3f6 <sysclk_disable_pba_module+0x46>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     3e4:	f04f 0001 	mov.w	r0, #1
     3e8:	f04f 0105 	mov.w	r1, #5
     3ec:	f240 22e5 	movw	r2, #741	; 0x2e5
     3f0:	f2c0 0200 	movt	r2, #0
     3f4:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     3f6:	b94c      	cbnz	r4, 40c <sysclk_disable_pba_module+0x5c>
		cpu_irq_enable();
     3f8:	f240 0044 	movw	r0, #68	; 0x44
     3fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     400:	f04f 0101 	mov.w	r1, #1
     404:	7001      	strb	r1, [r0, #0]
     406:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     40a:	b662      	cpsie	i
     40c:	bd10      	pop	{r4, pc}
     40e:	bf00      	nop

00000410 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(uint32_t module_index)
{
     410:	b538      	push	{r3, r4, r5, lr}
     412:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     414:	f3ef 8510 	mrs	r5, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     418:	b672      	cpsid	i
     41a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     41e:	f240 0344 	movw	r3, #68	; 0x44
     422:	f2c2 0300 	movt	r3, #8192	; 0x2000
     426:	f04f 0200 	mov.w	r2, #0
     42a:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
     42c:	4610      	mov	r0, r2
     42e:	f2c4 000e 	movt	r0, #16398	; 0x400e
     432:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
     434:	b941      	cbnz	r1, 448 <sysclk_enable_pbb_module+0x38>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     436:	f04f 0001 	mov.w	r0, #1
     43a:	f04f 0106 	mov.w	r1, #6
     43e:	f240 237d 	movw	r3, #637	; 0x27d
     442:	f2c0 0300 	movt	r3, #0
     446:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     448:	b94d      	cbnz	r5, 45e <sysclk_enable_pbb_module+0x4e>
		cpu_irq_enable();
     44a:	f240 0044 	movw	r0, #68	; 0x44
     44e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     452:	f04f 0201 	mov.w	r2, #1
     456:	7002      	strb	r2, [r0, #0]
     458:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     45c:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBB, module_index);
     45e:	f04f 0003 	mov.w	r0, #3
     462:	4621      	mov	r1, r4
     464:	f240 237d 	movw	r3, #637	; 0x27d
     468:	f2c0 0300 	movt	r3, #0
     46c:	4798      	blx	r3
     46e:	bd38      	pop	{r3, r4, r5, pc}

00000470 <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(uint32_t module_index)
{
     470:	b510      	push	{r4, lr}
     472:	4601      	mov	r1, r0
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBB, module_index);
     474:	f04f 0003 	mov.w	r0, #3
     478:	f240 23e5 	movw	r3, #741	; 0x2e5
     47c:	f2c0 0300 	movt	r3, #0
     480:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     482:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     486:	b672      	cpsid	i
     488:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     48c:	f240 0044 	movw	r0, #68	; 0x44
     490:	f2c2 0000 	movt	r0, #8192	; 0x2000
     494:	f04f 0200 	mov.w	r2, #0
     498:	7002      	strb	r2, [r0, #0]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
     49a:	4611      	mov	r1, r2
     49c:	f2c4 010e 	movt	r1, #16398	; 0x400e
     4a0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
     4a2:	b943      	cbnz	r3, 4b6 <sysclk_disable_pbb_module+0x46>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     4a4:	f04f 0001 	mov.w	r0, #1
     4a8:	f04f 0106 	mov.w	r1, #6
     4ac:	f240 22e5 	movw	r2, #741	; 0x2e5
     4b0:	f2c0 0200 	movt	r2, #0
     4b4:	4790      	blx	r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     4b6:	b94c      	cbnz	r4, 4cc <sysclk_disable_pbb_module+0x5c>
		cpu_irq_enable();
     4b8:	f240 0044 	movw	r0, #68	; 0x44
     4bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4c0:	f04f 0101 	mov.w	r1, #1
     4c4:	7001      	strb	r1, [r0, #0]
     4c6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     4ca:	b662      	cpsie	i
     4cc:	bd10      	pop	{r4, pc}
     4ce:	bf00      	nop

000004d0 <sysclk_get_peripheral_bus_hz>:
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
     4d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     4d4:	f2c4 0307 	movt	r3, #16391	; 0x4007
     4d8:	4298      	cmp	r0, r3
     4da:	f000 816f 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     4de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     4e2:	f2c4 0107 	movt	r1, #16391	; 0x4007
     4e6:	4288      	cmp	r0, r1
     4e8:	f200 80bb 	bhi.w	662 <sysclk_get_peripheral_bus_hz+0x192>
     4ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     4f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
     4f4:	4290      	cmp	r0, r2
     4f6:	f000 8161 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     4fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     4fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
     502:	4298      	cmp	r0, r3
     504:	d851      	bhi.n	5aa <sysclk_get_peripheral_bus_hz+0xda>
     506:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     50a:	f2c4 0101 	movt	r1, #16385	; 0x4001
     50e:	4288      	cmp	r0, r1
     510:	f000 8154 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     514:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     518:	f2c4 0201 	movt	r2, #16385	; 0x4001
     51c:	4290      	cmp	r0, r2
     51e:	d820      	bhi.n	562 <sysclk_get_peripheral_bus_hz+0x92>
     520:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     524:	f2c4 0300 	movt	r3, #16384	; 0x4000
     528:	4298      	cmp	r0, r3
     52a:	f000 8147 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     52e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     532:	f2c4 0100 	movt	r1, #16384	; 0x4000
     536:	4288      	cmp	r0, r1
     538:	d804      	bhi.n	544 <sysclk_get_peripheral_bus_hz+0x74>
     53a:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     53e:	f040 8142 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     542:	e13b      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     544:	f04f 0200 	mov.w	r2, #0
     548:	f2c4 0201 	movt	r2, #16385	; 0x4001
     54c:	4290      	cmp	r0, r2
     54e:	f000 8135 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     552:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     556:	f2c4 0301 	movt	r3, #16385	; 0x4001
     55a:	4298      	cmp	r0, r3
     55c:	f040 8133 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     560:	e12c      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     562:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     566:	f2c4 0101 	movt	r1, #16385	; 0x4001
     56a:	4288      	cmp	r0, r1
     56c:	f000 8126 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     570:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     574:	f2c4 0201 	movt	r2, #16385	; 0x4001
     578:	4290      	cmp	r0, r2
     57a:	d807      	bhi.n	58c <sysclk_get_peripheral_bus_hz+0xbc>
     57c:	f44f 4304 	mov.w	r3, #33792	; 0x8400
     580:	f2c4 0301 	movt	r3, #16385	; 0x4001
     584:	4298      	cmp	r0, r3
     586:	f040 811e 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     58a:	e117      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     58c:	f44f 4144 	mov.w	r1, #50176	; 0xc400
     590:	f2c4 0101 	movt	r1, #16385	; 0x4001
     594:	4288      	cmp	r0, r1
     596:	f000 8111 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     59a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     59e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     5a2:	4290      	cmp	r0, r2
     5a4:	f040 810f 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     5a8:	e108      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     5aa:	f04f 0300 	mov.w	r3, #0
     5ae:	f2c4 0304 	movt	r3, #16388	; 0x4004
     5b2:	4298      	cmp	r0, r3
     5b4:	f000 8102 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     5b8:	f04f 0100 	mov.w	r1, #0
     5bc:	f2c4 0104 	movt	r1, #16388	; 0x4004
     5c0:	4288      	cmp	r0, r1
     5c2:	d823      	bhi.n	60c <sysclk_get_peripheral_bus_hz+0x13c>
     5c4:	f04f 0200 	mov.w	r2, #0
     5c8:	f2c4 0203 	movt	r2, #16387	; 0x4003
     5cc:	4290      	cmp	r0, r2
     5ce:	f000 80f5 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     5d2:	f04f 0300 	mov.w	r3, #0
     5d6:	f2c4 0303 	movt	r3, #16387	; 0x4003
     5da:	4298      	cmp	r0, r3
     5dc:	d807      	bhi.n	5ee <sysclk_get_peripheral_bus_hz+0x11e>
     5de:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     5e2:	f2c4 0102 	movt	r1, #16386	; 0x4002
     5e6:	4288      	cmp	r0, r1
     5e8:	f040 80ed 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     5ec:	e0e6      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     5ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     5f2:	f2c4 0203 	movt	r2, #16387	; 0x4003
     5f6:	4290      	cmp	r0, r2
     5f8:	f000 80e0 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     5fc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     600:	f2c4 0303 	movt	r3, #16387	; 0x4003
     604:	4298      	cmp	r0, r3
     606:	f040 80de 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     60a:	e0d7      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     60c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     610:	f2c4 0106 	movt	r1, #16390	; 0x4006
     614:	4288      	cmp	r0, r1
     616:	f000 80d1 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     61a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     61e:	f2c4 0206 	movt	r2, #16390	; 0x4006
     622:	4290      	cmp	r0, r2
     624:	d80e      	bhi.n	644 <sysclk_get_peripheral_bus_hz+0x174>
     626:	f04f 0300 	mov.w	r3, #0
     62a:	f2c4 0306 	movt	r3, #16390	; 0x4006
     62e:	4298      	cmp	r0, r3
     630:	f000 80c4 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     634:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     638:	f2c4 0106 	movt	r1, #16390	; 0x4006
     63c:	4288      	cmp	r0, r1
     63e:	f040 80c2 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     642:	e0bb      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     644:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     648:	f2c4 0206 	movt	r2, #16390	; 0x4006
     64c:	4290      	cmp	r0, r2
     64e:	f000 80b5 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     652:	f04f 0300 	mov.w	r3, #0
     656:	f2c4 0307 	movt	r3, #16391	; 0x4007
     65a:	4298      	cmp	r0, r3
     65c:	f040 80b3 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     660:	e0ac      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     662:	f04f 0100 	mov.w	r1, #0
     666:	f2c4 010e 	movt	r1, #16398	; 0x400e
     66a:	4288      	cmp	r0, r1
     66c:	f000 80a6 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     670:	f04f 0200 	mov.w	r2, #0
     674:	f2c4 020e 	movt	r2, #16398	; 0x400e
     678:	4290      	cmp	r0, r2
     67a:	d84e      	bhi.n	71a <sysclk_get_peripheral_bus_hz+0x24a>
     67c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     680:	f2c4 030a 	movt	r3, #16394	; 0x400a
     684:	4298      	cmp	r0, r3
     686:	f000 8099 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     68a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     68e:	f2c4 010a 	movt	r1, #16394	; 0x400a
     692:	4288      	cmp	r0, r1
     694:	d821      	bhi.n	6da <sysclk_get_peripheral_bus_hz+0x20a>
     696:	f04f 0200 	mov.w	r2, #0
     69a:	f2c4 0208 	movt	r2, #16392	; 0x4008
     69e:	4290      	cmp	r0, r2
     6a0:	f000 808c 	beq.w	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     6a4:	f04f 0300 	mov.w	r3, #0
     6a8:	f2c4 0308 	movt	r3, #16392	; 0x4008
     6ac:	4298      	cmp	r0, r3
     6ae:	d807      	bhi.n	6c0 <sysclk_get_peripheral_bus_hz+0x1f0>
     6b0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     6b4:	f2c4 0107 	movt	r1, #16391	; 0x4007
     6b8:	4288      	cmp	r0, r1
     6ba:	f040 8084 	bne.w	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     6be:	e07d      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     6c0:	f04f 0200 	mov.w	r2, #0
     6c4:	f2c4 020a 	movt	r2, #16394	; 0x400a
     6c8:	4290      	cmp	r0, r2
     6ca:	d077      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     6cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
     6d0:	f2c4 030a 	movt	r3, #16394	; 0x400a
     6d4:	4298      	cmp	r0, r3
     6d6:	d176      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     6d8:	e070      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     6da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     6de:	f2c4 010a 	movt	r1, #16394	; 0x400a
     6e2:	4288      	cmp	r0, r1
     6e4:	d06a      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     6e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     6ea:	f2c4 020a 	movt	r2, #16394	; 0x400a
     6ee:	4290      	cmp	r0, r2
     6f0:	d806      	bhi.n	700 <sysclk_get_peripheral_bus_hz+0x230>
     6f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     6f6:	f2c4 030a 	movt	r3, #16394	; 0x400a
     6fa:	4298      	cmp	r0, r3
     6fc:	d163      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     6fe:	e05d      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     700:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
     704:	f2c4 010a 	movt	r1, #16394	; 0x400a
     708:	4288      	cmp	r0, r1
     70a:	d057      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     70c:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
     710:	f2c4 020a 	movt	r2, #16394	; 0x400a
     714:	4290      	cmp	r0, r2
     716:	d156      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     718:	e050      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     71a:	f04f 0300 	mov.w	r3, #0
     71e:	f2c4 030f 	movt	r3, #16399	; 0x400f
     722:	4298      	cmp	r0, r3
     724:	d04a      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     726:	f04f 0100 	mov.w	r1, #0
     72a:	f2c4 010f 	movt	r1, #16399	; 0x400f
     72e:	4288      	cmp	r0, r1
     730:	d81f      	bhi.n	772 <sysclk_get_peripheral_bus_hz+0x2a2>
     732:	f44f 6200 	mov.w	r2, #2048	; 0x800
     736:	f2c4 020e 	movt	r2, #16398	; 0x400e
     73a:	4290      	cmp	r0, r2
     73c:	d03e      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     73e:	f44f 6300 	mov.w	r3, #2048	; 0x800
     742:	f2c4 030e 	movt	r3, #16398	; 0x400e
     746:	4298      	cmp	r0, r3
     748:	d806      	bhi.n	758 <sysclk_get_peripheral_bus_hz+0x288>
     74a:	f44f 6180 	mov.w	r1, #1024	; 0x400
     74e:	f2c4 010e 	movt	r1, #16398	; 0x400e
     752:	4288      	cmp	r0, r1
     754:	d137      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     756:	e031      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     758:	f44f 6240 	mov.w	r2, #3072	; 0xc00
     75c:	f2c4 020e 	movt	r2, #16398	; 0x400e
     760:	4290      	cmp	r0, r2
     762:	d02b      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     764:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     768:	f2c4 030e 	movt	r3, #16398	; 0x400e
     76c:	4298      	cmp	r0, r3
     76e:	d12a      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     770:	e024      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     772:	f44f 6140 	mov.w	r1, #3072	; 0xc00
     776:	f2c4 010f 	movt	r1, #16399	; 0x400f
     77a:	4288      	cmp	r0, r1
     77c:	d01e      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     77e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
     782:	f2c4 020f 	movt	r2, #16399	; 0x400f
     786:	4290      	cmp	r0, r2
     788:	d80c      	bhi.n	7a4 <sysclk_get_peripheral_bus_hz+0x2d4>
     78a:	f44f 6380 	mov.w	r3, #1024	; 0x400
     78e:	f2c4 030f 	movt	r3, #16399	; 0x400f
     792:	4298      	cmp	r0, r3
     794:	d012      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     796:	f44f 6100 	mov.w	r1, #2048	; 0x800
     79a:	f2c4 010f 	movt	r1, #16399	; 0x400f
     79e:	4288      	cmp	r0, r1
     7a0:	d111      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
     7a2:	e00b      	b.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     7a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     7a8:	f2c4 020f 	movt	r2, #16399	; 0x400f
     7ac:	4290      	cmp	r0, r2
     7ae:	d005      	beq.n	7bc <sysclk_get_peripheral_bus_hz+0x2ec>
     7b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
     7b4:	f2c4 030f 	movt	r3, #16399	; 0x400f
     7b8:	4298      	cmp	r0, r3
     7ba:	d104      	bne.n	7c6 <sysclk_get_peripheral_bus_hz+0x2f6>
	case PARC_ADDR:
	case CATB_ADDR:
	case TWIM2_ADDR:
	case TWIM3_ADDR:
	case LCDCA_ADDR:
		return sysclk_get_pba_hz();
     7bc:	f648 5080 	movw	r0, #36224	; 0x8d80
     7c0:	f2c0 005b 	movt	r0, #91	; 0x5b
     7c4:	4770      	bx	lr
	case PICOUART_ADDR:
		return sysclk_get_pbd_hz();

	default:
		Assert(false);
		return 0;
     7c6:	f04f 0000 	mov.w	r0, #0
	}
}
     7ca:	4770      	bx	lr

000007cc <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_enable_peripheral_clock(const volatile void *module)
{
     7cc:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
     7ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     7d2:	f2c4 0307 	movt	r3, #16391	; 0x4007
     7d6:	4298      	cmp	r0, r3
     7d8:	f000 827f 	beq.w	cda <sysclk_enable_peripheral_clock+0x50e>
     7dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     7e0:	f2c4 0107 	movt	r1, #16391	; 0x4007
     7e4:	4288      	cmp	r0, r1
     7e6:	f200 80bb 	bhi.w	960 <sysclk_enable_peripheral_clock+0x194>
     7ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     7ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
     7f2:	4290      	cmp	r0, r2
     7f4:	f000 81f2 	beq.w	bdc <sysclk_enable_peripheral_clock+0x410>
     7f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     7fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
     800:	4298      	cmp	r0, r3
     802:	d851      	bhi.n	8a8 <sysclk_enable_peripheral_clock+0xdc>
     804:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     808:	f2c4 0101 	movt	r1, #16385	; 0x4001
     80c:	4288      	cmp	r0, r1
     80e:	f000 81b0 	beq.w	b72 <sysclk_enable_peripheral_clock+0x3a6>
     812:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     816:	f2c4 0201 	movt	r2, #16385	; 0x4001
     81a:	4290      	cmp	r0, r2
     81c:	d820      	bhi.n	860 <sysclk_enable_peripheral_clock+0x94>
     81e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     822:	f2c4 0300 	movt	r3, #16384	; 0x4000
     826:	4298      	cmp	r0, r3
     828:	f000 8171 	beq.w	b0e <sysclk_enable_peripheral_clock+0x342>
     82c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     830:	f2c4 0100 	movt	r1, #16384	; 0x4000
     834:	4288      	cmp	r0, r1
     836:	d804      	bhi.n	842 <sysclk_enable_peripheral_clock+0x76>
     838:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     83c:	f040 8334 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     840:	e15d      	b.n	afe <sysclk_enable_peripheral_clock+0x332>
     842:	f04f 0300 	mov.w	r3, #0
     846:	f2c4 0301 	movt	r3, #16385	; 0x4001
     84a:	4298      	cmp	r0, r3
     84c:	f000 8167 	beq.w	b1e <sysclk_enable_peripheral_clock+0x352>
     850:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     854:	f2c4 0101 	movt	r1, #16385	; 0x4001
     858:	4288      	cmp	r0, r1
     85a:	f040 8325 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     85e:	e173      	b.n	b48 <sysclk_enable_peripheral_clock+0x37c>
     860:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     864:	f2c4 0301 	movt	r3, #16385	; 0x4001
     868:	4298      	cmp	r0, r3
     86a:	f000 8192 	beq.w	b92 <sysclk_enable_peripheral_clock+0x3c6>
     86e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     872:	f2c4 0201 	movt	r2, #16385	; 0x4001
     876:	4290      	cmp	r0, r2
     878:	d807      	bhi.n	88a <sysclk_enable_peripheral_clock+0xbe>
     87a:	f44f 4104 	mov.w	r1, #33792	; 0x8400
     87e:	f2c4 0101 	movt	r1, #16385	; 0x4001
     882:	4288      	cmp	r0, r1
     884:	f040 8310 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     888:	e17b      	b.n	b82 <sysclk_enable_peripheral_clock+0x3b6>
     88a:	f44f 4244 	mov.w	r2, #50176	; 0xc400
     88e:	f2c4 0201 	movt	r2, #16385	; 0x4001
     892:	4290      	cmp	r0, r2
     894:	f000 8185 	beq.w	ba2 <sysclk_enable_peripheral_clock+0x3d6>
     898:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     89c:	f2c4 0102 	movt	r1, #16386	; 0x4002
     8a0:	4288      	cmp	r0, r1
     8a2:	f040 8301 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     8a6:	e184      	b.n	bb2 <sysclk_enable_peripheral_clock+0x3e6>
     8a8:	f04f 0200 	mov.w	r2, #0
     8ac:	f2c4 0204 	movt	r2, #16388	; 0x4004
     8b0:	4290      	cmp	r0, r2
     8b2:	f000 81e2 	beq.w	c7a <sysclk_enable_peripheral_clock+0x4ae>
     8b6:	f04f 0100 	mov.w	r1, #0
     8ba:	f2c4 0104 	movt	r1, #16388	; 0x4004
     8be:	4288      	cmp	r0, r1
     8c0:	d823      	bhi.n	90a <sysclk_enable_peripheral_clock+0x13e>
     8c2:	f04f 0300 	mov.w	r3, #0
     8c6:	f2c4 0303 	movt	r3, #16387	; 0x4003
     8ca:	4298      	cmp	r0, r3
     8cc:	f000 81b0 	beq.w	c30 <sysclk_enable_peripheral_clock+0x464>
     8d0:	f04f 0200 	mov.w	r2, #0
     8d4:	f2c4 0203 	movt	r2, #16387	; 0x4003
     8d8:	4290      	cmp	r0, r2
     8da:	d807      	bhi.n	8ec <sysclk_enable_peripheral_clock+0x120>
     8dc:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     8e0:	f2c4 0102 	movt	r1, #16386	; 0x4002
     8e4:	4288      	cmp	r0, r1
     8e6:	f040 82df 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     8ea:	e18c      	b.n	c06 <sysclk_enable_peripheral_clock+0x43a>
     8ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     8f0:	f2c4 0203 	movt	r2, #16387	; 0x4003
     8f4:	4290      	cmp	r0, r2
     8f6:	f000 81b0 	beq.w	c5a <sysclk_enable_peripheral_clock+0x48e>
     8fa:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     8fe:	f2c4 0103 	movt	r1, #16387	; 0x4003
     902:	4288      	cmp	r0, r1
     904:	f040 82d0 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     908:	e1af      	b.n	c6a <sysclk_enable_peripheral_clock+0x49e>
     90a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     90e:	f2c4 0306 	movt	r3, #16390	; 0x4006
     912:	4298      	cmp	r0, r3
     914:	f000 81c9 	beq.w	caa <sysclk_enable_peripheral_clock+0x4de>
     918:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     91c:	f2c4 0106 	movt	r1, #16390	; 0x4006
     920:	4288      	cmp	r0, r1
     922:	d80e      	bhi.n	942 <sysclk_enable_peripheral_clock+0x176>
     924:	f04f 0200 	mov.w	r2, #0
     928:	f2c4 0206 	movt	r2, #16390	; 0x4006
     92c:	4290      	cmp	r0, r2
     92e:	f000 81ac 	beq.w	c8a <sysclk_enable_peripheral_clock+0x4be>
     932:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     936:	f2c4 0306 	movt	r3, #16390	; 0x4006
     93a:	4298      	cmp	r0, r3
     93c:	f040 82b4 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     940:	e1ab      	b.n	c9a <sysclk_enable_peripheral_clock+0x4ce>
     942:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     946:	f2c4 0306 	movt	r3, #16390	; 0x4006
     94a:	4298      	cmp	r0, r3
     94c:	f000 81b5 	beq.w	cba <sysclk_enable_peripheral_clock+0x4ee>
     950:	f04f 0100 	mov.w	r1, #0
     954:	f2c4 0107 	movt	r1, #16391	; 0x4007
     958:	4288      	cmp	r0, r1
     95a:	f040 82a5 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     95e:	e1b4      	b.n	cca <sysclk_enable_peripheral_clock+0x4fe>
     960:	f04f 0100 	mov.w	r1, #0
     964:	f2c4 010e 	movt	r1, #16398	; 0x400e
     968:	4288      	cmp	r0, r1
     96a:	f000 8232 	beq.w	dd2 <sysclk_enable_peripheral_clock+0x606>
     96e:	f04f 0300 	mov.w	r3, #0
     972:	f2c4 030e 	movt	r3, #16398	; 0x400e
     976:	4298      	cmp	r0, r3
     978:	d85b      	bhi.n	a32 <sysclk_enable_peripheral_clock+0x266>
     97a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     97e:	f2c4 020a 	movt	r2, #16394	; 0x400a
     982:	4290      	cmp	r0, r2
     984:	f000 81e2 	beq.w	d4c <sysclk_enable_peripheral_clock+0x580>
     988:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     98c:	f2c4 010a 	movt	r1, #16394	; 0x400a
     990:	4288      	cmp	r0, r1
     992:	d823      	bhi.n	9dc <sysclk_enable_peripheral_clock+0x210>
     994:	f04f 0300 	mov.w	r3, #0
     998:	f2c4 0308 	movt	r3, #16392	; 0x4008
     99c:	4298      	cmp	r0, r3
     99e:	f000 81ac 	beq.w	cfa <sysclk_enable_peripheral_clock+0x52e>
     9a2:	f04f 0200 	mov.w	r2, #0
     9a6:	f2c4 0208 	movt	r2, #16392	; 0x4008
     9aa:	4290      	cmp	r0, r2
     9ac:	d807      	bhi.n	9be <sysclk_enable_peripheral_clock+0x1f2>
     9ae:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     9b2:	f2c4 0107 	movt	r1, #16391	; 0x4007
     9b6:	4288      	cmp	r0, r1
     9b8:	f040 8276 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     9bc:	e195      	b.n	cea <sysclk_enable_peripheral_clock+0x51e>
     9be:	f04f 0200 	mov.w	r2, #0
     9c2:	f2c4 020a 	movt	r2, #16394	; 0x400a
     9c6:	4290      	cmp	r0, r2
     9c8:	f000 819f 	beq.w	d0a <sysclk_enable_peripheral_clock+0x53e>
     9cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
     9d0:	f2c4 010a 	movt	r1, #16394	; 0x400a
     9d4:	4288      	cmp	r0, r1
     9d6:	f040 8267 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     9da:	e1a6      	b.n	d2a <sysclk_enable_peripheral_clock+0x55e>
     9dc:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
     9e0:	f2c4 030a 	movt	r3, #16394	; 0x400a
     9e4:	4298      	cmp	r0, r3
     9e6:	f000 81db 	beq.w	da0 <sysclk_enable_peripheral_clock+0x5d4>
     9ea:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
     9ee:	f2c4 010a 	movt	r1, #16394	; 0x400a
     9f2:	4288      	cmp	r0, r1
     9f4:	d80e      	bhi.n	a14 <sysclk_enable_peripheral_clock+0x248>
     9f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     9fa:	f2c4 020a 	movt	r2, #16394	; 0x400a
     9fe:	4290      	cmp	r0, r2
     a00:	f000 81ac 	beq.w	d5c <sysclk_enable_peripheral_clock+0x590>
     a04:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     a08:	f2c4 030a 	movt	r3, #16394	; 0x400a
     a0c:	4298      	cmp	r0, r3
     a0e:	f040 824b 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     a12:	e1b4      	b.n	d7e <sysclk_enable_peripheral_clock+0x5b2>
     a14:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
     a18:	f2c4 010a 	movt	r1, #16394	; 0x400a
     a1c:	4288      	cmp	r0, r1
     a1e:	f000 81d0 	beq.w	dc2 <sysclk_enable_peripheral_clock+0x5f6>
     a22:	f04f 0300 	mov.w	r3, #0
     a26:	f2c4 030b 	movt	r3, #16395	; 0x400b
     a2a:	4298      	cmp	r0, r3
     a2c:	f040 823c 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     a30:	e05b      	b.n	aea <sysclk_enable_peripheral_clock+0x31e>
     a32:	f04f 0300 	mov.w	r3, #0
     a36:	f2c4 030f 	movt	r3, #16399	; 0x400f
     a3a:	4298      	cmp	r0, r3
     a3c:	f000 81fa 	beq.w	e34 <sysclk_enable_peripheral_clock+0x668>
     a40:	f04f 0200 	mov.w	r2, #0
     a44:	f2c4 020f 	movt	r2, #16399	; 0x400f
     a48:	4290      	cmp	r0, r2
     a4a:	d823      	bhi.n	a94 <sysclk_enable_peripheral_clock+0x2c8>
     a4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
     a50:	f2c4 010e 	movt	r1, #16398	; 0x400e
     a54:	4288      	cmp	r0, r1
     a56:	f000 81d0 	beq.w	dfa <sysclk_enable_peripheral_clock+0x62e>
     a5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
     a5e:	f2c4 030e 	movt	r3, #16398	; 0x400e
     a62:	4298      	cmp	r0, r3
     a64:	d807      	bhi.n	a76 <sysclk_enable_peripheral_clock+0x2aa>
     a66:	f44f 6280 	mov.w	r2, #1024	; 0x400
     a6a:	f2c4 020e 	movt	r2, #16398	; 0x400e
     a6e:	4290      	cmp	r0, r2
     a70:	f040 821a 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     a74:	e1b7      	b.n	de6 <sysclk_enable_peripheral_clock+0x61a>
     a76:	f44f 6140 	mov.w	r1, #3072	; 0xc00
     a7a:	f2c4 010e 	movt	r1, #16398	; 0x400e
     a7e:	4288      	cmp	r0, r1
     a80:	f000 81c5 	beq.w	e0e <sysclk_enable_peripheral_clock+0x642>
     a84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     a88:	f2c4 020e 	movt	r2, #16398	; 0x400e
     a8c:	4290      	cmp	r0, r2
     a8e:	f040 820b 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     a92:	e1c6      	b.n	e22 <sysclk_enable_peripheral_clock+0x656>
     a94:	f44f 6140 	mov.w	r1, #3072	; 0xc00
     a98:	f2c4 010f 	movt	r1, #16399	; 0x400f
     a9c:	4288      	cmp	r0, r1
     a9e:	f000 81e7 	beq.w	e70 <sysclk_enable_peripheral_clock+0x6a4>
     aa2:	f44f 6240 	mov.w	r2, #3072	; 0xc00
     aa6:	f2c4 020f 	movt	r2, #16399	; 0x400f
     aaa:	4290      	cmp	r0, r2
     aac:	d80e      	bhi.n	acc <sysclk_enable_peripheral_clock+0x300>
     aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
     ab2:	f2c4 030f 	movt	r3, #16399	; 0x400f
     ab6:	4298      	cmp	r0, r3
     ab8:	f000 81c6 	beq.w	e48 <sysclk_enable_peripheral_clock+0x67c>
     abc:	f44f 6100 	mov.w	r1, #2048	; 0x800
     ac0:	f2c4 010f 	movt	r1, #16399	; 0x400f
     ac4:	4288      	cmp	r0, r1
     ac6:	f040 81ef 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     aca:	e1c7      	b.n	e5c <sysclk_enable_peripheral_clock+0x690>
     acc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     ad0:	f2c4 010f 	movt	r1, #16399	; 0x400f
     ad4:	4288      	cmp	r0, r1
     ad6:	f000 81d5 	beq.w	e84 <sysclk_enable_peripheral_clock+0x6b8>
     ada:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
     ade:	f2c4 020f 	movt	r2, #16399	; 0x400f
     ae2:	4290      	cmp	r0, r2
     ae4:	f040 81e0 	bne.w	ea8 <sysclk_enable_peripheral_clock+0x6dc>
     ae8:	e1d6      	b.n	e98 <sysclk_enable_peripheral_clock+0x6cc>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     aea:	f04f 0001 	mov.w	r0, #1
     aee:	f04f 0109 	mov.w	r1, #9
     af2:	f240 227d 	movw	r2, #637	; 0x27d
     af6:	f2c0 0200 	movt	r2, #0
     afa:	4790      	blx	r2
     afc:	bd08      	pop	{r3, pc}
	case AESA_ADDR:
		sysclk_enable_hsb_module(SYSCLK_AESA_HSB);
		break;

	case IISC_ADDR:
		sysclk_enable_pba_module(SYSCLK_IISC);
     afe:	f04f 0000 	mov.w	r0, #0
     b02:	f240 3251 	movw	r2, #849	; 0x351
     b06:	f2c0 0200 	movt	r2, #0
     b0a:	4790      	blx	r2
		break;
     b0c:	bd08      	pop	{r3, pc}

	case SPI_ADDR:
		sysclk_enable_pba_module(SYSCLK_SPI);
     b0e:	f04f 0001 	mov.w	r0, #1
     b12:	f240 3151 	movw	r1, #849	; 0x351
     b16:	f2c0 0100 	movt	r1, #0
     b1a:	4788      	blx	r1
		break;
     b1c:	bd08      	pop	{r3, pc}

	case TC0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC0);
     b1e:	f04f 0002 	mov.w	r0, #2
     b22:	f240 3351 	movw	r3, #849	; 0x351
     b26:	f2c0 0300 	movt	r3, #0
     b2a:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b2c:	f04f 0000 	mov.w	r0, #0
     b30:	f2c4 000e 	movt	r0, #16398	; 0x400e
     b34:	6c01      	ldr	r1, [r0, #64]	; 0x40
	temp_mask |= mask;
     b36:	f041 0355 	orr.w	r3, r1, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b3a:	f04f 0240 	mov.w	r2, #64	; 0x40
     b3e:	f6ca 2200 	movt	r2, #43520	; 0xaa00
     b42:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b44:	6403      	str	r3, [r0, #64]	; 0x40
     b46:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TC1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC1);
     b48:	f04f 0003 	mov.w	r0, #3
     b4c:	f240 3251 	movw	r2, #849	; 0x351
     b50:	f2c0 0200 	movt	r2, #0
     b54:	4790      	blx	r2
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b56:	f04f 0000 	mov.w	r0, #0
     b5a:	f2c4 000e 	movt	r0, #16398	; 0x400e
     b5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
	temp_mask |= mask;
     b60:	f043 0155 	orr.w	r1, r3, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b64:	f04f 0240 	mov.w	r2, #64	; 0x40
     b68:	f6ca 2200 	movt	r2, #43520	; 0xaa00
     b6c:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b6e:	6401      	str	r1, [r0, #64]	; 0x40
     b70:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TWIM0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM0);
     b72:	f04f 0004 	mov.w	r0, #4
     b76:	f240 3351 	movw	r3, #849	; 0x351
     b7a:	f2c0 0300 	movt	r3, #0
     b7e:	4798      	blx	r3
		break;
     b80:	bd08      	pop	{r3, pc}

	case TWIS0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS0);
     b82:	f04f 0005 	mov.w	r0, #5
     b86:	f240 3351 	movw	r3, #849	; 0x351
     b8a:	f2c0 0300 	movt	r3, #0
     b8e:	4798      	blx	r3
		break;
     b90:	bd08      	pop	{r3, pc}

	case TWIM1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM1);
     b92:	f04f 0006 	mov.w	r0, #6
     b96:	f240 3151 	movw	r1, #849	; 0x351
     b9a:	f2c0 0100 	movt	r1, #0
     b9e:	4788      	blx	r1
		break;
     ba0:	bd08      	pop	{r3, pc}

	case TWIS1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS1);
     ba2:	f04f 0007 	mov.w	r0, #7
     ba6:	f240 3251 	movw	r2, #849	; 0x351
     baa:	f2c0 0200 	movt	r2, #0
     bae:	4790      	blx	r2
		break;
     bb0:	bd08      	pop	{r3, pc}

	case USART0_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART0);
     bb2:	f04f 0008 	mov.w	r0, #8
     bb6:	f240 3351 	movw	r3, #849	; 0x351
     bba:	f2c0 0300 	movt	r3, #0
     bbe:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     bc0:	f04f 0000 	mov.w	r0, #0
     bc4:	f2c4 000e 	movt	r0, #16398	; 0x400e
     bc8:	6c02      	ldr	r2, [r0, #64]	; 0x40
	temp_mask |= mask;
     bca:	f042 0104 	orr.w	r1, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     bce:	f04f 0340 	mov.w	r3, #64	; 0x40
     bd2:	f6ca 2300 	movt	r3, #43520	; 0xaa00
     bd6:	6583      	str	r3, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     bd8:	6401      	str	r1, [r0, #64]	; 0x40
     bda:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART1_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART1);
     bdc:	f04f 0009 	mov.w	r0, #9
     be0:	f240 3351 	movw	r3, #849	; 0x351
     be4:	f2c0 0300 	movt	r3, #0
     be8:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     bea:	f04f 0000 	mov.w	r0, #0
     bee:	f2c4 000e 	movt	r0, #16398	; 0x400e
     bf2:	6c01      	ldr	r1, [r0, #64]	; 0x40
	temp_mask |= mask;
     bf4:	f041 0304 	orr.w	r3, r1, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     bf8:	f04f 0240 	mov.w	r2, #64	; 0x40
     bfc:	f6ca 2200 	movt	r2, #43520	; 0xaa00
     c00:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     c02:	6403      	str	r3, [r0, #64]	; 0x40
     c04:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART2_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART2);
     c06:	f04f 000a 	mov.w	r0, #10
     c0a:	f240 3351 	movw	r3, #849	; 0x351
     c0e:	f2c0 0300 	movt	r3, #0
     c12:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     c14:	f04f 0000 	mov.w	r0, #0
     c18:	f2c4 000e 	movt	r0, #16398	; 0x400e
     c1c:	6c02      	ldr	r2, [r0, #64]	; 0x40
	temp_mask |= mask;
     c1e:	f042 0104 	orr.w	r1, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     c22:	f04f 0340 	mov.w	r3, #64	; 0x40
     c26:	f6ca 2300 	movt	r3, #43520	; 0xaa00
     c2a:	6583      	str	r3, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     c2c:	6401      	str	r1, [r0, #64]	; 0x40
     c2e:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART3_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART3);
     c30:	f04f 000b 	mov.w	r0, #11
     c34:	f240 3151 	movw	r1, #849	; 0x351
     c38:	f2c0 0100 	movt	r1, #0
     c3c:	4788      	blx	r1
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     c3e:	f04f 0000 	mov.w	r0, #0
     c42:	f2c4 000e 	movt	r0, #16398	; 0x400e
     c46:	6c03      	ldr	r3, [r0, #64]	; 0x40
	temp_mask |= mask;
     c48:	f043 0104 	orr.w	r1, r3, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     c4c:	f04f 0240 	mov.w	r2, #64	; 0x40
     c50:	f6ca 2200 	movt	r2, #43520	; 0xaa00
     c54:	6582      	str	r2, [r0, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     c56:	6401      	str	r1, [r0, #64]	; 0x40
     c58:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case ADCIFE_ADDR:
		sysclk_enable_pba_module(SYSCLK_ADCIFE);
     c5a:	f04f 000c 	mov.w	r0, #12
     c5e:	f240 3251 	movw	r2, #849	; 0x351
     c62:	f2c0 0200 	movt	r2, #0
     c66:	4790      	blx	r2
		break;
     c68:	bd08      	pop	{r3, pc}

	case DACC_ADDR:
		sysclk_enable_pba_module(SYSCLK_DACC);
     c6a:	f04f 000d 	mov.w	r0, #13
     c6e:	f240 3351 	movw	r3, #849	; 0x351
     c72:	f2c0 0300 	movt	r3, #0
     c76:	4798      	blx	r3
		break;
     c78:	bd08      	pop	{r3, pc}

	case ACIFC_ADDR:
		sysclk_enable_pba_module(SYSCLK_ACIFC);
     c7a:	f04f 000e 	mov.w	r0, #14
     c7e:	f240 3251 	movw	r2, #849	; 0x351
     c82:	f2c0 0200 	movt	r2, #0
     c86:	4790      	blx	r2
		break;
     c88:	bd08      	pop	{r3, pc}

	case GLOC_ADDR:
		sysclk_enable_pba_module(SYSCLK_GLOC);
     c8a:	f04f 000f 	mov.w	r0, #15
     c8e:	f240 3251 	movw	r2, #849	; 0x351
     c92:	f2c0 0200 	movt	r2, #0
     c96:	4790      	blx	r2
		break;
     c98:	bd08      	pop	{r3, pc}

	case ABDACB_ADDR:
		sysclk_enable_pba_module(SYSCLK_ABDACB);
     c9a:	f04f 0010 	mov.w	r0, #16
     c9e:	f240 3151 	movw	r1, #849	; 0x351
     ca2:	f2c0 0100 	movt	r1, #0
     ca6:	4788      	blx	r1
		break;
     ca8:	bd08      	pop	{r3, pc}

	case TRNG_ADDR:
		sysclk_enable_pba_module(SYSCLK_TRNG);
     caa:	f04f 0011 	mov.w	r0, #17
     cae:	f240 3151 	movw	r1, #849	; 0x351
     cb2:	f2c0 0100 	movt	r1, #0
     cb6:	4788      	blx	r1
		break;
     cb8:	bd08      	pop	{r3, pc}

	case PARC_ADDR:
		sysclk_enable_pba_module(SYSCLK_PARC);
     cba:	f04f 0012 	mov.w	r0, #18
     cbe:	f240 3351 	movw	r3, #849	; 0x351
     cc2:	f2c0 0300 	movt	r3, #0
     cc6:	4798      	blx	r3
		break;
     cc8:	bd08      	pop	{r3, pc}

	case CATB_ADDR:
		sysclk_enable_pba_module(SYSCLK_CATB);
     cca:	f04f 0013 	mov.w	r0, #19
     cce:	f240 3251 	movw	r2, #849	; 0x351
     cd2:	f2c0 0200 	movt	r2, #0
     cd6:	4790      	blx	r2
		break;
     cd8:	bd08      	pop	{r3, pc}

	case TWIM2_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM2);
     cda:	f04f 0015 	mov.w	r0, #21
     cde:	f240 3151 	movw	r1, #849	; 0x351
     ce2:	f2c0 0100 	movt	r1, #0
     ce6:	4788      	blx	r1
		break;
     ce8:	bd08      	pop	{r3, pc}

	case TWIM3_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM3);
     cea:	f04f 0016 	mov.w	r0, #22
     cee:	f240 3351 	movw	r3, #849	; 0x351
     cf2:	f2c0 0300 	movt	r3, #0
     cf6:	4798      	blx	r3
		break;
     cf8:	bd08      	pop	{r3, pc}

	case LCDCA_ADDR:
		sysclk_enable_pba_module(SYSCLK_LCDCA);
     cfa:	f04f 0017 	mov.w	r0, #23
     cfe:	f240 3251 	movw	r2, #849	; 0x351
     d02:	f2c0 0200 	movt	r2, #0
     d06:	4790      	blx	r2
		break;
     d08:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     d0a:	f04f 0001 	mov.w	r0, #1
     d0e:	4601      	mov	r1, r0
     d10:	f240 237d 	movw	r3, #637	; 0x27d
     d14:	f2c0 0300 	movt	r3, #0
     d18:	4798      	blx	r3

	case HFLASHC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HFLASHC_DATA);
		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
     d1a:	f04f 0000 	mov.w	r0, #0
     d1e:	f240 4111 	movw	r1, #1041	; 0x411
     d22:	f2c0 0100 	movt	r1, #0
     d26:	4788      	blx	r1
		break;
     d28:	bd08      	pop	{r3, pc}
     d2a:	f04f 0001 	mov.w	r0, #1
     d2e:	f04f 0102 	mov.w	r1, #2
     d32:	f240 237d 	movw	r3, #637	; 0x27d
     d36:	f2c0 0300 	movt	r3, #0
     d3a:	4798      	blx	r3

	case HCACHE_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
     d3c:	f04f 0001 	mov.w	r0, #1
     d40:	f240 4211 	movw	r2, #1041	; 0x411
     d44:	f2c0 0200 	movt	r2, #0
     d48:	4790      	blx	r2
		break;
     d4a:	bd08      	pop	{r3, pc}

	case HMATRIX_ADDR:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
     d4c:	f04f 0002 	mov.w	r0, #2
     d50:	f240 4111 	movw	r1, #1041	; 0x411
     d54:	f2c0 0100 	movt	r1, #0
     d58:	4788      	blx	r1
		break;
     d5a:	bd08      	pop	{r3, pc}
     d5c:	f04f 0001 	mov.w	r0, #1
     d60:	f04f 0100 	mov.w	r1, #0
     d64:	f240 237d 	movw	r3, #637	; 0x27d
     d68:	f2c0 0300 	movt	r3, #0
     d6c:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
     d6e:	f04f 0003 	mov.w	r0, #3
     d72:	f240 4211 	movw	r2, #1041	; 0x411
     d76:	f2c0 0200 	movt	r2, #0
     d7a:	4790      	blx	r2
		break;
     d7c:	bd08      	pop	{r3, pc}
     d7e:	f04f 0001 	mov.w	r0, #1
     d82:	f04f 0104 	mov.w	r1, #4
     d86:	f240 227d 	movw	r2, #637	; 0x27d
     d8a:	f2c0 0200 	movt	r2, #0
     d8e:	4790      	blx	r2

	case CRCCU_ADDR:
		sysclk_enable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
     d90:	f04f 0004 	mov.w	r0, #4
     d94:	f240 4111 	movw	r1, #1041	; 0x411
     d98:	f2c0 0100 	movt	r1, #0
     d9c:	4788      	blx	r1
		break;
     d9e:	bd08      	pop	{r3, pc}
     da0:	f04f 0001 	mov.w	r0, #1
     da4:	f04f 0103 	mov.w	r1, #3
     da8:	f240 237d 	movw	r3, #637	; 0x27d
     dac:	f2c0 0300 	movt	r3, #0
     db0:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
     db2:	f04f 0005 	mov.w	r0, #5
     db6:	f240 4211 	movw	r2, #1041	; 0x411
     dba:	f2c0 0200 	movt	r2, #0
     dbe:	4790      	blx	r2
		break;
     dc0:	bd08      	pop	{r3, pc}

	case PEVC_ADDR:
		sysclk_enable_pbb_module(SYSCLK_PEVC);
     dc2:	f04f 0006 	mov.w	r0, #6
     dc6:	f240 4111 	movw	r1, #1041	; 0x411
     dca:	f2c0 0100 	movt	r1, #0
     dce:	4788      	blx	r1
		break;
     dd0:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbc_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
     dd2:	f04f 0004 	mov.w	r0, #4
     dd6:	f04f 0100 	mov.w	r1, #0
     dda:	f240 237d 	movw	r3, #637	; 0x27d
     dde:	f2c0 0300 	movt	r3, #0
     de2:	4798      	blx	r3
     de4:	bd08      	pop	{r3, pc}
     de6:	f04f 0004 	mov.w	r0, #4
     dea:	f04f 0101 	mov.w	r1, #1
     dee:	f240 237d 	movw	r3, #637	; 0x27d
     df2:	f2c0 0300 	movt	r3, #0
     df6:	4798      	blx	r3
     df8:	bd08      	pop	{r3, pc}
     dfa:	f04f 0004 	mov.w	r0, #4
     dfe:	f04f 0102 	mov.w	r1, #2
     e02:	f240 237d 	movw	r3, #637	; 0x27d
     e06:	f2c0 0300 	movt	r3, #0
     e0a:	4798      	blx	r3
     e0c:	bd08      	pop	{r3, pc}
     e0e:	f04f 0004 	mov.w	r0, #4
     e12:	f04f 0103 	mov.w	r1, #3
     e16:	f240 227d 	movw	r2, #637	; 0x27d
     e1a:	f2c0 0200 	movt	r2, #0
     e1e:	4790      	blx	r2
     e20:	bd08      	pop	{r3, pc}
     e22:	f04f 0004 	mov.w	r0, #4
     e26:	4601      	mov	r1, r0
     e28:	f240 237d 	movw	r3, #637	; 0x27d
     e2c:	f2c0 0300 	movt	r3, #0
     e30:	4798      	blx	r3
     e32:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbd_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
     e34:	f04f 0005 	mov.w	r0, #5
     e38:	f04f 0100 	mov.w	r1, #0
     e3c:	f240 227d 	movw	r2, #637	; 0x27d
     e40:	f2c0 0200 	movt	r2, #0
     e44:	4790      	blx	r2
     e46:	bd08      	pop	{r3, pc}
     e48:	f04f 0005 	mov.w	r0, #5
     e4c:	f04f 0101 	mov.w	r1, #1
     e50:	f240 237d 	movw	r3, #637	; 0x27d
     e54:	f2c0 0300 	movt	r3, #0
     e58:	4798      	blx	r3
     e5a:	bd08      	pop	{r3, pc}
     e5c:	f04f 0005 	mov.w	r0, #5
     e60:	f04f 0102 	mov.w	r1, #2
     e64:	f240 227d 	movw	r2, #637	; 0x27d
     e68:	f2c0 0200 	movt	r2, #0
     e6c:	4790      	blx	r2
     e6e:	bd08      	pop	{r3, pc}
     e70:	f04f 0005 	mov.w	r0, #5
     e74:	f04f 0103 	mov.w	r1, #3
     e78:	f240 237d 	movw	r3, #637	; 0x27d
     e7c:	f2c0 0300 	movt	r3, #0
     e80:	4798      	blx	r3
     e82:	bd08      	pop	{r3, pc}
     e84:	f04f 0005 	mov.w	r0, #5
     e88:	f04f 0104 	mov.w	r1, #4
     e8c:	f240 227d 	movw	r2, #637	; 0x27d
     e90:	f2c0 0200 	movt	r2, #0
     e94:	4790      	blx	r2
     e96:	bd08      	pop	{r3, pc}
     e98:	f04f 0005 	mov.w	r0, #5
     e9c:	4601      	mov	r1, r0
     e9e:	f240 237d 	movw	r3, #637	; 0x27d
     ea2:	f2c0 0300 	movt	r3, #0
     ea6:	4798      	blx	r3
     ea8:	bd08      	pop	{r3, pc}
     eaa:	bf00      	nop

00000eac <sysclk_disable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be disabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_disable_peripheral_clock(const volatile void *module)
{
     eac:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
     eae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     eb2:	f2c4 0307 	movt	r3, #16391	; 0x4007
     eb6:	4298      	cmp	r0, r3
     eb8:	f000 8231 	beq.w	131e <__stack_size__+0x31e>
     ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     ec0:	f2c4 0107 	movt	r1, #16391	; 0x4007
     ec4:	4288      	cmp	r0, r1
     ec6:	f200 80bb 	bhi.w	1040 <__stack_size__+0x40>
     eca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     ece:	f2c4 0202 	movt	r2, #16386	; 0x4002
     ed2:	4290      	cmp	r0, r2
     ed4:	f000 81cb 	beq.w	126e <__stack_size__+0x26e>
     ed8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     edc:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ee0:	4298      	cmp	r0, r3
     ee2:	d851      	bhi.n	f88 <sysclk_disable_peripheral_clock+0xdc>
     ee4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     ee8:	f2c4 0101 	movt	r1, #16385	; 0x4001
     eec:	4288      	cmp	r0, r1
     eee:	f000 8196 	beq.w	121e <__stack_size__+0x21e>
     ef2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     ef6:	f2c4 0201 	movt	r2, #16385	; 0x4001
     efa:	4290      	cmp	r0, r2
     efc:	d820      	bhi.n	f40 <sysclk_disable_peripheral_clock+0x94>
     efe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     f02:	f2c4 0300 	movt	r3, #16384	; 0x4000
     f06:	4298      	cmp	r0, r3
     f08:	f000 8171 	beq.w	11ee <__stack_size__+0x1ee>
     f0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     f10:	f2c4 0100 	movt	r1, #16384	; 0x4000
     f14:	4288      	cmp	r0, r1
     f16:	d804      	bhi.n	f22 <sysclk_disable_peripheral_clock+0x76>
     f18:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     f1c:	f040 82f3 	bne.w	1506 <__stack_size__+0x506>
     f20:	e15d      	b.n	11de <__stack_size__+0x1de>
     f22:	f04f 0300 	mov.w	r3, #0
     f26:	f2c4 0301 	movt	r3, #16385	; 0x4001
     f2a:	4298      	cmp	r0, r3
     f2c:	f000 8167 	beq.w	11fe <__stack_size__+0x1fe>
     f30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     f34:	f2c4 0101 	movt	r1, #16385	; 0x4001
     f38:	4288      	cmp	r0, r1
     f3a:	f040 82e4 	bne.w	1506 <__stack_size__+0x506>
     f3e:	e166      	b.n	120e <__stack_size__+0x20e>
     f40:	f44f 4240 	mov.w	r2, #49152	; 0xc000
     f44:	f2c4 0201 	movt	r2, #16385	; 0x4001
     f48:	4290      	cmp	r0, r2
     f4a:	f000 8178 	beq.w	123e <__stack_size__+0x23e>
     f4e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     f52:	f2c4 0301 	movt	r3, #16385	; 0x4001
     f56:	4298      	cmp	r0, r3
     f58:	d807      	bhi.n	f6a <sysclk_disable_peripheral_clock+0xbe>
     f5a:	f44f 4104 	mov.w	r1, #33792	; 0x8400
     f5e:	f2c4 0101 	movt	r1, #16385	; 0x4001
     f62:	4288      	cmp	r0, r1
     f64:	f040 82cf 	bne.w	1506 <__stack_size__+0x506>
     f68:	e161      	b.n	122e <__stack_size__+0x22e>
     f6a:	f44f 4344 	mov.w	r3, #50176	; 0xc400
     f6e:	f2c4 0301 	movt	r3, #16385	; 0x4001
     f72:	4298      	cmp	r0, r3
     f74:	f000 816b 	beq.w	124e <__stack_size__+0x24e>
     f78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     f7c:	f2c4 0102 	movt	r1, #16386	; 0x4002
     f80:	4288      	cmp	r0, r1
     f82:	f040 82c0 	bne.w	1506 <__stack_size__+0x506>
     f86:	e16a      	b.n	125e <__stack_size__+0x25e>
     f88:	f04f 0300 	mov.w	r3, #0
     f8c:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f90:	4298      	cmp	r0, r3
     f92:	f000 8194 	beq.w	12be <__stack_size__+0x2be>
     f96:	f04f 0100 	mov.w	r1, #0
     f9a:	f2c4 0104 	movt	r1, #16388	; 0x4004
     f9e:	4288      	cmp	r0, r1
     fa0:	d823      	bhi.n	fea <sysclk_disable_peripheral_clock+0x13e>
     fa2:	f04f 0200 	mov.w	r2, #0
     fa6:	f2c4 0203 	movt	r2, #16387	; 0x4003
     faa:	4290      	cmp	r0, r2
     fac:	f000 816f 	beq.w	128e <__stack_size__+0x28e>
     fb0:	f04f 0300 	mov.w	r3, #0
     fb4:	f2c4 0303 	movt	r3, #16387	; 0x4003
     fb8:	4298      	cmp	r0, r3
     fba:	d807      	bhi.n	fcc <sysclk_disable_peripheral_clock+0x120>
     fbc:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     fc0:	f2c4 0102 	movt	r1, #16386	; 0x4002
     fc4:	4288      	cmp	r0, r1
     fc6:	f040 829e 	bne.w	1506 <__stack_size__+0x506>
     fca:	e158      	b.n	127e <__stack_size__+0x27e>
     fcc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     fd0:	f2c4 0303 	movt	r3, #16387	; 0x4003
     fd4:	4298      	cmp	r0, r3
     fd6:	f000 8162 	beq.w	129e <__stack_size__+0x29e>
     fda:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     fde:	f2c4 0103 	movt	r1, #16387	; 0x4003
     fe2:	4288      	cmp	r0, r1
     fe4:	f040 828f 	bne.w	1506 <__stack_size__+0x506>
     fe8:	e161      	b.n	12ae <__stack_size__+0x2ae>
     fea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     fee:	f2c4 0206 	movt	r2, #16390	; 0x4006
     ff2:	4290      	cmp	r0, r2
     ff4:	f000 817b 	beq.w	12ee <__stack_size__+0x2ee>
     ff8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     ffc:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1000:	4298      	cmp	r0, r3
    1002:	d80e      	bhi.n	1022 <__stack_size__+0x22>
    1004:	f04f 0100 	mov.w	r1, #0
    1008:	f2c4 0106 	movt	r1, #16390	; 0x4006
    100c:	4288      	cmp	r0, r1
    100e:	f000 815e 	beq.w	12ce <__stack_size__+0x2ce>
    1012:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1016:	f2c4 0206 	movt	r2, #16390	; 0x4006
    101a:	4290      	cmp	r0, r2
    101c:	f040 8273 	bne.w	1506 <__stack_size__+0x506>
    1020:	e15d      	b.n	12de <__stack_size__+0x2de>
    1022:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    1026:	f2c4 0206 	movt	r2, #16390	; 0x4006
    102a:	4290      	cmp	r0, r2
    102c:	f000 8167 	beq.w	12fe <__stack_size__+0x2fe>
    1030:	f04f 0300 	mov.w	r3, #0
    1034:	f2c4 0307 	movt	r3, #16391	; 0x4007
    1038:	4298      	cmp	r0, r3
    103a:	f040 8264 	bne.w	1506 <__stack_size__+0x506>
    103e:	e166      	b.n	130e <__stack_size__+0x30e>
    1040:	f04f 0300 	mov.w	r3, #0
    1044:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1048:	4298      	cmp	r0, r3
    104a:	f000 81dc 	beq.w	1406 <__stack_size__+0x406>
    104e:	f04f 0100 	mov.w	r1, #0
    1052:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1056:	4288      	cmp	r0, r1
    1058:	d85b      	bhi.n	1112 <__stack_size__+0x112>
    105a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    105e:	f2c4 020a 	movt	r2, #16394	; 0x400a
    1062:	4290      	cmp	r0, r2
    1064:	f000 818c 	beq.w	1380 <__stack_size__+0x380>
    1068:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    106c:	f2c4 030a 	movt	r3, #16394	; 0x400a
    1070:	4298      	cmp	r0, r3
    1072:	d823      	bhi.n	10bc <__stack_size__+0xbc>
    1074:	f04f 0100 	mov.w	r1, #0
    1078:	f2c4 0108 	movt	r1, #16392	; 0x4008
    107c:	4288      	cmp	r0, r1
    107e:	f000 815e 	beq.w	133e <__stack_size__+0x33e>
    1082:	f04f 0200 	mov.w	r2, #0
    1086:	f2c4 0208 	movt	r2, #16392	; 0x4008
    108a:	4290      	cmp	r0, r2
    108c:	d807      	bhi.n	109e <__stack_size__+0x9e>
    108e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1092:	f2c4 0307 	movt	r3, #16391	; 0x4007
    1096:	4298      	cmp	r0, r3
    1098:	f040 8235 	bne.w	1506 <__stack_size__+0x506>
    109c:	e147      	b.n	132e <__stack_size__+0x32e>
    109e:	f04f 0200 	mov.w	r2, #0
    10a2:	f2c4 020a 	movt	r2, #16394	; 0x400a
    10a6:	4290      	cmp	r0, r2
    10a8:	f000 8151 	beq.w	134e <__stack_size__+0x34e>
    10ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
    10b0:	f2c4 030a 	movt	r3, #16394	; 0x400a
    10b4:	4298      	cmp	r0, r3
    10b6:	f040 8226 	bne.w	1506 <__stack_size__+0x506>
    10ba:	e150      	b.n	135e <__stack_size__+0x35e>
    10bc:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
    10c0:	f2c4 010a 	movt	r1, #16394	; 0x400a
    10c4:	4288      	cmp	r0, r1
    10c6:	f000 8185 	beq.w	13d4 <__stack_size__+0x3d4>
    10ca:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
    10ce:	f2c4 030a 	movt	r3, #16394	; 0x400a
    10d2:	4298      	cmp	r0, r3
    10d4:	d80e      	bhi.n	10f4 <__stack_size__+0xf4>
    10d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    10da:	f2c4 020a 	movt	r2, #16394	; 0x400a
    10de:	4290      	cmp	r0, r2
    10e0:	f000 8156 	beq.w	1390 <__stack_size__+0x390>
    10e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    10e8:	f2c4 010a 	movt	r1, #16394	; 0x400a
    10ec:	4288      	cmp	r0, r1
    10ee:	f040 820a 	bne.w	1506 <__stack_size__+0x506>
    10f2:	e15e      	b.n	13b2 <__stack_size__+0x3b2>
    10f4:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    10f8:	f2c4 020a 	movt	r2, #16394	; 0x400a
    10fc:	4290      	cmp	r0, r2
    10fe:	f000 817a 	beq.w	13f6 <__stack_size__+0x3f6>
    1102:	f04f 0300 	mov.w	r3, #0
    1106:	f2c4 030b 	movt	r3, #16395	; 0x400b
    110a:	4298      	cmp	r0, r3
    110c:	f040 81fb 	bne.w	1506 <__stack_size__+0x506>
    1110:	e05b      	b.n	11ca <__stack_size__+0x1ca>
    1112:	f04f 0300 	mov.w	r3, #0
    1116:	f2c4 030f 	movt	r3, #16399	; 0x400f
    111a:	4298      	cmp	r0, r3
    111c:	f000 81a4 	beq.w	1468 <__stack_size__+0x468>
    1120:	f04f 0200 	mov.w	r2, #0
    1124:	f2c4 020f 	movt	r2, #16399	; 0x400f
    1128:	4290      	cmp	r0, r2
    112a:	d823      	bhi.n	1174 <__stack_size__+0x174>
    112c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1130:	f2c4 010e 	movt	r1, #16398	; 0x400e
    1134:	4288      	cmp	r0, r1
    1136:	f000 817a 	beq.w	142e <__stack_size__+0x42e>
    113a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    113e:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1142:	4298      	cmp	r0, r3
    1144:	d807      	bhi.n	1156 <__stack_size__+0x156>
    1146:	f44f 6280 	mov.w	r2, #1024	; 0x400
    114a:	f2c4 020e 	movt	r2, #16398	; 0x400e
    114e:	4290      	cmp	r0, r2
    1150:	f040 81d9 	bne.w	1506 <__stack_size__+0x506>
    1154:	e161      	b.n	141a <__stack_size__+0x41a>
    1156:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    115a:	f2c4 010e 	movt	r1, #16398	; 0x400e
    115e:	4288      	cmp	r0, r1
    1160:	f000 816f 	beq.w	1442 <__stack_size__+0x442>
    1164:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    1168:	f2c4 020e 	movt	r2, #16398	; 0x400e
    116c:	4290      	cmp	r0, r2
    116e:	f040 81ca 	bne.w	1506 <__stack_size__+0x506>
    1172:	e170      	b.n	1456 <__stack_size__+0x456>
    1174:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    1178:	f2c4 010f 	movt	r1, #16399	; 0x400f
    117c:	4288      	cmp	r0, r1
    117e:	f000 8191 	beq.w	14a4 <__stack_size__+0x4a4>
    1182:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    1186:	f2c4 020f 	movt	r2, #16399	; 0x400f
    118a:	4290      	cmp	r0, r2
    118c:	d80e      	bhi.n	11ac <__stack_size__+0x1ac>
    118e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1192:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1196:	4298      	cmp	r0, r3
    1198:	f000 8170 	beq.w	147c <__stack_size__+0x47c>
    119c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    11a0:	f2c4 010f 	movt	r1, #16399	; 0x400f
    11a4:	4288      	cmp	r0, r1
    11a6:	f040 81ae 	bne.w	1506 <__stack_size__+0x506>
    11aa:	e171      	b.n	1490 <__stack_size__+0x490>
    11ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    11b0:	f2c4 010f 	movt	r1, #16399	; 0x400f
    11b4:	4288      	cmp	r0, r1
    11b6:	f000 817f 	beq.w	14b8 <__stack_size__+0x4b8>
    11ba:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
    11be:	f2c4 020f 	movt	r2, #16399	; 0x400f
    11c2:	4290      	cmp	r0, r2
    11c4:	f040 819f 	bne.w	1506 <__stack_size__+0x506>
    11c8:	e180      	b.n	14cc <__stack_size__+0x4cc>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    11ca:	f04f 0001 	mov.w	r0, #1
    11ce:	f04f 0109 	mov.w	r1, #9
    11d2:	f240 22e5 	movw	r2, #741	; 0x2e5
    11d6:	f2c0 0200 	movt	r2, #0
    11da:	4790      	blx	r2
    11dc:	e17e      	b.n	14dc <__stack_size__+0x4dc>
	case AESA_ADDR:
		sysclk_disable_hsb_module(SYSCLK_AESA_HSB);
		break;

	case IISC_ADDR:
		sysclk_disable_pba_module(SYSCLK_IISC);
    11de:	f04f 0000 	mov.w	r0, #0
    11e2:	f240 32b1 	movw	r2, #945	; 0x3b1
    11e6:	f2c0 0200 	movt	r2, #0
    11ea:	4790      	blx	r2
		break;
    11ec:	e176      	b.n	14dc <__stack_size__+0x4dc>

	case SPI_ADDR:
		sysclk_disable_pba_module(SYSCLK_SPI);
    11ee:	f04f 0001 	mov.w	r0, #1
    11f2:	f240 31b1 	movw	r1, #945	; 0x3b1
    11f6:	f2c0 0100 	movt	r1, #0
    11fa:	4788      	blx	r1
		break;
    11fc:	e16e      	b.n	14dc <__stack_size__+0x4dc>

	case TC0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC0);
    11fe:	f04f 0002 	mov.w	r0, #2
    1202:	f240 33b1 	movw	r3, #945	; 0x3b1
    1206:	f2c0 0300 	movt	r3, #0
    120a:	4798      	blx	r3
		break;
    120c:	e166      	b.n	14dc <__stack_size__+0x4dc>

	case TC1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC1);
    120e:	f04f 0003 	mov.w	r0, #3
    1212:	f240 32b1 	movw	r2, #945	; 0x3b1
    1216:	f2c0 0200 	movt	r2, #0
    121a:	4790      	blx	r2
		break;
    121c:	e15e      	b.n	14dc <__stack_size__+0x4dc>

	case TWIM0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM0);
    121e:	f04f 0004 	mov.w	r0, #4
    1222:	f240 32b1 	movw	r2, #945	; 0x3b1
    1226:	f2c0 0200 	movt	r2, #0
    122a:	4790      	blx	r2
		break;
    122c:	e156      	b.n	14dc <__stack_size__+0x4dc>

	case TWIS0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS0);
    122e:	f04f 0005 	mov.w	r0, #5
    1232:	f240 32b1 	movw	r2, #945	; 0x3b1
    1236:	f2c0 0200 	movt	r2, #0
    123a:	4790      	blx	r2
		break;
    123c:	e14e      	b.n	14dc <__stack_size__+0x4dc>

	case TWIM1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM1);
    123e:	f04f 0006 	mov.w	r0, #6
    1242:	f240 31b1 	movw	r1, #945	; 0x3b1
    1246:	f2c0 0100 	movt	r1, #0
    124a:	4788      	blx	r1
		break;
    124c:	e146      	b.n	14dc <__stack_size__+0x4dc>

	case TWIS1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS1);
    124e:	f04f 0007 	mov.w	r0, #7
    1252:	f240 33b1 	movw	r3, #945	; 0x3b1
    1256:	f2c0 0300 	movt	r3, #0
    125a:	4798      	blx	r3
		break;
    125c:	e13e      	b.n	14dc <__stack_size__+0x4dc>

	case USART0_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART0);
    125e:	f04f 0008 	mov.w	r0, #8
    1262:	f240 32b1 	movw	r2, #945	; 0x3b1
    1266:	f2c0 0200 	movt	r2, #0
    126a:	4790      	blx	r2
		break;
    126c:	e136      	b.n	14dc <__stack_size__+0x4dc>

	case USART1_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART1);
    126e:	f04f 0009 	mov.w	r0, #9
    1272:	f240 32b1 	movw	r2, #945	; 0x3b1
    1276:	f2c0 0200 	movt	r2, #0
    127a:	4790      	blx	r2
		break;
    127c:	e12e      	b.n	14dc <__stack_size__+0x4dc>

	case USART2_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART2);
    127e:	f04f 000a 	mov.w	r0, #10
    1282:	f240 32b1 	movw	r2, #945	; 0x3b1
    1286:	f2c0 0200 	movt	r2, #0
    128a:	4790      	blx	r2
		break;
    128c:	e126      	b.n	14dc <__stack_size__+0x4dc>

	case USART3_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART3);
    128e:	f04f 000b 	mov.w	r0, #11
    1292:	f240 31b1 	movw	r1, #945	; 0x3b1
    1296:	f2c0 0100 	movt	r1, #0
    129a:	4788      	blx	r1
		break;
    129c:	e11e      	b.n	14dc <__stack_size__+0x4dc>

	case ADCIFE_ADDR:
		sysclk_disable_pba_module(SYSCLK_ADCIFE);
    129e:	f04f 000c 	mov.w	r0, #12
    12a2:	f240 33b1 	movw	r3, #945	; 0x3b1
    12a6:	f2c0 0300 	movt	r3, #0
    12aa:	4798      	blx	r3
		break;
    12ac:	e116      	b.n	14dc <__stack_size__+0x4dc>

	case DACC_ADDR:
		sysclk_disable_pba_module(SYSCLK_DACC);
    12ae:	f04f 000d 	mov.w	r0, #13
    12b2:	f240 32b1 	movw	r2, #945	; 0x3b1
    12b6:	f2c0 0200 	movt	r2, #0
    12ba:	4790      	blx	r2
		break;
    12bc:	e10e      	b.n	14dc <__stack_size__+0x4dc>

	case ACIFC_ADDR:
		sysclk_disable_pba_module(SYSCLK_ACIFC);
    12be:	f04f 000e 	mov.w	r0, #14
    12c2:	f240 31b1 	movw	r1, #945	; 0x3b1
    12c6:	f2c0 0100 	movt	r1, #0
    12ca:	4788      	blx	r1
		break;
    12cc:	e106      	b.n	14dc <__stack_size__+0x4dc>

	case GLOC_ADDR:
		sysclk_disable_pba_module(SYSCLK_GLOC);
    12ce:	f04f 000f 	mov.w	r0, #15
    12d2:	f240 31b1 	movw	r1, #945	; 0x3b1
    12d6:	f2c0 0100 	movt	r1, #0
    12da:	4788      	blx	r1
		break;
    12dc:	e0fe      	b.n	14dc <__stack_size__+0x4dc>

	case ABDACB_ADDR:
		sysclk_disable_pba_module(SYSCLK_ABDACB);
    12de:	f04f 0010 	mov.w	r0, #16
    12e2:	f240 33b1 	movw	r3, #945	; 0x3b1
    12e6:	f2c0 0300 	movt	r3, #0
    12ea:	4798      	blx	r3
		break;
    12ec:	e0f6      	b.n	14dc <__stack_size__+0x4dc>

	case TRNG_ADDR:
		sysclk_disable_pba_module(SYSCLK_TRNG);
    12ee:	f04f 0011 	mov.w	r0, #17
    12f2:	f240 33b1 	movw	r3, #945	; 0x3b1
    12f6:	f2c0 0300 	movt	r3, #0
    12fa:	4798      	blx	r3
		break;
    12fc:	e0ee      	b.n	14dc <__stack_size__+0x4dc>

	case PARC_ADDR:
		sysclk_disable_pba_module(SYSCLK_PARC);
    12fe:	f04f 0012 	mov.w	r0, #18
    1302:	f240 32b1 	movw	r2, #945	; 0x3b1
    1306:	f2c0 0200 	movt	r2, #0
    130a:	4790      	blx	r2
		break;
    130c:	e0e6      	b.n	14dc <__stack_size__+0x4dc>

	case CATB_ADDR:
		sysclk_disable_pba_module(SYSCLK_CATB);
    130e:	f04f 0013 	mov.w	r0, #19
    1312:	f240 31b1 	movw	r1, #945	; 0x3b1
    1316:	f2c0 0100 	movt	r1, #0
    131a:	4788      	blx	r1
		break;
    131c:	e0de      	b.n	14dc <__stack_size__+0x4dc>

	case TWIM2_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM2);
    131e:	f04f 0015 	mov.w	r0, #21
    1322:	f240 31b1 	movw	r1, #945	; 0x3b1
    1326:	f2c0 0100 	movt	r1, #0
    132a:	4788      	blx	r1
		break;
    132c:	e0d6      	b.n	14dc <__stack_size__+0x4dc>

	case TWIM3_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM3);
    132e:	f04f 0016 	mov.w	r0, #22
    1332:	f240 31b1 	movw	r1, #945	; 0x3b1
    1336:	f2c0 0100 	movt	r1, #0
    133a:	4788      	blx	r1
		break;
    133c:	e0ce      	b.n	14dc <__stack_size__+0x4dc>

	case LCDCA_ADDR:
		sysclk_disable_pba_module(SYSCLK_LCDCA);
    133e:	f04f 0017 	mov.w	r0, #23
    1342:	f240 32b1 	movw	r2, #945	; 0x3b1
    1346:	f2c0 0200 	movt	r2, #0
    134a:	4790      	blx	r2
		break;
    134c:	e0c6      	b.n	14dc <__stack_size__+0x4dc>

	case HFLASHC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HFLASHC_REGS);
    134e:	f04f 0000 	mov.w	r0, #0
    1352:	f240 4371 	movw	r3, #1137	; 0x471
    1356:	f2c0 0300 	movt	r3, #0
    135a:	4798      	blx	r3
		break;
    135c:	e0be      	b.n	14dc <__stack_size__+0x4dc>
    135e:	f04f 0001 	mov.w	r0, #1
    1362:	f04f 0102 	mov.w	r1, #2
    1366:	f240 22e5 	movw	r2, #741	; 0x2e5
    136a:	f2c0 0200 	movt	r2, #0
    136e:	4790      	blx	r2

	case HCACHE_ADDR:
		sysclk_disable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
    1370:	f04f 0001 	mov.w	r0, #1
    1374:	f240 4171 	movw	r1, #1137	; 0x471
    1378:	f2c0 0100 	movt	r1, #0
    137c:	4788      	blx	r1
		break;
    137e:	e0ad      	b.n	14dc <__stack_size__+0x4dc>

	case HMATRIX_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HMATRIX);
    1380:	f04f 0002 	mov.w	r0, #2
    1384:	f240 4171 	movw	r1, #1137	; 0x471
    1388:	f2c0 0100 	movt	r1, #0
    138c:	4788      	blx	r1
		break;
    138e:	e0a5      	b.n	14dc <__stack_size__+0x4dc>
    1390:	f04f 0001 	mov.w	r0, #1
    1394:	f04f 0100 	mov.w	r1, #0
    1398:	f240 23e5 	movw	r3, #741	; 0x2e5
    139c:	f2c0 0300 	movt	r3, #0
    13a0:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_disable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
    13a2:	f04f 0003 	mov.w	r0, #3
    13a6:	f240 4171 	movw	r1, #1137	; 0x471
    13aa:	f2c0 0100 	movt	r1, #0
    13ae:	4788      	blx	r1
		break;
    13b0:	e094      	b.n	14dc <__stack_size__+0x4dc>
    13b2:	f04f 0001 	mov.w	r0, #1
    13b6:	f04f 0104 	mov.w	r1, #4
    13ba:	f240 23e5 	movw	r3, #741	; 0x2e5
    13be:	f2c0 0300 	movt	r3, #0
    13c2:	4798      	blx	r3

	case CRCCU_ADDR:
		sysclk_disable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
    13c4:	f04f 0004 	mov.w	r0, #4
    13c8:	f240 4271 	movw	r2, #1137	; 0x471
    13cc:	f2c0 0200 	movt	r2, #0
    13d0:	4790      	blx	r2
		break;
    13d2:	e083      	b.n	14dc <__stack_size__+0x4dc>
    13d4:	f04f 0001 	mov.w	r0, #1
    13d8:	f04f 0103 	mov.w	r1, #3
    13dc:	f240 23e5 	movw	r3, #741	; 0x2e5
    13e0:	f2c0 0300 	movt	r3, #0
    13e4:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_disable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
    13e6:	f04f 0005 	mov.w	r0, #5
    13ea:	f240 4271 	movw	r2, #1137	; 0x471
    13ee:	f2c0 0200 	movt	r2, #0
    13f2:	4790      	blx	r2
		break;
    13f4:	e072      	b.n	14dc <__stack_size__+0x4dc>

	case PEVC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_PEVC);
    13f6:	f04f 0006 	mov.w	r0, #6
    13fa:	f240 4171 	movw	r1, #1137	; 0x471
    13fe:	f2c0 0100 	movt	r1, #0
    1402:	4788      	blx	r1
		break;
    1404:	e06a      	b.n	14dc <__stack_size__+0x4dc>
 * \brief Disable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbc_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
    1406:	f04f 0004 	mov.w	r0, #4
    140a:	f04f 0100 	mov.w	r1, #0
    140e:	f240 23e5 	movw	r3, #741	; 0x2e5
    1412:	f2c0 0300 	movt	r3, #0
    1416:	4798      	blx	r3
    1418:	e060      	b.n	14dc <__stack_size__+0x4dc>
    141a:	f04f 0004 	mov.w	r0, #4
    141e:	f04f 0101 	mov.w	r1, #1
    1422:	f240 23e5 	movw	r3, #741	; 0x2e5
    1426:	f2c0 0300 	movt	r3, #0
    142a:	4798      	blx	r3
    142c:	e056      	b.n	14dc <__stack_size__+0x4dc>
    142e:	f04f 0004 	mov.w	r0, #4
    1432:	f04f 0102 	mov.w	r1, #2
    1436:	f240 23e5 	movw	r3, #741	; 0x2e5
    143a:	f2c0 0300 	movt	r3, #0
    143e:	4798      	blx	r3
    1440:	e04c      	b.n	14dc <__stack_size__+0x4dc>
    1442:	f04f 0004 	mov.w	r0, #4
    1446:	f04f 0103 	mov.w	r1, #3
    144a:	f240 22e5 	movw	r2, #741	; 0x2e5
    144e:	f2c0 0200 	movt	r2, #0
    1452:	4790      	blx	r2
    1454:	e042      	b.n	14dc <__stack_size__+0x4dc>
    1456:	f04f 0004 	mov.w	r0, #4
    145a:	4601      	mov	r1, r0
    145c:	f240 23e5 	movw	r3, #741	; 0x2e5
    1460:	f2c0 0300 	movt	r3, #0
    1464:	4798      	blx	r3
    1466:	e039      	b.n	14dc <__stack_size__+0x4dc>
 * \brief Disable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbd_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    1468:	f04f 0005 	mov.w	r0, #5
    146c:	f04f 0100 	mov.w	r1, #0
    1470:	f240 22e5 	movw	r2, #741	; 0x2e5
    1474:	f2c0 0200 	movt	r2, #0
    1478:	4790      	blx	r2
    147a:	e02f      	b.n	14dc <__stack_size__+0x4dc>
    147c:	f04f 0005 	mov.w	r0, #5
    1480:	f04f 0101 	mov.w	r1, #1
    1484:	f240 23e5 	movw	r3, #741	; 0x2e5
    1488:	f2c0 0300 	movt	r3, #0
    148c:	4798      	blx	r3
    148e:	e025      	b.n	14dc <__stack_size__+0x4dc>
    1490:	f04f 0005 	mov.w	r0, #5
    1494:	f04f 0102 	mov.w	r1, #2
    1498:	f240 22e5 	movw	r2, #741	; 0x2e5
    149c:	f2c0 0200 	movt	r2, #0
    14a0:	4790      	blx	r2
    14a2:	e01b      	b.n	14dc <__stack_size__+0x4dc>
    14a4:	f04f 0005 	mov.w	r0, #5
    14a8:	f04f 0103 	mov.w	r1, #3
    14ac:	f240 23e5 	movw	r3, #741	; 0x2e5
    14b0:	f2c0 0300 	movt	r3, #0
    14b4:	4798      	blx	r3
    14b6:	e011      	b.n	14dc <__stack_size__+0x4dc>
    14b8:	f04f 0005 	mov.w	r0, #5
    14bc:	f04f 0104 	mov.w	r1, #4
    14c0:	f240 22e5 	movw	r2, #741	; 0x2e5
    14c4:	f2c0 0200 	movt	r2, #0
    14c8:	4790      	blx	r2
    14ca:	e007      	b.n	14dc <__stack_size__+0x4dc>
    14cc:	f04f 0005 	mov.w	r0, #5
    14d0:	4601      	mov	r1, r0
    14d2:	f240 23e5 	movw	r3, #741	; 0x2e5
    14d6:	f2c0 0300 	movt	r3, #0
    14da:	4798      	blx	r3
	}

	// Disable PBA divided clock if possible.
#define PBADIV_CLKSRC_MASK (SYSCLK_TC0 | SYSCLK_TC1 \
		| SYSCLK_USART0 | SYSCLK_USART1 | SYSCLK_USART2 | SYSCLK_USART3)
	if ((PM->PM_PBAMASK & PBADIV_CLKSRC_MASK) == 0) {
    14dc:	f04f 0000 	mov.w	r0, #0
    14e0:	f2c4 000e 	movt	r0, #16398	; 0x400e
    14e4:	6a82      	ldr	r2, [r0, #40]	; 0x28
    14e6:	f012 0f0b 	tst.w	r2, #11
    14ea:	d10c      	bne.n	1506 <__stack_size__+0x506>
 */
static inline void sysclk_disable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    14ec:	f04f 0300 	mov.w	r3, #0
    14f0:	f2c4 030e 	movt	r3, #16398	; 0x400e
    14f4:	6c19      	ldr	r1, [r3, #64]	; 0x40
	temp_mask &= ~mask;
    14f6:	f021 007f 	bic.w	r0, r1, #127	; 0x7f
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    14fa:	f04f 0240 	mov.w	r2, #64	; 0x40
    14fe:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    1502:	659a      	str	r2, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1504:	6418      	str	r0, [r3, #64]	; 0x40
    1506:	bd08      	pop	{r3, pc}

00001508 <sysclk_set_prescalers>:
 * \param pbd_shift The PBD clock will be divided by \f$2^{pbd\_shift}\f$
 */
void sysclk_set_prescalers(uint32_t cpu_shift,
		uint32_t pba_shift, uint32_t pbb_shift,
		uint32_t pbc_shift, uint32_t pbd_shift)
{
    1508:	b4f0      	push	{r4, r5, r6, r7}
    150a:	9c04      	ldr	r4, [sp, #16]
	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);
	Assert(cpu_shift <= pbc_shift);
	Assert(cpu_shift <= pbd_shift);

	if (cpu_shift > 0) {
    150c:	b130      	cbz	r0, 151c <sysclk_set_prescalers+0x14>
		cpu_cksel = (PM_CPUSEL_CPUSEL(cpu_shift - 1))
    150e:	f100 36ff 	add.w	r6, r0, #4294967295
    1512:	f006 0707 	and.w	r7, r6, #7
    1516:	f047 0080 	orr.w	r0, r7, #128	; 0x80
    151a:	e001      	b.n	1520 <sysclk_set_prescalers+0x18>
void sysclk_set_prescalers(uint32_t cpu_shift,
		uint32_t pba_shift, uint32_t pbb_shift,
		uint32_t pbc_shift, uint32_t pbd_shift)
{
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
    151c:	f04f 0000 	mov.w	r0, #0
	if (cpu_shift > 0) {
		cpu_cksel = (PM_CPUSEL_CPUSEL(cpu_shift - 1))
				| PM_CPUSEL_CPUDIV;
	}

	if (pba_shift > 0) {
    1520:	b131      	cbz	r1, 1530 <sysclk_set_prescalers+0x28>
		pba_cksel = (PM_PBASEL_PBSEL(pba_shift - 1))
    1522:	f101 35ff 	add.w	r5, r1, #4294967295
    1526:	f005 0607 	and.w	r6, r5, #7
    152a:	f046 0180 	orr.w	r1, r6, #128	; 0x80
    152e:	e001      	b.n	1534 <sysclk_set_prescalers+0x2c>
		uint32_t pba_shift, uint32_t pbb_shift,
		uint32_t pbc_shift, uint32_t pbd_shift)
{
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
	uint32_t   pba_cksel = 0;
    1530:	f04f 0100 	mov.w	r1, #0
	if (pba_shift > 0) {
		pba_cksel = (PM_PBASEL_PBSEL(pba_shift - 1))
				| PM_PBASEL_PBDIV;
	}

	if (pbb_shift > 0) {
    1534:	b132      	cbz	r2, 1544 <sysclk_set_prescalers+0x3c>
		pbb_cksel = (PM_PBBSEL_PBSEL(pbb_shift - 1))
    1536:	f102 37ff 	add.w	r7, r2, #4294967295
    153a:	f007 0507 	and.w	r5, r7, #7
    153e:	f045 0280 	orr.w	r2, r5, #128	; 0x80
    1542:	e001      	b.n	1548 <sysclk_set_prescalers+0x40>
		uint32_t pbc_shift, uint32_t pbd_shift)
{
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
	uint32_t   pba_cksel = 0;
	uint32_t   pbb_cksel = 0;
    1544:	f04f 0200 	mov.w	r2, #0
	if (pbb_shift > 0) {
		pbb_cksel = (PM_PBBSEL_PBSEL(pbb_shift - 1))
				| PM_PBBSEL_PBDIV;
	}

	if (pbc_shift > 0) {
    1548:	b133      	cbz	r3, 1558 <sysclk_set_prescalers+0x50>
		pbc_cksel = (PM_PBCSEL_PBSEL(pbc_shift - 1))
    154a:	f103 36ff 	add.w	r6, r3, #4294967295
    154e:	f006 0707 	and.w	r7, r6, #7
    1552:	f047 0380 	orr.w	r3, r7, #128	; 0x80
    1556:	e001      	b.n	155c <sysclk_set_prescalers+0x54>
{
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
	uint32_t   pba_cksel = 0;
	uint32_t   pbb_cksel = 0;
	uint32_t   pbc_cksel = 0;
    1558:	f04f 0300 	mov.w	r3, #0
	if (pbc_shift > 0) {
		pbc_cksel = (PM_PBCSEL_PBSEL(pbc_shift - 1))
				| PM_PBCSEL_PBDIV;
	}

	if (pbd_shift > 0) {
    155c:	b134      	cbz	r4, 156c <sysclk_set_prescalers+0x64>
		pbd_cksel = (PM_PBDSEL_PBSEL(pbd_shift - 1))
    155e:	f104 34ff 	add.w	r4, r4, #4294967295
    1562:	f004 0507 	and.w	r5, r4, #7
    1566:	f045 0780 	orr.w	r7, r5, #128	; 0x80
    156a:	e001      	b.n	1570 <sysclk_set_prescalers+0x68>
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
	uint32_t   pba_cksel = 0;
	uint32_t   pbb_cksel = 0;
	uint32_t   pbc_cksel = 0;
	uint32_t   pbd_cksel = 0;
    156c:	f04f 0700 	mov.w	r7, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1570:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1574:	b672      	cpsid	i
    1576:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    157a:	f240 0444 	movw	r4, #68	; 0x44
    157e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1582:	f04f 0500 	mov.w	r5, #0
    1586:	7025      	strb	r5, [r4, #0]
				| PM_PBDSEL_PBDIV;
	}

	flags = cpu_irq_save();

	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1588:	462c      	mov	r4, r5
    158a:	f2c4 040e 	movt	r4, #16398	; 0x400e
    158e:	f04f 0504 	mov.w	r5, #4
    1592:	f6ca 2500 	movt	r5, #43520	; 0xaa00
    1596:	65a5      	str	r5, [r4, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_CPUSEL - (uint32_t)PM);
	PM->PM_CPUSEL = cpu_cksel;
    1598:	6060      	str	r0, [r4, #4]

	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    159a:	f04f 000c 	mov.w	r0, #12
    159e:	f6ca 2000 	movt	r0, #43520	; 0xaa00
    15a2:	65a0      	str	r0, [r4, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBASEL - (uint32_t)PM);
	PM->PM_PBASEL = pba_cksel;
    15a4:	60e1      	str	r1, [r4, #12]

	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    15a6:	f04f 0110 	mov.w	r1, #16
    15aa:	f6ca 2100 	movt	r1, #43520	; 0xaa00
    15ae:	65a1      	str	r1, [r4, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBBSEL - (uint32_t)PM);
	PM->PM_PBBSEL = pbb_cksel;
    15b0:	6122      	str	r2, [r4, #16]

	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    15b2:	f04f 0214 	mov.w	r2, #20
    15b6:	f6ca 2200 	movt	r2, #43520	; 0xaa00
    15ba:	65a2      	str	r2, [r4, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBCSEL - (uint32_t)PM);
	PM->PM_PBCSEL = pbc_cksel;
    15bc:	6163      	str	r3, [r4, #20]

	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    15be:	f04f 0318 	mov.w	r3, #24
    15c2:	f6ca 2300 	movt	r3, #43520	; 0xaa00
    15c6:	65a3      	str	r3, [r4, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBDSEL - (uint32_t)PM);
	PM->PM_PBDSEL = pbd_cksel;
    15c8:	61a7      	str	r7, [r4, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    15ca:	b94e      	cbnz	r6, 15e0 <sysclk_set_prescalers+0xd8>
		cpu_irq_enable();
    15cc:	f240 0044 	movw	r0, #68	; 0x44
    15d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15d4:	f04f 0101 	mov.w	r1, #1
    15d8:	7001      	strb	r1, [r0, #0]
    15da:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    15de:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
    15e0:	bcf0      	pop	{r4, r5, r6, r7}
    15e2:	4770      	bx	lr

000015e4 <sysclk_set_source>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    15e4:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    15e8:	b672      	cpsid	i
    15ea:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    15ee:	f240 0344 	movw	r3, #68	; 0x44
    15f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15f6:	f04f 0100 	mov.w	r1, #0
    15fa:	7019      	strb	r1, [r3, #0]
{
	irqflags_t flags;
	Assert(src <= SYSCLK_SRC_RC1M);

	flags = cpu_irq_save();
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    15fc:	460b      	mov	r3, r1
    15fe:	f2c4 030e 	movt	r3, #16398	; 0x400e
    1602:	f04f 412a 	mov.w	r1, #2852126720	; 0xaa000000
    1606:	6599      	str	r1, [r3, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_MCCTRL - (uint32_t)PM);
	PM->PM_MCCTRL = src;
    1608:	6018      	str	r0, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    160a:	b94a      	cbnz	r2, 1620 <sysclk_set_source+0x3c>
		cpu_irq_enable();
    160c:	f240 0044 	movw	r0, #68	; 0x44
    1610:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1614:	f04f 0201 	mov.w	r2, #1
    1618:	7002      	strb	r2, [r0, #0]
    161a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    161e:	b662      	cpsie	i
    1620:	4770      	bx	lr
    1622:	bf00      	nop

00001624 <sysclk_init>:
   genclk_disable(7);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
    1624:	b530      	push	{r4, r5, lr}
    1626:	b083      	sub	sp, #12
	uint32_t ps_value = 0;
	bool is_fwu_enabled = false;

#if CONFIG_HCACHE_ENABLE == 1
	/* Enable HCACHE */
	sysclk_enable_peripheral_clock(HCACHE);
    1628:	f44f 6480 	mov.w	r4, #1024	; 0x400
    162c:	f2c4 040a 	movt	r4, #16394	; 0x400a
    1630:	4620      	mov	r0, r4
    1632:	f240 73cd 	movw	r3, #1997	; 0x7cd
    1636:	f2c0 0300 	movt	r3, #0
    163a:	4798      	blx	r3
	HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
    163c:	f04f 0001 	mov.w	r0, #1
    1640:	60a0      	str	r0, [r4, #8]
	while (!(HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN));
    1642:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1646:	f2c4 020a 	movt	r2, #16394	; 0x400a
    164a:	68d1      	ldr	r1, [r2, #12]
    164c:	f011 0f01 	tst.w	r1, #1
    1650:	d0fb      	beq.n	164a <sysclk_init+0x26>

	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0) ||
			(CONFIG_SYSCLK_PBD_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
    1652:	f04f 0301 	mov.w	r3, #1
    1656:	9300      	str	r3, [sp, #0]
    1658:	4618      	mov	r0, r3
    165a:	4619      	mov	r1, r3
    165c:	461a      	mov	r2, r3
    165e:	f241 5509 	movw	r5, #5385	; 0x1509
    1662:	f2c0 0500 	movt	r5, #0
    1666:	47a8      	blx	r5
static inline void osc_enable(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
    1668:	f240 2431 	movw	r4, #561	; 0x231
    166c:	f2c0 0400 	movt	r4, #0
    1670:	47a0      	blx	r4
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY);
    1672:	f44f 6000 	mov.w	r0, #2048	; 0x800
    1676:	f2c4 000e 	movt	r0, #16398	; 0x400e
    167a:	6943      	ldr	r3, [r0, #20]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    167c:	f013 0f01 	tst.w	r3, #1
    1680:	d0fb      	beq.n	167a <sysclk_init+0x56>
#ifdef BOARD_OSC0_HZ
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_OSC0) {
		osc_enable(OSC_ID_OSC0);
		osc_wait_ready(OSC_ID_OSC0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
    1682:	f648 5080 	movw	r0, #36224	; 0x8d80
    1686:	f2c0 005b 	movt	r0, #91	; 0x5b
    168a:	f04f 0101 	mov.w	r1, #1
    168e:	f04f 0200 	mov.w	r2, #0
    1692:	f641 250d 	movw	r5, #6669	; 0x1a0d
    1696:	f2c0 0500 	movt	r5, #0
    169a:	47a8      	blx	r5
		sysclk_set_source(SYSCLK_SRC_OSC0);
    169c:	f04f 0001 	mov.w	r0, #1
    16a0:	f241 52e5 	movw	r2, #5605	; 0x15e5
    16a4:	f2c0 0200 	movt	r2, #0
    16a8:	4790      	blx	r2
	if (!no_halt) {
		bpm_power_scaling_cpu(bpm, ps_value);
		return true;
	}

	return bpm_power_scaling_cpu_failsafe(bpm, ps_value, 240000);
    16aa:	f04f 0000 	mov.w	r0, #0
    16ae:	f2c4 000f 	movt	r0, #16399	; 0x400f
    16b2:	f04f 0101 	mov.w	r1, #1
    16b6:	f64a 1280 	movw	r2, #43392	; 0xa980
    16ba:	f2c0 0203 	movt	r2, #3
    16be:	f641 04e5 	movw	r4, #6373	; 0x18e5
    16c2:	f2c0 0400 	movt	r4, #0
    16c6:	47a0      	blx	r4
		Assert(false);
	}

	/* Automatically switch to low power mode */
	bpm_configure_power_scaling(BPM, ps_value, BPM_PSCM_CPU_NOT_HALT);
	while ((bpm_get_status(BPM) & BPM_SR_PSOK) == 0);
    16c8:	f04f 0400 	mov.w	r4, #0
    16cc:	f2c4 040f 	movt	r4, #16399	; 0x400f
    16d0:	f641 155d 	movw	r5, #6493	; 0x195d
    16d4:	f2c0 0500 	movt	r5, #0
    16d8:	4620      	mov	r0, r4
    16da:	47a8      	blx	r5
    16dc:	f010 0f01 	tst.w	r0, #1
    16e0:	d0fa      	beq.n	16d8 <sysclk_init+0xb4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    16e2:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    16e6:	b672      	cpsid	i
    16e8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    16ec:	f240 0244 	movw	r2, #68	; 0x44
    16f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    16f4:	f04f 0100 	mov.w	r1, #0
    16f8:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    16fa:	b928      	cbnz	r0, 1708 <sysclk_init+0xe4>
		cpu_irq_enable();
    16fc:	f04f 0001 	mov.w	r0, #1
    1700:	7010      	strb	r0, [r2, #0]
    1702:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1706:	b662      	cpsie	i

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
    1708:	b003      	add	sp, #12
    170a:	bd30      	pop	{r4, r5, pc}

0000170c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    170c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1710:	460c      	mov	r4, r1
    1712:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1714:	bb48      	cbnz	r0, 176a <_read+0x5e>
		return -1;
	}

	for (; len > 0; --len) {
    1716:	2a00      	cmp	r2, #0
    1718:	dd2b      	ble.n	1772 <_read+0x66>

int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
    171a:	188f      	adds	r7, r1, r2
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    171c:	f640 167c 	movw	r6, #2428	; 0x97c
    1720:	f2c2 0600 	movt	r6, #8192	; 0x2000
    1724:	f640 1574 	movw	r5, #2420	; 0x974
    1728:	f2c2 0500 	movt	r5, #8192	; 0x2000
    172c:	ea6f 0901 	mvn.w	r9, r1
    1730:	eb07 0009 	add.w	r0, r7, r9
    1734:	f000 0901 	and.w	r9, r0, #1
    1738:	6830      	ldr	r0, [r6, #0]
    173a:	682b      	ldr	r3, [r5, #0]
    173c:	4798      	blx	r3
		ptr++;
    173e:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1742:	42bc      	cmp	r4, r7
    1744:	d119      	bne.n	177a <_read+0x6e>
    1746:	e00d      	b.n	1764 <_read+0x58>
		ptr_get(stdio_base, ptr);
    1748:	6830      	ldr	r0, [r6, #0]
    174a:	682b      	ldr	r3, [r5, #0]
    174c:	4621      	mov	r1, r4
    174e:	4798      	blx	r3
		ptr++;
    1750:	f104 0401 	add.w	r4, r4, #1
    1754:	4621      	mov	r1, r4
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    1756:	6830      	ldr	r0, [r6, #0]
    1758:	682a      	ldr	r2, [r5, #0]
    175a:	4790      	blx	r2
		ptr++;
    175c:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1760:	42bc      	cmp	r4, r7
    1762:	d1f1      	bne.n	1748 <_read+0x3c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    1764:	4640      	mov	r0, r8
    1766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    176a:	f04f 30ff 	mov.w	r0, #4294967295
    176e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	for (; len > 0; --len) {
    1772:	f04f 0000 	mov.w	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    1776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    177a:	f1b9 0f00 	cmp.w	r9, #0
    177e:	d0e3      	beq.n	1748 <_read+0x3c>
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    1780:	6830      	ldr	r0, [r6, #0]
    1782:	682a      	ldr	r2, [r5, #0]
    1784:	4621      	mov	r1, r4
    1786:	4790      	blx	r2
		ptr++;
    1788:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    178c:	42bc      	cmp	r4, r7
    178e:	d1db      	bne.n	1748 <_read+0x3c>
    1790:	e7e8      	b.n	1764 <_read+0x58>
    1792:	bf00      	nop

00001794 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
    1794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1798:	460d      	mov	r5, r1
    179a:	4690      	mov	r8, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    179c:	f100 30ff 	add.w	r0, r0, #4294967295
    17a0:	2802      	cmp	r0, #2
    17a2:	d824      	bhi.n	17ee <_write+0x5a>
		return -1;
	}

	for (; len != 0; --len) {
    17a4:	b332      	cbz	r2, 17f4 <_write+0x60>
		if (ptr_put(stdio_base, *ptr++) < 0) {
    17a6:	f640 167c 	movw	r6, #2428	; 0x97c
    17aa:	f2c2 0600 	movt	r6, #8192	; 0x2000
    17ae:	f640 1778 	movw	r7, #2424	; 0x978
    17b2:	f2c2 0700 	movt	r7, #8192	; 0x2000
    17b6:	f04f 0400 	mov.w	r4, #0
    17ba:	f102 39ff 	add.w	r9, r2, #4294967295
    17be:	f009 0901 	and.w	r9, r9, #1
    17c2:	6830      	ldr	r0, [r6, #0]
    17c4:	683b      	ldr	r3, [r7, #0]
    17c6:	5d09      	ldrb	r1, [r1, r4]
    17c8:	4798      	blx	r3
    17ca:	42a0      	cmp	r0, r4
    17cc:	da1a      	bge.n	1804 <_write+0x70>
    17ce:	e014      	b.n	17fa <_write+0x66>
    17d0:	6830      	ldr	r0, [r6, #0]
    17d2:	683b      	ldr	r3, [r7, #0]
    17d4:	5d29      	ldrb	r1, [r5, r4]
    17d6:	4798      	blx	r3
    17d8:	2800      	cmp	r0, #0
    17da:	db0e      	blt.n	17fa <_write+0x66>
			return -1;
		}
		++nChars;
    17dc:	f104 0401 	add.w	r4, r4, #1
	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    17e0:	6830      	ldr	r0, [r6, #0]
    17e2:	683a      	ldr	r2, [r7, #0]
    17e4:	5d29      	ldrb	r1, [r5, r4]
    17e6:	4790      	blx	r2
    17e8:	2800      	cmp	r0, #0
    17ea:	da1d      	bge.n	1828 <_write+0x94>
    17ec:	e005      	b.n	17fa <_write+0x66>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    17ee:	f04f 34ff 	mov.w	r4, #4294967295
    17f2:	e004      	b.n	17fe <_write+0x6a>
	}

	for (; len != 0; --len) {
    17f4:	f04f 0400 	mov.w	r4, #0
    17f8:	e001      	b.n	17fe <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    17fa:	f04f 34ff 	mov.w	r4, #4294967295
		}
		++nChars;
	}
	return nChars;
}
    17fe:	4620      	mov	r0, r4
    1800:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    1804:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1808:	45a0      	cmp	r8, r4
    180a:	d0f8      	beq.n	17fe <_write+0x6a>
    180c:	f1b9 0f00 	cmp.w	r9, #0
    1810:	d0de      	beq.n	17d0 <_write+0x3c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1812:	6830      	ldr	r0, [r6, #0]
    1814:	683a      	ldr	r2, [r7, #0]
    1816:	5d29      	ldrb	r1, [r5, r4]
    1818:	4790      	blx	r2
    181a:	2800      	cmp	r0, #0
    181c:	dbed      	blt.n	17fa <_write+0x66>
			return -1;
		}
		++nChars;
    181e:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1822:	45a0      	cmp	r8, r4
    1824:	d1d4      	bne.n	17d0 <_write+0x3c>
    1826:	e7ea      	b.n	17fe <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    1828:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    182c:	45a0      	cmp	r8, r4
    182e:	d1cf      	bne.n	17d0 <_write+0x3c>
    1830:	e7e5      	b.n	17fe <_write+0x6a>
    1832:	bf00      	nop

00001834 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_disable_pin(pin);\
	} while (0)

void board_init(void)
{
    1834:	b500      	push	{lr}
    1836:	b087      	sub	sp, #28
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	struct wdt_dev_inst wdt_inst;
	struct wdt_config   wdt_cfg;

	wdt_get_config_defaults(&wdt_cfg);
    1838:	4668      	mov	r0, sp
    183a:	f641 532d 	movw	r3, #7469	; 0x1d2d
    183e:	f2c0 0300 	movt	r3, #0
    1842:	4798      	blx	r3
	wdt_init(&wdt_inst, WDT, &wdt_cfg);
    1844:	a804      	add	r0, sp, #16
    1846:	f44f 6140 	mov.w	r1, #3072	; 0xc00
    184a:	f2c4 010f 	movt	r1, #16399	; 0x400f
    184e:	466a      	mov	r2, sp
    1850:	f641 5349 	movw	r3, #7497	; 0x1d49
    1854:	f2c0 0300 	movt	r3, #0
    1858:	4798      	blx	r3
	wdt_disable(&wdt_inst);
    185a:	a804      	add	r0, sp, #16
    185c:	f641 6115 	movw	r1, #7701	; 0x1e15
    1860:	f2c0 0100 	movt	r1, #0
    1864:	4788      	blx	r1
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_peripheral_clock(GPIO);
    1866:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    186a:	f2c4 000e 	movt	r0, #16398	; 0x400e
    186e:	f240 72cd 	movw	r2, #1997	; 0x7cd
    1872:	f2c0 0200 	movt	r2, #0
    1876:	4790      	blx	r2

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    1878:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
    187c:	f2c4 000e 	movt	r0, #16398	; 0x400e
    1880:	f04f 0380 	mov.w	r3, #128	; 0x80
    1884:	6443      	str	r3, [r0, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    1886:	f8c0 3168 	str.w	r3, [r0, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    188a:	6543      	str	r3, [r0, #84]	; 0x54
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    188c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    1890:	6481      	str	r1, [r0, #72]	; 0x48
		// Always enable the Schmitt trigger for input pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    1892:	f8c0 1164 	str.w	r1, [r0, #356]	; 0x164
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
    1896:	6741      	str	r1, [r0, #116]	; 0x74

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    1898:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    189c:	f8c0 10c8 	str.w	r1, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    18a0:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    18a4:	6181      	str	r1, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    18a6:	6281      	str	r1, [r0, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    18a8:	6381      	str	r1, [r0, #56]	; 0x38
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    18aa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    18ae:	6782      	str	r2, [r0, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    18b0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    18b4:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    18b8:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    18bc:	6182      	str	r2, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    18be:	6282      	str	r2, [r0, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    18c0:	6382      	str	r2, [r0, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    18c2:	6082      	str	r2, [r0, #8]
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    18c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    18c8:	6783      	str	r3, [r0, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    18ca:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    18ce:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    18d2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    18d6:	6183      	str	r3, [r0, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    18d8:	6283      	str	r3, [r0, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    18da:	6383      	str	r3, [r0, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    18dc:	6083      	str	r3, [r0, #8]
	ioport_set_pin_peripheral_mode(PIN_PA15D_PARC_PCDATA6, MUX_PA15D_PARC_PCDATA6);
	ioport_set_pin_peripheral_mode(PIN_PA16D_PARC_PCDATA7, MUX_PA16D_PARC_PCDATA7);
	ioport_set_pin_peripheral_mode(PIN_PA18D_PARC_PCEN1, MUX_PA18D_PARC_PCEN1);
	ioport_set_pin_peripheral_mode(PIN_PA19D_PARC_PCEN2, MUX_PA19D_PARC_PCEN2);
#endif
}
    18de:	b007      	add	sp, #28
    18e0:	bd00      	pop	{pc}
    18e2:	bf00      	nop

000018e4 <bpm_power_scaling_cpu_failsafe>:
}


bool bpm_power_scaling_cpu_failsafe(Bpm *bpm, uint32_t ps_value,
	uint32_t timeout)
{
    18e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t pmcon = 0;

	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;
    18e8:	69c4      	ldr	r4, [r0, #28]

	/* Clear last PS Value & Write new one */
	pmcon &= ~BPM_PMCON_PS_Msk;
    18ea:	f024 0503 	bic.w	r5, r4, #3
	pmcon |= BPM_PMCON_PS(ps_value);
    18ee:	f045 030c 	orr.w	r3, r5, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    18f2:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    18f6:	b672      	cpsid	i
    18f8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    18fc:	f04f 0500 	mov.w	r5, #0
    1900:	f240 0744 	movw	r7, #68	; 0x44
    1904:	f2c2 0700 	movt	r7, #8192	; 0x2000
    1908:	703d      	strb	r5, [r7, #0]
	uint32_t ctrl, load, val;
	/* Avoid interrupt while flash halt */
	flags = cpu_irq_save();

	/* Save SysTick */
	val = SysTick->VAL;
    190a:	f24e 0410 	movw	r4, #57360	; 0xe010
    190e:	f2ce 0400 	movt	r4, #57344	; 0xe000
    1912:	f8d4 8008 	ldr.w	r8, [r4, #8]
	ctrl = SysTick->CTRL;
    1916:	6827      	ldr	r7, [r4, #0]
	load = SysTick->LOAD;
    1918:	f8d4 9004 	ldr.w	r9, [r4, #4]
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
    191c:	6062      	str	r2, [r4, #4]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    191e:	f04f 0205 	mov.w	r2, #5
    1922:	6022      	str	r2, [r4, #0]
	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;

	/* Clear last PS Value & Write new one */
	pmcon &= ~BPM_PMCON_PS_Msk;
	pmcon |= BPM_PMCON_PS(ps_value);
    1924:	f001 0103 	and.w	r1, r1, #3
	load = SysTick->LOAD;
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;

	b_psok = bpm_ps_no_halt_exec(bpm, pmcon);
    1928:	4319      	orrs	r1, r3
    192a:	f240 030d 	movw	r3, #13
    192e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1932:	4798      	blx	r3

	/* Restore SysTick */
	SysTick->CTRL = 0;
    1934:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = load;
    1936:	f8c4 9004 	str.w	r9, [r4, #4]
	SysTick->VAL = val;
    193a:	f8c4 8008 	str.w	r8, [r4, #8]
	SysTick->CTRL = ctrl;
    193e:	6027      	str	r7, [r4, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1940:	b94e      	cbnz	r6, 1956 <bpm_power_scaling_cpu_failsafe+0x72>
		cpu_irq_enable();
    1942:	f240 0144 	movw	r1, #68	; 0x44
    1946:	f2c2 0100 	movt	r1, #8192	; 0x2000
    194a:	f04f 0201 	mov.w	r2, #1
    194e:	700a      	strb	r2, [r1, #0]
    1950:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1954:	b662      	cpsie	i

	cpu_irq_restore(flags);
	return b_psok;
}
    1956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    195a:	bf00      	nop

0000195c <bpm_get_status>:
	bpm->BPM_ICR = sources;
}

uint32_t bpm_get_status(Bpm *bpm)
{
	return bpm->BPM_SR;
    195c:	6940      	ldr	r0, [r0, #20]
}
    195e:	4770      	bx	lr

00001960 <flashcalw_set_wait_state>:
 * \param wait_state The number of wait states of flash read accesses: \c 0 to
 *                   \c 1.
 */
void flashcalw_set_wait_state(uint32_t wait_state)
{
	HFLASHC->FLASHCALW_FCR = (HFLASHC->FLASHCALW_FCR & ~FLASHCALW_FCR_FWS)
    1960:	f04f 0300 	mov.w	r3, #0
    1964:	f2c4 030a 	movt	r3, #16394	; 0x400a
    1968:	6819      	ldr	r1, [r3, #0]
    196a:	f021 0240 	bic.w	r2, r1, #64	; 0x40
			| (wait_state ? FLASHCALW_FCR_FWS_1 :
    196e:	2800      	cmp	r0, #0
    1970:	bf14      	ite	ne
    1972:	2040      	movne	r0, #64	; 0x40
    1974:	2000      	moveq	r0, #0
    1976:	4310      	orrs	r0, r2
 * \param wait_state The number of wait states of flash read accesses: \c 0 to
 *                   \c 1.
 */
void flashcalw_set_wait_state(uint32_t wait_state)
{
	HFLASHC->FLASHCALW_FCR = (HFLASHC->FLASHCALW_FCR & ~FLASHCALW_FCR_FWS)
    1978:	f04f 0300 	mov.w	r3, #0
    197c:	f2c4 030a 	movt	r3, #16394	; 0x400a
    1980:	6018      	str	r0, [r3, #0]
    1982:	4770      	bx	lr

00001984 <flashcalw_is_ready>:
 *
 * \return Whether the FLASHCALW is ready to run a new command.
 */
bool flashcalw_is_ready(void)
{
	return ((HFLASHC->FLASHCALW_FSR & FLASHCALW_FSR_FRDY) != 0);
    1984:	f04f 0300 	mov.w	r3, #0
    1988:	f2c4 030a 	movt	r3, #16394	; 0x400a
    198c:	6898      	ldr	r0, [r3, #8]
}
    198e:	f000 0001 	and.w	r0, r0, #1
    1992:	4770      	bx	lr

00001994 <flashcalw_default_wait_until_ready>:
/*! \brief Waits actively until the FLASHCALW is ready to run a new command.
 *
 * This is the default function assigned to \ref flashcalw_wait_until_ready.
 */
void flashcalw_default_wait_until_ready(void)
{
    1994:	b510      	push	{r4, lr}
	while (!flashcalw_is_ready()) {
    1996:	f641 1485 	movw	r4, #6533	; 0x1985
    199a:	f2c0 0400 	movt	r4, #0
    199e:	47a0      	blx	r4
    19a0:	2800      	cmp	r0, #0
    19a2:	d0fc      	beq.n	199e <flashcalw_default_wait_until_ready+0xa>
	}
}
    19a4:	bd10      	pop	{r4, pc}
    19a6:	bf00      	nop

000019a8 <flashcalw_issue_command>:
 *
 * \note The FLASHCALW error status returned by \ref flashcalw_is_lock_error and
 *       \ref flashcalw_is_programming_error is updated.
 */
void flashcalw_issue_command(uint32_t command, int page_number)
{
    19a8:	b538      	push	{r3, r4, r5, lr}
    19aa:	4605      	mov	r5, r0
    19ac:	460c      	mov	r4, r1
	uint32_t tempo;

	flashcalw_wait_until_ready();
    19ae:	f240 0348 	movw	r3, #72	; 0x48
    19b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b6:	6818      	ldr	r0, [r3, #0]
    19b8:	4780      	blx	r0
	tempo = HFLASHC->FLASHCALW_FCMD;
    19ba:	f04f 0100 	mov.w	r1, #0
    19be:	f2c4 010a 	movt	r1, #16394	; 0x400a
    19c2:	684a      	ldr	r2, [r1, #4]
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
	if (page_number >= 0) {
    19c4:	2c00      	cmp	r4, #0
    19c6:	db07      	blt.n	19d8 <flashcalw_issue_command+0x30>
		tempo = (FLASHCALW_FCMD_KEY_KEY
				| FLASHCALW_FCMD_PAGEN(page_number) | command);
    19c8:	f045 4525 	orr.w	r5, r5, #2768240640	; 0xa5000000
    19cc:	ea4f 2404 	mov.w	r4, r4, lsl #8
    19d0:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
	flashcalw_wait_until_ready();
	tempo = HFLASHC->FLASHCALW_FCMD;
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
	if (page_number >= 0) {
		tempo = (FLASHCALW_FCMD_KEY_KEY
    19d4:	4325      	orrs	r5, r4
    19d6:	e004      	b.n	19e2 <flashcalw_issue_command+0x3a>
	uint32_t tempo;

	flashcalw_wait_until_ready();
	tempo = HFLASHC->FLASHCALW_FCMD;
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
    19d8:	f022 033f 	bic.w	r3, r2, #63	; 0x3f
	if (page_number >= 0) {
		tempo = (FLASHCALW_FCMD_KEY_KEY
				| FLASHCALW_FCMD_PAGEN(page_number) | command);
	} else {
		tempo |= (FLASHCALW_FCMD_KEY_KEY | command);
    19dc:	f043 4025 	orr.w	r0, r3, #2768240640	; 0xa5000000
    19e0:	4305      	orrs	r5, r0
	}

	HFLASHC->FLASHCALW_FCMD = tempo;
    19e2:	f04f 0100 	mov.w	r1, #0
    19e6:	f2c4 010a 	movt	r1, #16394	; 0x400a
    19ea:	604d      	str	r5, [r1, #4]
 *          the driver's API which instead presents \ref flashcalw_is_lock_error
 *          and \ref flashcalw_is_programming_error.
 */
static uint32_t flashcalw_get_error_status(void)
{
	return HFLASHC->FLASHCALW_FSR &
    19ec:	688a      	ldr	r2, [r1, #8]
    19ee:	f002 000c 	and.w	r0, r2, #12
	} else {
		tempo |= (FLASHCALW_FCMD_KEY_KEY | command);
	}

	HFLASHC->FLASHCALW_FCMD = tempo;
	flashcalw_error_status = flashcalw_get_error_status();
    19f2:	f640 1334 	movw	r3, #2356	; 0x934
    19f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19fa:	6018      	str	r0, [r3, #0]
	flashcalw_wait_until_ready();
    19fc:	f240 0148 	movw	r1, #72	; 0x48
    1a00:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1a04:	680a      	ldr	r2, [r1, #0]
    1a06:	4790      	blx	r2
    1a08:	bd38      	pop	{r3, r4, r5, pc}
    1a0a:	bf00      	nop

00001a0c <flashcalw_set_flash_waitstate_and_readmode>:
 * \param ps_value Power Scaling mode value (0, 1)
 * \param is_fwu_enabled (boolean), Is fast wakeup mode enabled or not
 */
void flashcalw_set_flash_waitstate_and_readmode(uint32_t cpu_f_hz,
		uint32_t ps_value, bool is_fwu_enabled)
{
    1a0c:	b508      	push	{r3, lr}
	}

	/* Enable the high-speed read mode. */
	flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSEN, -1);
#else
	if (ps_value == 0) {
    1a0e:	2900      	cmp	r1, #0
    1a10:	d156      	bne.n	1ac0 <flashcalw_set_flash_waitstate_and_readmode+0xb4>
		if (cpu_f_hz > FLASH_FREQ_PS0_FWS_0_MAX_FREQ) {
    1a12:	f64a 0380 	movw	r3, #43136	; 0xa880
    1a16:	f2c0 1312 	movt	r3, #274	; 0x112
    1a1a:	4298      	cmp	r0, r3
    1a1c:	d927      	bls.n	1a6e <flashcalw_set_flash_waitstate_and_readmode+0x62>
			// > 18MHz
			if (cpu_f_hz <= FLASH_FREQ_PS0_FWS_1_MAX_FREQ) {
    1a1e:	f44f 43a2 	mov.w	r3, #20736	; 0x5100
    1a22:	f2c0 2325 	movt	r3, #549	; 0x225
    1a26:	4298      	cmp	r0, r3
    1a28:	d810      	bhi.n	1a4c <flashcalw_set_flash_waitstate_and_readmode+0x40>
				// <= 36MHz
				/* Set a wait-state, disable the high-speed read
				 * mode. */
				flashcalw_set_wait_state(1);
    1a2a:	f04f 0001 	mov.w	r0, #1
    1a2e:	f641 1361 	movw	r3, #6497	; 0x1961
    1a32:	f2c0 0300 	movt	r3, #0
    1a36:	4798      	blx	r3
				flashcalw_issue_command(
    1a38:	f04f 0011 	mov.w	r0, #17
    1a3c:	f04f 31ff 	mov.w	r1, #4294967295
    1a40:	f641 12a9 	movw	r2, #6569	; 0x19a9
    1a44:	f2c0 0200 	movt	r2, #0
    1a48:	4790      	blx	r2
    1a4a:	bd08      	pop	{r3, pc}
						FLASHCALW_FCMD_CMD_HSDIS, -1);
			} else {
				// > 36 MHz
				/* Set a wait-state, enable the high-speed read
				mode. */
				flashcalw_set_wait_state(1);
    1a4c:	f04f 0001 	mov.w	r0, #1
    1a50:	f641 1161 	movw	r1, #6497	; 0x1961
    1a54:	f2c0 0100 	movt	r1, #0
    1a58:	4788      	blx	r1
				flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSEN,
    1a5a:	f04f 0010 	mov.w	r0, #16
    1a5e:	f04f 31ff 	mov.w	r1, #4294967295
    1a62:	f641 12a9 	movw	r2, #6569	; 0x19a9
    1a66:	f2c0 0200 	movt	r2, #0
    1a6a:	4790      	blx	r2
    1a6c:	bd08      	pop	{r3, pc}
						-1);
			}
		} else { // <= 18MHz
			if((is_fwu_enabled == true) &&
    1a6e:	b1b2      	cbz	r2, 1a9e <flashcalw_set_flash_waitstate_and_readmode+0x92>
    1a70:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
    1a74:	f2c0 01b7 	movt	r1, #183	; 0xb7
    1a78:	4288      	cmp	r0, r1
    1a7a:	d810      	bhi.n	1a9e <flashcalw_set_flash_waitstate_and_readmode+0x92>
				(cpu_f_hz <= FLASH_FREQ_PS1_FWS_1_FWU_MAX_FREQ))
			{
				// <= 12MHz
				/* Set a wait-state, disable the high-speed read
				mode. */
				flashcalw_set_wait_state(1);
    1a7c:	f04f 0001 	mov.w	r0, #1
    1a80:	f641 1161 	movw	r1, #6497	; 0x1961
    1a84:	f2c0 0100 	movt	r1, #0
    1a88:	4788      	blx	r1
				flashcalw_issue_command(
    1a8a:	f04f 0011 	mov.w	r0, #17
    1a8e:	f04f 31ff 	mov.w	r1, #4294967295
    1a92:	f641 12a9 	movw	r2, #6569	; 0x19a9
    1a96:	f2c0 0200 	movt	r2, #0
    1a9a:	4790      	blx	r2
    1a9c:	bd08      	pop	{r3, pc}
						FLASHCALW_FCMD_CMD_HSDIS, -1);
			} else {
				/* No wait-state, disable the high-speed read
				mode */
				flashcalw_set_wait_state(0);
    1a9e:	f04f 0000 	mov.w	r0, #0
    1aa2:	f641 1261 	movw	r2, #6497	; 0x1961
    1aa6:	f2c0 0200 	movt	r2, #0
    1aaa:	4790      	blx	r2
				flashcalw_issue_command(
    1aac:	f04f 0011 	mov.w	r0, #17
    1ab0:	f04f 31ff 	mov.w	r1, #4294967295
    1ab4:	f641 13a9 	movw	r3, #6569	; 0x19a9
    1ab8:	f2c0 0300 	movt	r3, #0
    1abc:	4798      	blx	r3
    1abe:	bd08      	pop	{r3, pc}
					FLASHCALW_FCMD_CMD_HSDIS, -1);
			}
		}
	} else { /* ps_value == 1 */
		if (cpu_f_hz > FLASH_FREQ_PS0_FWS_0_MAX_FREQ) { /* > 8MHz */
    1ac0:	f64a 0380 	movw	r3, #43136	; 0xa880
    1ac4:	f2c0 1312 	movt	r3, #274	; 0x112
    1ac8:	4298      	cmp	r0, r3
			/* Set a wait-state. */
			flashcalw_set_wait_state(1);
    1aca:	bf8c      	ite	hi
    1acc:	2001      	movhi	r0, #1
		} else {
			/* No wait-state. */
			flashcalw_set_wait_state(0);
    1ace:	2000      	movls	r0, #0
    1ad0:	f641 1161 	movw	r1, #6497	; 0x1961
    1ad4:	f2c0 0100 	movt	r1, #0
    1ad8:	4788      	blx	r1
		}

		/* Disable the high-speed read mode. */
		flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSDIS, -1);
    1ada:	f04f 0011 	mov.w	r0, #17
    1ade:	f04f 31ff 	mov.w	r1, #4294967295
    1ae2:	f641 12a9 	movw	r2, #6569	; 0x19a9
    1ae6:	f2c0 0200 	movt	r2, #0
    1aea:	4790      	blx	r2
    1aec:	bd08      	pop	{r3, pc}
    1aee:	bf00      	nop

00001af0 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
    1af0:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
    1af2:	ea4f 1181 	mov.w	r1, r1, lsl #6
    1af6:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
    1af8:	f04f 0402 	mov.w	r4, #2
    1afc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
    1afe:	f04f 30ff 	mov.w	r0, #4294967295
    1b02:	6298      	str	r0, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
    1b04:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
    1b06:	605a      	str	r2, [r3, #4]
}
    1b08:	bc10      	pop	{r4}
    1b0a:	4770      	bx	lr

00001b0c <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
    1b0c:	ea4f 1181 	mov.w	r1, r1, lsl #6
    1b10:	f04f 0305 	mov.w	r3, #5
    1b14:	5043      	str	r3, [r0, r1]
    1b16:	4770      	bx	lr

00001b18 <tc_write_ra>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
    1b18:	eb00 1181 	add.w	r1, r0, r1, lsl #6
    1b1c:	614a      	str	r2, [r1, #20]
    1b1e:	4770      	bx	lr

00001b20 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
    1b20:	eb00 1181 	add.w	r1, r0, r1, lsl #6
    1b24:	61ca      	str	r2, [r1, #28]
    1b26:	4770      	bx	lr

00001b28 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
    1b28:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
    1b2a:	ea4f 1301 	mov.w	r3, r1, lsl #4
    1b2e:	4293      	cmp	r3, r2
    1b30:	d910      	bls.n	1b54 <usart_set_async_baudrate+0x2c>
    1b32:	e020      	b.n	1b76 <usart_set_async_baudrate+0x4e>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
    1b34:	6841      	ldr	r1, [r0, #4]
    1b36:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
    1b3a:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
    1b3c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    1b40:	6202      	str	r2, [r0, #32]

	return 0;
    1b42:	f04f 0000 	mov.w	r0, #0
    1b46:	e029      	b.n	1b9c <usart_set_async_baudrate+0x74>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
    1b48:	f04f 0001 	mov.w	r0, #1
    1b4c:	e026      	b.n	1b9c <usart_set_async_baudrate+0x74>
    1b4e:	f04f 0001 	mov.w	r0, #1
    1b52:	e023      	b.n	1b9c <usart_set_async_baudrate+0x74>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
    1b54:	ea4f 04c2 	mov.w	r4, r2, lsl #3
    1b58:	eb04 0253 	add.w	r2, r4, r3, lsr #1
    1b5c:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
    1b60:	ea4f 02d3 	mov.w	r2, r3, lsr #3
	fp = cd_fp & 0x07;
    1b64:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
    1b68:	f102 34ff 	add.w	r4, r2, #4294967295
    1b6c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
    1b70:	428c      	cmp	r4, r1
    1b72:	d9e3      	bls.n	1b3c <usart_set_async_baudrate+0x14>
    1b74:	e7e8      	b.n	1b48 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
    1b76:	ea4f 01c1 	mov.w	r1, r1, lsl #3
    1b7a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    1b7e:	eb02 0451 	add.w	r4, r2, r1, lsr #1
    1b82:	fbb4 f3f1 	udiv	r3, r4, r1
	cd = cd_fp >> 3;
    1b86:	ea4f 02d3 	mov.w	r2, r3, lsr #3
	fp = cd_fp & 0x07;
    1b8a:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
    1b8e:	f102 34ff 	add.w	r4, r2, #4294967295
    1b92:	f64f 71fe 	movw	r1, #65534	; 0xfffe
    1b96:	428c      	cmp	r4, r1
    1b98:	d9cc      	bls.n	1b34 <usart_set_async_baudrate+0xc>
    1b9a:	e7d8      	b.n	1b4e <usart_set_async_baudrate+0x26>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
    1b9c:	bc10      	pop	{r4}
    1b9e:	4770      	bx	lr

00001ba0 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
    1ba0:	f04f 0340 	mov.w	r3, #64	; 0x40
    1ba4:	6003      	str	r3, [r0, #0]
    1ba6:	4770      	bx	lr

00001ba8 <usart_reset_tx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
    1ba8:	f04f 0388 	mov.w	r3, #136	; 0x88
    1bac:	6003      	str	r3, [r0, #0]
    1bae:	4770      	bx	lr

00001bb0 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
    1bb0:	f04f 0310 	mov.w	r3, #16
    1bb4:	6003      	str	r3, [r0, #0]
    1bb6:	4770      	bx	lr

00001bb8 <usart_reset_rx>:
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
    1bb8:	f04f 0324 	mov.w	r3, #36	; 0x24
    1bbc:	6003      	str	r3, [r0, #0]
    1bbe:	4770      	bx	lr

00001bc0 <usart_reset_status>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
    1bc0:	f44f 7380 	mov.w	r3, #256	; 0x100
    1bc4:	6003      	str	r3, [r0, #0]
    1bc6:	4770      	bx	lr

00001bc8 <usart_drive_DTR_pin_high>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_DTRDIS;
    1bc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    1bcc:	6003      	str	r3, [r0, #0]
    1bce:	4770      	bx	lr

00001bd0 <usart_drive_RTS_pin_high>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
    1bd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    1bd4:	6003      	str	r3, [r0, #0]
    1bd6:	4770      	bx	lr

00001bd8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
    1bd8:	6943      	ldr	r3, [r0, #20]
    1bda:	f013 0f02 	tst.w	r3, #2
    1bde:	d007      	beq.n	1bf0 <usart_write+0x18>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
    1be0:	ea4f 51c1 	mov.w	r1, r1, lsl #23
    1be4:	ea4f 52d1 	mov.w	r2, r1, lsr #23
    1be8:	61c2      	str	r2, [r0, #28]
	return 0;
    1bea:	f04f 0000 	mov.w	r0, #0
    1bee:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
    1bf0:	f04f 0001 	mov.w	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
    1bf4:	4770      	bx	lr
    1bf6:	bf00      	nop

00001bf8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
    1bf8:	6943      	ldr	r3, [r0, #20]
    1bfa:	f013 0f01 	tst.w	r3, #1
    1bfe:	d008      	beq.n	1c12 <usart_read+0x1a>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
    1c00:	6980      	ldr	r0, [r0, #24]
    1c02:	ea4f 52c0 	mov.w	r2, r0, lsl #23
    1c06:	ea4f 53d2 	mov.w	r3, r2, lsr #23
    1c0a:	600b      	str	r3, [r1, #0]

	return 0;
    1c0c:	f04f 0000 	mov.w	r0, #0
    1c10:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
    1c12:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
    1c16:	4770      	bx	lr

00001c18 <usart_disable_writeprotect>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY(US_WPKEY_VALUE);
    1c18:	f44f 4382 	mov.w	r3, #16640	; 0x4100
    1c1c:	f2c5 5353 	movt	r3, #21843	; 0x5553
    1c20:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
    1c24:	4770      	bx	lr
    1c26:	bf00      	nop

00001c28 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
    1c28:	b510      	push	{r4, lr}
    1c2a:	4604      	mov	r4, r0
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
    1c2c:	f641 4319 	movw	r3, #7193	; 0x1c19
    1c30:	f2c0 0300 	movt	r3, #0
    1c34:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
    1c36:	f04f 0000 	mov.w	r0, #0
    1c3a:	6060      	str	r0, [r4, #4]
	p_usart->US_RTOR = 0;
    1c3c:	6260      	str	r0, [r4, #36]	; 0x24
	p_usart->US_TTGR = 0;
    1c3e:	62a0      	str	r0, [r4, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
    1c40:	4620      	mov	r0, r4
    1c42:	f641 31a9 	movw	r1, #7081	; 0x1ba9
    1c46:	f2c0 0100 	movt	r1, #0
    1c4a:	4788      	blx	r1
	usart_reset_rx(p_usart);
    1c4c:	4620      	mov	r0, r4
    1c4e:	f641 32b9 	movw	r2, #7097	; 0x1bb9
    1c52:	f2c0 0200 	movt	r2, #0
    1c56:	4790      	blx	r2
	/* Reset status bits. */
	usart_reset_status(p_usart);
    1c58:	4620      	mov	r0, r4
    1c5a:	f641 33c1 	movw	r3, #7105	; 0x1bc1
    1c5e:	f2c0 0300 	movt	r3, #0
    1c62:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
    1c64:	4620      	mov	r0, r4
    1c66:	f641 31d1 	movw	r1, #7121	; 0x1bd1
    1c6a:	f2c0 0100 	movt	r1, #0
    1c6e:	4788      	blx	r1
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
    1c70:	4620      	mov	r0, r4
    1c72:	f641 32c9 	movw	r2, #7113	; 0x1bc9
    1c76:	f2c0 0200 	movt	r2, #0
    1c7a:	4790      	blx	r2
    1c7c:	bd10      	pop	{r4, pc}
    1c7e:	bf00      	nop

00001c80 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
    1c80:	b570      	push	{r4, r5, r6, lr}
    1c82:	4605      	mov	r5, r0
    1c84:	460c      	mov	r4, r1
    1c86:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
    1c88:	f641 4329 	movw	r3, #7209	; 0x1c29
    1c8c:	f2c0 0300 	movt	r3, #0
    1c90:	4798      	blx	r3

	ul_reg_val = 0;
    1c92:	f640 1038 	movw	r0, #2360	; 0x938
    1c96:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c9a:	f04f 0100 	mov.w	r1, #0
    1c9e:	6001      	str	r1, [r0, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
    1ca0:	b1cc      	cbz	r4, 1cd6 <usart_init_rs232+0x56>
    1ca2:	4628      	mov	r0, r5
    1ca4:	6821      	ldr	r1, [r4, #0]
    1ca6:	4632      	mov	r2, r6
    1ca8:	f641 3329 	movw	r3, #6953	; 0x1b29
    1cac:	f2c0 0300 	movt	r3, #0
    1cb0:	4798      	blx	r3
    1cb2:	b998      	cbnz	r0, 1cdc <usart_init_rs232+0x5c>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
    1cb4:	68a2      	ldr	r2, [r4, #8]
    1cb6:	6861      	ldr	r1, [r4, #4]
    1cb8:	ea42 0301 	orr.w	r3, r2, r1
    1cbc:	6922      	ldr	r2, [r4, #16]
    1cbe:	4313      	orrs	r3, r2
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
    1cc0:	68e1      	ldr	r1, [r4, #12]
    1cc2:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
    1cc4:	f640 1238 	movw	r2, #2360	; 0x938
    1cc8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ccc:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
    1cce:	6869      	ldr	r1, [r5, #4]
    1cd0:	430b      	orrs	r3, r1
    1cd2:	606b      	str	r3, [r5, #4]

	return 0;
    1cd4:	bd70      	pop	{r4, r5, r6, pc}

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
    1cd6:	f04f 0001 	mov.w	r0, #1
    1cda:	bd70      	pop	{r4, r5, r6, pc}
    1cdc:	f04f 0001 	mov.w	r0, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
    1ce0:	bd70      	pop	{r4, r5, r6, pc}
    1ce2:	bf00      	nop

00001ce4 <wdt_set_ctrl>:
 *        to the WatchDog Timer key.
 *
 * \param ctrl  Value to set the WatchDog Timer Control register to.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
    1ce4:	b082      	sub	sp, #8
	volatile uint32_t dly;

	/* Calculate delay for internal synchronization, see 44.1.2 WDT errata */
	if ((WDT->WDT_CTRL & WDT_CTRL_CSSEL) == WDT_CLK_SRC_RCSYS) {
    1ce6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    1cea:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1cee:	6819      	ldr	r1, [r3, #0]
    1cf0:	f411 3f00 	tst.w	r1, #131072	; 0x20000
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RCSYS_NOMINAL_HZ);
    1cf4:	bf0c      	ite	eq
    1cf6:	2169      	moveq	r1, #105	; 0x69
	} else { /* WDT_CLK_SRC_32K */
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RC32K_NOMINAL_HZ);
    1cf8:	f240 116f 	movwne	r1, #367	; 0x16f
    1cfc:	9101      	str	r1, [sp, #4]
	}
	dly >>= 3; /* ~8 cycles for one while loop */
    1cfe:	9a01      	ldr	r2, [sp, #4]
    1d00:	ea4f 03d2 	mov.w	r3, r2, lsr #3
    1d04:	9301      	str	r3, [sp, #4]
	while(dly--);
    1d06:	9901      	ldr	r1, [sp, #4]
    1d08:	f101 32ff 	add.w	r2, r1, #4294967295
    1d0c:	9201      	str	r2, [sp, #4]
    1d0e:	2900      	cmp	r1, #0
    1d10:	d1f9      	bne.n	1d06 <wdt_set_ctrl+0x22>
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_FIRST_KEY);
    1d12:	f040 41aa 	orr.w	r1, r0, #1426063360	; 0x55000000
    1d16:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    1d1a:	f2c4 030f 	movt	r3, #16399	; 0x400f
    1d1e:	6019      	str	r1, [r3, #0]
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_SECOND_KEY);
    1d20:	f040 402a 	orr.w	r0, r0, #2852126720	; 0xaa000000
    1d24:	6018      	str	r0, [r3, #0]
}
    1d26:	b002      	add	sp, #8
    1d28:	4770      	bx	lr
    1d2a:	bf00      	nop

00001d2c <wdt_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(cfg);

	/* Default configuration values */
	cfg->clk_src = WDT_CLK_SRC_RCSYS;
    1d2c:	f04f 0300 	mov.w	r3, #0
    1d30:	6003      	str	r3, [r0, #0]
	cfg->wdt_mode = WDT_MODE_BASIC;
    1d32:	6043      	str	r3, [r0, #4]
	cfg->timeout_period = WDT_PERIOD_131072_CLK;
    1d34:	f04f 0210 	mov.w	r2, #16
    1d38:	7202      	strb	r2, [r0, #8]
	cfg->window_period = WDT_PERIOD_NONE;
    1d3a:	7243      	strb	r3, [r0, #9]
	cfg->disable_flash_cali = true;
    1d3c:	f04f 0101 	mov.w	r1, #1
    1d40:	7281      	strb	r1, [r0, #10]
	cfg->disable_wdt_after_reset = true;
    1d42:	72c1      	strb	r1, [r0, #11]
	cfg->always_on = false;
    1d44:	7303      	strb	r3, [r0, #12]
    1d46:	4770      	bx	lr

00001d48 <wdt_init>:
 */
bool wdt_init(
		struct wdt_dev_inst *const dev_inst,
		Wdt *const wdt,
		struct wdt_config *const cfg)
{
    1d48:	b538      	push	{r3, r4, r5, lr}
    1d4a:	460c      	mov	r4, r1
    1d4c:	4615      	mov	r5, r2
	/* Sanity check arguments */
	Assert(dev_inst);
	Assert(wdt);
	Assert(cfg);

	dev_inst->hw_dev = wdt;
    1d4e:	6001      	str	r1, [r0, #0]
	dev_inst->wdt_cfg = cfg;
    1d50:	6042      	str	r2, [r0, #4]

	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);
    1d52:	4608      	mov	r0, r1
    1d54:	f240 73cd 	movw	r3, #1997	; 0x7cd
    1d58:	f2c0 0300 	movt	r3, #0
    1d5c:	4798      	blx	r3

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
    1d5e:	6820      	ldr	r0, [r4, #0]
    1d60:	f010 0f08 	tst.w	r0, #8
    1d64:	d152      	bne.n	1e0c <wdt_init+0xc4>
		return false;
	}

	/* Disable the WDT */
	if (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1d66:	6821      	ldr	r1, [r4, #0]
    1d68:	f011 0f01 	tst.w	r1, #1
    1d6c:	d00b      	beq.n	1d86 <wdt_init+0x3e>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    1d6e:	6822      	ldr	r2, [r4, #0]
    1d70:	f022 0001 	bic.w	r0, r2, #1
    1d74:	f641 43e5 	movw	r3, #7397	; 0x1ce5
    1d78:	f2c0 0300 	movt	r3, #0
    1d7c:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1d7e:	6820      	ldr	r0, [r4, #0]
    1d80:	f010 0f01 	tst.w	r0, #1
    1d84:	d1fb      	bne.n	1d7e <wdt_init+0x36>
		}
	}
	/* Disable the WDT clock */
	if (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1d86:	6821      	ldr	r1, [r4, #0]
    1d88:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    1d8c:	d00b      	beq.n	1da6 <wdt_init+0x5e>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_CEN);
    1d8e:	6822      	ldr	r2, [r4, #0]
    1d90:	f422 3080 	bic.w	r0, r2, #65536	; 0x10000
    1d94:	f641 43e5 	movw	r3, #7397	; 0x1ce5
    1d98:	f2c0 0300 	movt	r3, #0
    1d9c:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1d9e:	6820      	ldr	r0, [r4, #0]
    1da0:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    1da4:	d1fb      	bne.n	1d9e <wdt_init+0x56>
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    1da6:	6869      	ldr	r1, [r5, #4]
    1da8:	682a      	ldr	r2, [r5, #0]
    1daa:	ea41 0302 	orr.w	r3, r1, r2
			cfg->wdt_mode |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    1dae:	7a28      	ldrb	r0, [r5, #8]
    1db0:	ea4f 2100 	mov.w	r1, r0, lsl #8
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
			cfg->wdt_mode |
    1db4:	f401 52f8 	and.w	r2, r1, #7936	; 0x1f00
    1db8:	ea43 0002 	orr.w	r0, r3, r2
			WDT_CTRL_PSEL(cfg->timeout_period) |
			WDT_CTRL_TBAN(cfg->window_period) |
    1dbc:	7a6b      	ldrb	r3, [r5, #9]
    1dbe:	ea4f 4183 	mov.w	r1, r3, lsl #18
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
			cfg->wdt_mode |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    1dc2:	f401 02f8 	and.w	r2, r1, #8126464	; 0x7c0000
    1dc6:	4310      	orrs	r0, r2
			WDT_CTRL_TBAN(cfg->window_period) |
    1dc8:	7aab      	ldrb	r3, [r5, #10]
    1dca:	2b00      	cmp	r3, #0
    1dcc:	bf14      	ite	ne
    1dce:	2180      	movne	r1, #128	; 0x80
    1dd0:	2100      	moveq	r1, #0
    1dd2:	4308      	orrs	r0, r1
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    1dd4:	7aed      	ldrb	r5, [r5, #11]
    1dd6:	2d00      	cmp	r5, #0
    1dd8:	bf14      	ite	ne
    1dda:	2202      	movne	r2, #2
    1ddc:	2200      	moveq	r2, #0
    1dde:	4310      	orrs	r0, r2
    1de0:	f641 45e5 	movw	r5, #7397	; 0x1ce5
    1de4:	f2c0 0500 	movt	r5, #0
    1de8:	47a8      	blx	r5
			WDT_CTRL_PSEL(cfg->timeout_period) |
			WDT_CTRL_TBAN(cfg->window_period) |
			(cfg->disable_flash_cali ? WDT_CTRL_FCD : 0) |
			(cfg->disable_wdt_after_reset ? WDT_CTRL_DAR : 0)
	);
	wdt_set_ctrl(wdt->WDT_CTRL | WDT_CTRL_CEN);
    1dea:	6820      	ldr	r0, [r4, #0]
    1dec:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    1df0:	47a8      	blx	r5
	while (!(wdt->WDT_CTRL & WDT_CTRL_CEN)) {
    1df2:	6823      	ldr	r3, [r4, #0]
    1df4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1df8:	d0fb      	beq.n	1df2 <wdt_init+0xaa>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    1dfa:	4620      	mov	r0, r4
    1dfc:	f640 61ad 	movw	r1, #3757	; 0xead
    1e00:	f2c0 0100 	movt	r1, #0
    1e04:	4788      	blx	r1

	return true;
    1e06:	f04f 0001 	mov.w	r0, #1
    1e0a:	bd38      	pop	{r3, r4, r5, pc}
	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
		return false;
    1e0c:	f04f 0000 	mov.w	r0, #0

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);

	return true;
}
    1e10:	bd38      	pop	{r3, r4, r5, pc}
    1e12:	bf00      	nop

00001e14 <wdt_disable>:
 * \brief Disable the WDT module.
 *
 * \param dev_inst    Device structure pointer.
 */
void wdt_disable(struct wdt_dev_inst *const dev_inst)
{
    1e14:	b510      	push	{r4, lr}
	Wdt *wdt = dev_inst->hw_dev;
    1e16:	6804      	ldr	r4, [r0, #0]

	/* Disable the WDT */
	wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    1e18:	6820      	ldr	r0, [r4, #0]
    1e1a:	f020 0001 	bic.w	r0, r0, #1
    1e1e:	f641 43e5 	movw	r3, #7397	; 0x1ce5
    1e22:	f2c0 0300 	movt	r3, #0
    1e26:	4798      	blx	r3
	while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1e28:	6821      	ldr	r1, [r4, #0]
    1e2a:	f011 0f01 	tst.w	r1, #1
    1e2e:	d1fb      	bne.n	1e28 <wdt_disable+0x14>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    1e30:	4620      	mov	r0, r4
    1e32:	f640 62ad 	movw	r2, #3757	; 0xead
    1e36:	f2c0 0200 	movt	r2, #0
    1e3a:	4790      	blx	r2
    1e3c:	bd10      	pop	{r4, pc}
    1e3e:	bf00      	nop

00001e40 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1e40:	e7fe      	b.n	1e40 <Dummy_Handler>
    1e42:	bf00      	nop

00001e44 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1e44:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
    1e46:	f240 0300 	movw	r3, #0
    1e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e4e:	f246 1240 	movw	r2, #24896	; 0x6140
    1e52:	f2c0 0200 	movt	r2, #0
    1e56:	429a      	cmp	r2, r3
    1e58:	d003      	beq.n	1e62 <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
    1e5a:	4839      	ldr	r0, [pc, #228]	; (1f40 <Reset_Handler+0xfc>)
    1e5c:	4939      	ldr	r1, [pc, #228]	; (1f44 <Reset_Handler+0x100>)
    1e5e:	4281      	cmp	r1, r0
    1e60:	d304      	bcc.n	1e6c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1e62:	4b39      	ldr	r3, [pc, #228]	; (1f48 <Reset_Handler+0x104>)
    1e64:	4a39      	ldr	r2, [pc, #228]	; (1f4c <Reset_Handler+0x108>)
    1e66:	429a      	cmp	r2, r3
    1e68:	d325      	bcc.n	1eb6 <Reset_Handler+0x72>
    1e6a:	e042      	b.n	1ef2 <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
    1e6c:	4d38      	ldr	r5, [pc, #224]	; (1f50 <Reset_Handler+0x10c>)
    1e6e:	4c39      	ldr	r4, [pc, #228]	; (1f54 <Reset_Handler+0x110>)
    1e70:	1b63      	subs	r3, r4, r5
    1e72:	f023 0503 	bic.w	r5, r3, #3
    1e76:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
    1e7a:	f240 0200 	movw	r2, #0
    1e7e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1e82:	f246 1140 	movw	r1, #24896	; 0x6140
    1e86:	f2c0 0100 	movt	r1, #0
    1e8a:	f105 0004 	add.w	r0, r5, #4
    1e8e:	f3c5 0480 	ubfx	r4, r5, #2, #1
    1e92:	585d      	ldr	r5, [r3, r1]
    1e94:	509d      	str	r5, [r3, r2]
    1e96:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    1e9a:	4283      	cmp	r3, r0
    1e9c:	d146      	bne.n	1f2c <Reset_Handler+0xe8>
    1e9e:	e7e0      	b.n	1e62 <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
    1ea0:	585d      	ldr	r5, [r3, r1]
    1ea2:	509d      	str	r5, [r3, r2]
    1ea4:	f103 0304 	add.w	r3, r3, #4
    1ea8:	585c      	ldr	r4, [r3, r1]
    1eaa:	509c      	str	r4, [r3, r2]
    1eac:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    1eb0:	4283      	cmp	r3, r0
    1eb2:	d1f5      	bne.n	1ea0 <Reset_Handler+0x5c>
    1eb4:	e7d5      	b.n	1e62 <Reset_Handler+0x1e>
    1eb6:	4d28      	ldr	r5, [pc, #160]	; (1f58 <Reset_Handler+0x114>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
    1eb8:	4928      	ldr	r1, [pc, #160]	; (1f5c <Reset_Handler+0x118>)
    1eba:	1b48      	subs	r0, r1, r5
    1ebc:	f020 0403 	bic.w	r4, r0, #3
    1ec0:	f640 1318 	movw	r3, #2328	; 0x918
    1ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ec8:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
    1eca:	f04f 0100 	mov.w	r1, #0
    1ece:	1b50      	subs	r0, r2, r5
    1ed0:	f1a0 0004 	sub.w	r0, r0, #4
    1ed4:	f3c0 0480 	ubfx	r4, r0, #2, #1
    1ed8:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1edc:	4295      	cmp	r5, r2
    1ede:	d11e      	bne.n	1f1e <Reset_Handler+0xda>
    1ee0:	e007      	b.n	1ef2 <Reset_Handler+0xae>
    1ee2:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
    1ee6:	6069      	str	r1, [r5, #4]
    1ee8:	f105 0508 	add.w	r5, r5, #8
    1eec:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1eee:	4295      	cmp	r5, r2
    1ef0:	d1f7      	bne.n	1ee2 <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) &_sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1ef2:	f240 0500 	movw	r5, #0
    1ef6:	f2c0 0500 	movt	r5, #0
    1efa:	f025 027f 	bic.w	r2, r5, #127	; 0x7f
    1efe:	f44f 416d 	mov.w	r1, #60672	; 0xed00
    1f02:	f2ce 0100 	movt	r1, #57344	; 0xe000
    1f06:	608a      	str	r2, [r1, #8]

	/* Initialize the C library */
	__libc_init_array();
    1f08:	f242 6019 	movw	r0, #9753	; 0x2619
    1f0c:	f2c0 0000 	movt	r0, #0
    1f10:	4780      	blx	r0

	/* Branch to main function */
	main();
    1f12:	f242 2429 	movw	r4, #8745	; 0x2229
    1f16:	f2c0 0400 	movt	r4, #0
    1f1a:	47a0      	blx	r4
    1f1c:	e7fe      	b.n	1f1c <Reset_Handler+0xd8>
    1f1e:	2c00      	cmp	r4, #0
    1f20:	d0df      	beq.n	1ee2 <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
    1f22:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1f26:	4295      	cmp	r5, r2
    1f28:	d1db      	bne.n	1ee2 <Reset_Handler+0x9e>
    1f2a:	e7e2      	b.n	1ef2 <Reset_Handler+0xae>
    1f2c:	2c00      	cmp	r4, #0
    1f2e:	d0b7      	beq.n	1ea0 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
    1f30:	585c      	ldr	r4, [r3, r1]
    1f32:	509c      	str	r4, [r3, r2]
    1f34:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    1f38:	4283      	cmp	r3, r0
    1f3a:	d1b1      	bne.n	1ea0 <Reset_Handler+0x5c>
    1f3c:	e791      	b.n	1e62 <Reset_Handler+0x1e>
    1f3e:	bf00      	nop
    1f40:	20000918 	.word	0x20000918
    1f44:	20000000 	.word	0x20000000
    1f48:	20000984 	.word	0x20000984
    1f4c:	20000918 	.word	0x20000918
    1f50:	20000004 	.word	0x20000004
    1f54:	2000091b 	.word	0x2000091b
    1f58:	20000914 	.word	0x20000914
    1f5c:	2000097f 	.word	0x2000097f

00001f60 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1f60:	f640 133c 	movw	r3, #2364	; 0x93c
    1f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f68:	6819      	ldr	r1, [r3, #0]
    1f6a:	b941      	cbnz	r1, 1f7e <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
    1f6c:	f640 133c 	movw	r3, #2364	; 0x93c
    1f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f74:	f641 1288 	movw	r2, #6536	; 0x1988
    1f78:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1f7c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    1f7e:	f640 113c 	movw	r1, #2364	; 0x93c
    1f82:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1f86:	680b      	ldr	r3, [r1, #0]

	heap += incr;
    1f88:	1818      	adds	r0, r3, r0
    1f8a:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap;
}
    1f8c:	4618      	mov	r0, r3
    1f8e:	4770      	bx	lr

00001f90 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1f90:	f04f 30ff 	mov.w	r0, #4294967295
    1f94:	4770      	bx	lr
    1f96:	bf00      	nop

00001f98 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1f98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1f9c:	604b      	str	r3, [r1, #4]

	return 0;
}
    1f9e:	f04f 0000 	mov.w	r0, #0
    1fa2:	4770      	bx	lr

00001fa4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1fa4:	f04f 0001 	mov.w	r0, #1
    1fa8:	4770      	bx	lr
    1faa:	bf00      	nop

00001fac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1fac:	f04f 0000 	mov.w	r0, #0
    1fb0:	4770      	bx	lr
    1fb2:	bf00      	nop

00001fb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
    1fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fb6:	b083      	sub	sp, #12
    1fb8:	4604      	mov	r4, r0
    1fba:	460d      	mov	r5, r1
	uint32_t val = 0;
    1fbc:	f04f 0300 	mov.w	r3, #0
    1fc0:	9301      	str	r3, [sp, #4]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
    1fc2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    1fc6:	f2c4 0002 	movt	r0, #16386	; 0x4002
    1fca:	4284      	cmp	r4, r0
    1fcc:	d10f      	bne.n	1fee <usart_serial_getchar+0x3a>
		while (usart_read(p_usart, &val));
    1fce:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    1fd2:	f2c4 0602 	movt	r6, #16386	; 0x4002
    1fd6:	f641 37f9 	movw	r7, #7161	; 0x1bf9
    1fda:	f2c0 0700 	movt	r7, #0
    1fde:	4630      	mov	r0, r6
    1fe0:	a901      	add	r1, sp, #4
    1fe2:	47b8      	blx	r7
    1fe4:	2800      	cmp	r0, #0
    1fe6:	d1fa      	bne.n	1fde <usart_serial_getchar+0x2a>
		*data = (uint8_t)(val & 0xFF);
    1fe8:	9901      	ldr	r1, [sp, #4]
    1fea:	7029      	strb	r1, [r5, #0]
    1fec:	e02b      	b.n	2046 <usart_serial_getchar+0x92>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
    1fee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    1ff2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    1ff6:	428c      	cmp	r4, r1
    1ff8:	d10f      	bne.n	201a <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
    1ffa:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    1ffe:	f2c4 0402 	movt	r4, #16386	; 0x4002
    2002:	f641 36f9 	movw	r6, #7161	; 0x1bf9
    2006:	f2c0 0600 	movt	r6, #0
    200a:	4620      	mov	r0, r4
    200c:	a901      	add	r1, sp, #4
    200e:	47b0      	blx	r6
    2010:	2800      	cmp	r0, #0
    2012:	d1fa      	bne.n	200a <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
    2014:	9801      	ldr	r0, [sp, #4]
    2016:	7028      	strb	r0, [r5, #0]
    2018:	e02a      	b.n	2070 <usart_serial_getchar+0xbc>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
    201a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    201e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2022:	4294      	cmp	r4, r2
    2024:	d10f      	bne.n	2046 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
    2026:	f44f 4440 	mov.w	r4, #49152	; 0xc000
    202a:	f2c4 0402 	movt	r4, #16386	; 0x4002
    202e:	f641 36f9 	movw	r6, #7161	; 0x1bf9
    2032:	f2c0 0600 	movt	r6, #0
    2036:	4620      	mov	r0, r4
    2038:	a901      	add	r1, sp, #4
    203a:	47b0      	blx	r6
    203c:	2800      	cmp	r0, #0
    203e:	d1fa      	bne.n	2036 <usart_serial_getchar+0x82>
		*data = (uint8_t)(val & 0xFF);
    2040:	9b01      	ldr	r3, [sp, #4]
    2042:	702b      	strb	r3, [r5, #0]
    2044:	e014      	b.n	2070 <usart_serial_getchar+0xbc>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
    2046:	f04f 0200 	mov.w	r2, #0
    204a:	f2c4 0203 	movt	r2, #16387	; 0x4003
    204e:	4294      	cmp	r4, r2
    2050:	d10e      	bne.n	2070 <usart_serial_getchar+0xbc>
		while (usart_read(p_usart, &val));
    2052:	f04f 0400 	mov.w	r4, #0
    2056:	f2c4 0403 	movt	r4, #16387	; 0x4003
    205a:	f641 36f9 	movw	r6, #7161	; 0x1bf9
    205e:	f2c0 0600 	movt	r6, #0
    2062:	4620      	mov	r0, r4
    2064:	a901      	add	r1, sp, #4
    2066:	47b0      	blx	r6
    2068:	2800      	cmp	r0, #0
    206a:	d1fa      	bne.n	2062 <usart_serial_getchar+0xae>
		*data = (uint8_t)(val & 0xFF);
    206c:	9b01      	ldr	r3, [sp, #4]
    206e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
    2070:	b003      	add	sp, #12
    2072:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002074 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
    2074:	b570      	push	{r4, r5, r6, lr}
    2076:	460c      	mov	r4, r1
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
    2078:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    207c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2080:	4298      	cmp	r0, r3
    2082:	d10f      	bne.n	20a4 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
    2084:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    2088:	f2c4 0502 	movt	r5, #16386	; 0x4002
    208c:	f641 36d9 	movw	r6, #7129	; 0x1bd9
    2090:	f2c0 0600 	movt	r6, #0
    2094:	4628      	mov	r0, r5
    2096:	4621      	mov	r1, r4
    2098:	47b0      	blx	r6
    209a:	2800      	cmp	r0, #0
    209c:	d1fa      	bne.n	2094 <usart_serial_putchar+0x20>
		return 1;
    209e:	f04f 0001 	mov.w	r0, #1
    20a2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
    20a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    20a8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    20ac:	4288      	cmp	r0, r1
    20ae:	d10f      	bne.n	20d0 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
    20b0:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    20b4:	f2c4 0502 	movt	r5, #16386	; 0x4002
    20b8:	f641 36d9 	movw	r6, #7129	; 0x1bd9
    20bc:	f2c0 0600 	movt	r6, #0
    20c0:	4628      	mov	r0, r5
    20c2:	4621      	mov	r1, r4
    20c4:	47b0      	blx	r6
    20c6:	2800      	cmp	r0, #0
    20c8:	d1fa      	bne.n	20c0 <usart_serial_putchar+0x4c>
		return 1;
    20ca:	f04f 0001 	mov.w	r0, #1
    20ce:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
    20d0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
    20d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    20d8:	4290      	cmp	r0, r2
    20da:	d10f      	bne.n	20fc <usart_serial_putchar+0x88>
		while (usart_write(p_usart, c)!=0);
    20dc:	f44f 4540 	mov.w	r5, #49152	; 0xc000
    20e0:	f2c4 0502 	movt	r5, #16386	; 0x4002
    20e4:	f641 36d9 	movw	r6, #7129	; 0x1bd9
    20e8:	f2c0 0600 	movt	r6, #0
    20ec:	4628      	mov	r0, r5
    20ee:	4621      	mov	r1, r4
    20f0:	47b0      	blx	r6
    20f2:	2800      	cmp	r0, #0
    20f4:	d1fa      	bne.n	20ec <usart_serial_putchar+0x78>
		return 1;
    20f6:	f04f 0001 	mov.w	r0, #1
    20fa:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
    20fc:	f04f 0300 	mov.w	r3, #0
    2100:	f2c4 0303 	movt	r3, #16387	; 0x4003
    2104:	4298      	cmp	r0, r3
    2106:	d10f      	bne.n	2128 <usart_serial_putchar+0xb4>
		while (usart_write(p_usart, c)!=0);
    2108:	f04f 0500 	mov.w	r5, #0
    210c:	f2c4 0503 	movt	r5, #16387	; 0x4003
    2110:	f641 36d9 	movw	r6, #7129	; 0x1bd9
    2114:	f2c0 0600 	movt	r6, #0
    2118:	4628      	mov	r0, r5
    211a:	4621      	mov	r1, r4
    211c:	47b0      	blx	r6
    211e:	2800      	cmp	r0, #0
    2120:	d1fa      	bne.n	2118 <usart_serial_putchar+0xa4>
		return 1;
    2122:	f04f 0001 	mov.w	r0, #1
    2126:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
    2128:	f04f 0000 	mov.w	r0, #0
}
    212c:	bd70      	pop	{r4, r5, r6, pc}
    212e:	bf00      	nop

00002130 <servo_move_xaxis>:
	
}


void servo_move_xaxis(uint32_t dutycycle)
{
    2130:	b570      	push	{r4, r5, r6, lr}
    2132:	4605      	mov	r5, r0
	uint32_t ra, rc;
	/* Configure waveform frequency and duty cycle. */
	rc = (sysclk_get_peripheral_bus_hz(TC) /
    2134:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    2138:	f2c4 0401 	movt	r4, #16385	; 0x4001
    213c:	4620      	mov	r0, r4
    213e:	f240 43d1 	movw	r3, #1233	; 0x4d1
    2142:	f2c0 0300 	movt	r3, #0
    2146:	4798      	blx	r3
    2148:	f247 3191 	movw	r1, #29585	; 0x7391
    214c:	f6c5 519f 	movt	r1, #23967	; 0x5d9f
    2150:	fba1 1600 	umull	r1, r6, r1, r0
    2154:	ea4f 2616 	mov.w	r6, r6, lsr #8
			CLOCK_DIV /
			SERVO_FREQ);
	tc_write_rc(TC, TC_CHANNEL_WAVEFORM, rc);
    2158:	4620      	mov	r0, r4
    215a:	f04f 0102 	mov.w	r1, #2
    215e:	4632      	mov	r2, r6
    2160:	f641 3321 	movw	r3, #6945	; 0x1b21
    2164:	f2c0 0300 	movt	r3, #0
    2168:	4798      	blx	r3
	ra = (100 - dutycycle) * rc / 100;
    216a:	f1c5 0064 	rsb	r0, r5, #100	; 0x64
    216e:	fb00 f606 	mul.w	r6, r0, r6
    2172:	f248 521f 	movw	r2, #34079	; 0x851f
    2176:	f2c5 12eb 	movt	r2, #20971	; 0x51eb
    217a:	fba2 1306 	umull	r1, r3, r2, r6
	tc_write_ra(TC, TC_CHANNEL_WAVEFORM, ra);
    217e:	4620      	mov	r0, r4
    2180:	f04f 0102 	mov.w	r1, #2
    2184:	ea4f 1253 	mov.w	r2, r3, lsr #5
    2188:	f641 3319 	movw	r3, #6937	; 0x1b19
    218c:	f2c0 0300 	movt	r3, #0
    2190:	4798      	blx	r3

	/* Enable TC TC_CHANNEL_WAVEFORM. */
	
	printf("Start waveform: Frequency = %d Hz,Duty Cycle = %2d%%\n\r",
    2192:	f645 60c4 	movw	r0, #24260	; 0x5ec4
    2196:	f2c0 0000 	movt	r0, #0
    219a:	f44f 71af 	mov.w	r1, #350	; 0x15e
    219e:	462a      	mov	r2, r5
    21a0:	f242 6365 	movw	r3, #9829	; 0x2665
    21a4:	f2c0 0300 	movt	r3, #0
    21a8:	4798      	blx	r3
    21aa:	bd70      	pop	{r4, r5, r6, pc}

000021ac <servo_move_yaxis>:
			SERVO_FREQ,
			dutycycle);
}

void servo_move_yaxis(uint32_t dutycycle)
{
    21ac:	b570      	push	{r4, r5, r6, lr}
    21ae:	4605      	mov	r5, r0
	uint32_t ra1, rc1;
	/* Configure waveform frequency and duty cycle. */
	rc1 = (sysclk_get_peripheral_bus_hz(TC) /
    21b0:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    21b4:	f2c4 0401 	movt	r4, #16385	; 0x4001
    21b8:	4620      	mov	r0, r4
    21ba:	f240 43d1 	movw	r3, #1233	; 0x4d1
    21be:	f2c0 0300 	movt	r3, #0
    21c2:	4798      	blx	r3
    21c4:	f247 3191 	movw	r1, #29585	; 0x7391
    21c8:	f6c5 519f 	movt	r1, #23967	; 0x5d9f
    21cc:	fba1 1600 	umull	r1, r6, r1, r0
    21d0:	ea4f 2616 	mov.w	r6, r6, lsr #8
	CLOCK_DIV /
	SERVO_FREQ);
	tc_write_rc(TC, TC_CHANNEL_WAVEFORMYAXIS, rc1);
    21d4:	4620      	mov	r0, r4
    21d6:	f04f 0100 	mov.w	r1, #0
    21da:	4632      	mov	r2, r6
    21dc:	f641 3321 	movw	r3, #6945	; 0x1b21
    21e0:	f2c0 0300 	movt	r3, #0
    21e4:	4798      	blx	r3
	ra1 = (100 - dutycycle) * rc1 / 100;
    21e6:	f1c5 0064 	rsb	r0, r5, #100	; 0x64
    21ea:	fb00 f606 	mul.w	r6, r0, r6
    21ee:	f248 521f 	movw	r2, #34079	; 0x851f
    21f2:	f2c5 12eb 	movt	r2, #20971	; 0x51eb
    21f6:	fba2 1306 	umull	r1, r3, r2, r6
	tc_write_ra(TC, TC_CHANNEL_WAVEFORMYAXIS, ra1);
    21fa:	4620      	mov	r0, r4
    21fc:	f04f 0100 	mov.w	r1, #0
    2200:	ea4f 1253 	mov.w	r2, r3, lsr #5
    2204:	f641 3319 	movw	r3, #6937	; 0x1b19
    2208:	f2c0 0300 	movt	r3, #0
    220c:	4798      	blx	r3

	/* Enable TC TC_CHANNEL_WAVEFORM. */
	
	printf("Start waveform: Frequency = %d Hz,Duty Cycle = %2d%%\n\r",
    220e:	f645 60c4 	movw	r0, #24260	; 0x5ec4
    2212:	f2c0 0000 	movt	r0, #0
    2216:	f44f 71af 	mov.w	r1, #350	; 0x15e
    221a:	462a      	mov	r2, r5
    221c:	f242 6365 	movw	r3, #9829	; 0x2665
    2220:	f2c0 0300 	movt	r3, #0
    2224:	4798      	blx	r3
    2226:	bd70      	pop	{r4, r5, r6, pc}

00002228 <main>:
 * \brief Application entry point for tc_capture_waveform example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
    2228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    222c:	b088      	sub	sp, #32
	uint8_t key;
	uint16_t frequence, dutycycle1,dutycycle2;
   
	/* Initialize the SAM system */
	sysclk_init();
    222e:	f241 6325 	movw	r3, #5669	; 0x1625
    2232:	f2c0 0300 	movt	r3, #0
    2236:	4798      	blx	r3
	board_init();
    2238:	f641 0035 	movw	r0, #6197	; 0x1835
    223c:	f2c0 0000 	movt	r0, #0
    2240:	4780      	blx	r0
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    2242:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    2246:	f2c4 0402 	movt	r4, #16386	; 0x4002
    224a:	f640 117c 	movw	r1, #2428	; 0x97c
    224e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2252:	600c      	str	r4, [r1, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2254:	f640 1578 	movw	r5, #2424	; 0x978
    2258:	f2c2 0500 	movt	r5, #8192	; 0x2000
    225c:	f242 0275 	movw	r2, #8309	; 0x2075
    2260:	f2c0 0200 	movt	r2, #0
    2264:	602a      	str	r2, [r5, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2266:	f640 1674 	movw	r6, #2420	; 0x974
    226a:	f2c2 0600 	movt	r6, #8192	; 0x2000
    226e:	f641 77b5 	movw	r7, #8117	; 0x1fb5
    2272:	f2c0 0700 	movt	r7, #0
    2276:	6037      	str	r7, [r6, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
    2278:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
    227c:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
    227e:	f04f 00c0 	mov.w	r0, #192	; 0xc0
    2282:	9002      	str	r0, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
    2284:	f44f 6100 	mov.w	r1, #2048	; 0x800
    2288:	9103      	str	r1, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
    228a:	f04f 0500 	mov.w	r5, #0
    228e:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
    2290:	9505      	str	r5, [sp, #20]
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_hz());
#endif
#if (SAM4L)
		sysclk_enable_peripheral_clock(p_usart);
    2292:	4620      	mov	r0, r4
    2294:	f240 77cd 	movw	r7, #1997	; 0x7cd
    2298:	f2c0 0700 	movt	r7, #0
    229c:	47b8      	blx	r7
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
    229e:	4620      	mov	r0, r4
    22a0:	f240 42d1 	movw	r2, #1233	; 0x4d1
    22a4:	f2c0 0200 	movt	r2, #0
    22a8:	4790      	blx	r2
    22aa:	4602      	mov	r2, r0
    22ac:	4620      	mov	r0, r4
    22ae:	a901      	add	r1, sp, #4
    22b0:	f641 4681 	movw	r6, #7297	; 0x1c81
    22b4:	f2c0 0600 	movt	r6, #0
    22b8:	47b0      	blx	r6
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
    22ba:	4620      	mov	r0, r4
    22bc:	f641 33a1 	movw	r3, #7073	; 0x1ba1
    22c0:	f2c0 0300 	movt	r3, #0
    22c4:	4798      	blx	r3
		usart_enable_rx(p_usart);
    22c6:	4620      	mov	r0, r4
    22c8:	f641 34b1 	movw	r4, #7089	; 0x1bb1
    22cc:	f2c0 0400 	movt	r4, #0
    22d0:	47a0      	blx	r4
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    22d2:	f240 0650 	movw	r6, #80	; 0x50
    22d6:	f2c2 0600 	movt	r6, #8192	; 0x2000
    22da:	6830      	ldr	r0, [r6, #0]
    22dc:	6880      	ldr	r0, [r0, #8]
    22de:	4629      	mov	r1, r5
    22e0:	f242 64f5 	movw	r4, #9973	; 0x26f5
    22e4:	f2c0 0400 	movt	r4, #0
    22e8:	47a0      	blx	r4
	setbuf(stdin, NULL);
    22ea:	6831      	ldr	r1, [r6, #0]
    22ec:	6848      	ldr	r0, [r1, #4]
    22ee:	4629      	mov	r1, r5
    22f0:	47a0      	blx	r4

	/* Initialize the console uart */
	configure_console();

	/* Output example information */
	printf("-- 2D Servo control --\r\n");
    22f2:	f645 60fc 	movw	r0, #24316	; 0x5efc
    22f6:	f2c0 0000 	movt	r0, #0
    22fa:	f242 6665 	movw	r6, #9829	; 0x2665
    22fe:	f2c0 0600 	movt	r6, #0
    2302:	47b0      	blx	r6
	printf("-- %s\n\r", BOARD_NAME);
    2304:	f645 7018 	movw	r0, #24344	; 0x5f18
    2308:	f2c0 0000 	movt	r0, #0
    230c:	f645 7120 	movw	r1, #24352	; 0x5f20
    2310:	f2c0 0100 	movt	r1, #0
    2314:	47b0      	blx	r6
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
    2316:	f645 7034 	movw	r0, #24372	; 0x5f34
    231a:	f2c0 0000 	movt	r0, #0
    231e:	f645 714c 	movw	r1, #24396	; 0x5f4c
    2322:	f2c0 0100 	movt	r1, #0
    2326:	f645 7258 	movw	r2, #24408	; 0x5f58
    232a:	f2c0 0200 	movt	r2, #0
    232e:	47b0      	blx	r6



	/* Configure TC TC_CHANNEL_WAVEFORM as waveform operating mode */
	printf("Configure TC%d channel %d as waveform operating mode \n\r",
    2330:	f645 7064 	movw	r0, #24420	; 0x5f64
    2334:	f2c0 0000 	movt	r0, #0
    2338:	f04f 0101 	mov.w	r1, #1
    233c:	f04f 0202 	mov.w	r2, #2
    2340:	47b0      	blx	r6
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    2342:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
    2346:	f2c4 040e 	movt	r4, #16398	; 0x400e
    234a:	f04f 0210 	mov.w	r2, #16
    234e:	67a2      	str	r2, [r4, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    2350:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    2354:	f8c4 20c8 	str.w	r2, [r4, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    2358:	f8c4 2108 	str.w	r2, [r4, #264]	; 0x108
	}
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
    235c:	6162      	str	r2, [r4, #20]
	} else {
		base->GPIO_PMR0C = mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
    235e:	6262      	str	r2, [r4, #36]	; 0x24

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    2360:	63a2      	str	r2, [r4, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    2362:	60a2      	str	r2, [r4, #8]
	/* Configure PIO Pins for TC */
	ioport_set_pin_mode(PIN_TC_WAVEFORM, PIN_TC_WAVEFORM_MUX);
	/* Disable IO to enable peripheral mode) */
	ioport_disable_pin(PIN_TC_WAVEFORM);
	/* Configure the PMC to enable the TC module. */
	sysclk_enable_peripheral_clock(ID_TC_WAVEFORM);
    2364:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    2368:	f2c4 0601 	movt	r6, #16385	; 0x4001
    236c:	4630      	mov	r0, r6
    236e:	47b8      	blx	r7

	/* Init TC to waveform mode. */
	tc_init(TC, TC_CHANNEL_WAVEFORM,
    2370:	f24c 0801 	movw	r8, #49153	; 0xc001
    2374:	f2c0 0809 	movt	r8, #9
    2378:	4630      	mov	r0, r6
    237a:	f04f 0102 	mov.w	r1, #2
    237e:	4642      	mov	r2, r8
    2380:	f641 2af1 	movw	sl, #6897	; 0x1af1
    2384:	f2c0 0a00 	movt	sl, #0
    2388:	47d0      	blx	sl
			| TC_CMR_WAVE /* Waveform mode is enabled */
			| TC_CMR_ACPA_SET /* RA Compare Effect: set */
			| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
			| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	tc_start(TC, TC_CHANNEL_WAVEFORM);
    238a:	4630      	mov	r0, r6
    238c:	f04f 0102 	mov.w	r1, #2
    2390:	f641 390d 	movw	r9, #6925	; 0x1b0d
    2394:	f2c0 0900 	movt	r9, #0
    2398:	47c8      	blx	r9
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    239a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    239e:	67a3      	str	r3, [r4, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    23a0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    23a4:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    23a8:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    23ac:	61a3      	str	r3, [r4, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    23ae:	62a3      	str	r3, [r4, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    23b0:	63a3      	str	r3, [r4, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    23b2:	60a3      	str	r3, [r4, #8]
	/* Configure PIO Pins for TC */
	ioport_set_pin_mode(PIN_TC_WAVEFORMYAXIS, PIN_TC_WAVEFORM_MUXYAXIS);
	/* Disable IO to enable peripheral mode) */
	ioport_disable_pin(PIN_TC_WAVEFORMYAXIS);
	/* Configure the PMC to enable the TC module. */
	sysclk_enable_peripheral_clock(ID_TC_WAVEFORM);
    23b4:	4630      	mov	r0, r6
    23b6:	47b8      	blx	r7

	/* Init TC to waveform mode. */
	tc_init(TC, TC_CHANNEL_WAVEFORMYAXIS,
    23b8:	4630      	mov	r0, r6
    23ba:	4629      	mov	r1, r5
    23bc:	4642      	mov	r2, r8
    23be:	47d0      	blx	sl
	| TC_CMR_WAVE /* Waveform mode is enabled */
	| TC_CMR_ACPA_SET /* RA Compare Effect: set */
	| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
	| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	tc_start(TC, TC_CHANNEL_WAVEFORMYAXIS);
    23c0:	4630      	mov	r0, r6
    23c2:	4629      	mov	r1, r5
    23c4:	47c8      	blx	r9
			TC_PERIPHERAL, TC_CHANNEL_WAVEFORM);
	tc_waveform_initialize();

	dutycycle1 = 50; //set to the middle
	dutycycle2 = 50;
	servo_move_xaxis(dutycycle1);
    23c6:	f04f 0032 	mov.w	r0, #50	; 0x32
    23ca:	f242 1731 	movw	r7, #8497	; 0x2131
    23ce:	f2c0 0700 	movt	r7, #0
    23d2:	47b8      	blx	r7
	servo_move_yaxis(dutycycle2);
    23d4:	f04f 0032 	mov.w	r0, #50	; 0x32
    23d8:	f242 14ad 	movw	r4, #8621	; 0x21ad
    23dc:	f2c0 0400 	movt	r4, #0
    23e0:	47a0      	blx	r4
	dutycycle);
}

static inline void servo_stop_xaxis()
{
	servo_move_xaxis(0);
    23e2:	4628      	mov	r0, r5
    23e4:	47b8      	blx	r7
}

static inline void servo_stop_yaxis()
{
	servo_move_yaxis(0);
    23e6:	4628      	mov	r0, r5
    23e8:	47a0      	blx	r4
	printf("Configure TC%d channel %d as waveform operating mode \n\r",
			TC_PERIPHERAL, TC_CHANNEL_WAVEFORM);
	tc_waveform_initialize();

	dutycycle1 = 50; //set to the middle
	dutycycle2 = 50;
    23ea:	f04f 0432 	mov.w	r4, #50	; 0x32
	/* Configure TC TC_CHANNEL_WAVEFORM as waveform operating mode */
	printf("Configure TC%d channel %d as waveform operating mode \n\r",
			TC_PERIPHERAL, TC_CHANNEL_WAVEFORM);
	tc_waveform_initialize();

	dutycycle1 = 50; //set to the middle
    23ee:	4625      	mov	r5, r4
	servo_stop_yaxis();
	/* Display menu */
	//display_menu();

	while (1) {
		scanf("%c", (char *)&key);
    23f0:	f645 779c 	movw	r7, #24476	; 0x5f9c
    23f4:	f2c0 0700 	movt	r7, #0
    23f8:	f242 66b5 	movw	r6, #9909	; 0x26b5
    23fc:	f2c0 0600 	movt	r6, #0
			else if (dutycycle1 >100)
			{
				dutycycle1 = 100;
			}
			
				servo_move_xaxis(dutycycle1);
    2400:	f242 1931 	movw	r9, #8497	; 0x2131
    2404:	f2c0 0900 	movt	r9, #0
				delay_ms(500);
    2408:	f244 580e 	movw	r8, #17678	; 0x450e
    240c:	f2c0 0803 	movt	r8, #3
	servo_stop_yaxis();
	/* Display menu */
	//display_menu();

	while (1) {
		scanf("%c", (char *)&key);
    2410:	4638      	mov	r0, r7
    2412:	f10d 011f 	add.w	r1, sp, #31
    2416:	47b0      	blx	r6

		switch (key) {
    2418:	f89d 001f 	ldrb.w	r0, [sp, #31]
    241c:	f1a0 0061 	sub.w	r0, r0, #97	; 0x61
    2420:	2816      	cmp	r0, #22
    2422:	d8f5      	bhi.n	2410 <main+0x1e8>
    2424:	a201      	add	r2, pc, #4	; (adr r2, 242c <main+0x204>)
    2426:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    242a:	bf00      	nop
    242c:	00002489 	.word	0x00002489
    2430:	00002411 	.word	0x00002411
    2434:	00002411 	.word	0x00002411
    2438:	000024b7 	.word	0x000024b7
    243c:	00002411 	.word	0x00002411
    2440:	00002411 	.word	0x00002411
    2444:	00002411 	.word	0x00002411
    2448:	00002411 	.word	0x00002411
    244c:	00002411 	.word	0x00002411
    2450:	00002411 	.word	0x00002411
    2454:	00002411 	.word	0x00002411
    2458:	00002411 	.word	0x00002411
    245c:	00002411 	.word	0x00002411
    2460:	00002411 	.word	0x00002411
    2464:	00002411 	.word	0x00002411
    2468:	00002411 	.word	0x00002411
    246c:	00002411 	.word	0x00002411
    2470:	00002411 	.word	0x00002411
    2474:	0000251b 	.word	0x0000251b
    2478:	00002411 	.word	0x00002411
    247c:	00002411 	.word	0x00002411
    2480:	00002411 	.word	0x00002411
    2484:	000024e5 	.word	0x000024e5
		case 'h':
			//display_menu();
			break;
		case 'a':
			dutycycle1 += SERVO_STEP;
    2488:	f105 0505 	add.w	r5, r5, #5
    248c:	b2ad      	uxth	r5, r5
			if(dutycycle1 < 20)
    248e:	2d13      	cmp	r5, #19
    2490:	d903      	bls.n	249a <main+0x272>
    2492:	2d64      	cmp	r5, #100	; 0x64
    2494:	bf28      	it	cs
    2496:	2564      	movcs	r5, #100	; 0x64
    2498:	e001      	b.n	249e <main+0x276>
			{
				dutycycle1 = 20;
    249a:	f04f 0514 	mov.w	r5, #20
			else if (dutycycle1 >100)
			{
				dutycycle1 = 100;
			}
			
				servo_move_xaxis(dutycycle1);
    249e:	4628      	mov	r0, r5
    24a0:	47c8      	blx	r9
				delay_ms(500);
    24a2:	4640      	mov	r0, r8
    24a4:	f240 0101 	movw	r1, #1
    24a8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    24ac:	4788      	blx	r1
	dutycycle);
}

static inline void servo_stop_xaxis()
{
	servo_move_xaxis(0);
    24ae:	f04f 0000 	mov.w	r0, #0
    24b2:	47c8      	blx	r9
    24b4:	e7ac      	b.n	2410 <main+0x1e8>
				servo_stop_xaxis();
				//delay_ms(500);
			
			break;
		case 'd':
			dutycycle1 -= SERVO_STEP;
    24b6:	f1a5 0505 	sub.w	r5, r5, #5
    24ba:	b2ad      	uxth	r5, r5
				if(dutycycle1 < 20)
    24bc:	2d13      	cmp	r5, #19
    24be:	d903      	bls.n	24c8 <main+0x2a0>
    24c0:	2d64      	cmp	r5, #100	; 0x64
    24c2:	bf28      	it	cs
    24c4:	2564      	movcs	r5, #100	; 0x64
    24c6:	e001      	b.n	24cc <main+0x2a4>
				{
					dutycycle1 = 20;
    24c8:	f04f 0514 	mov.w	r5, #20
				}
				else if (dutycycle1 >100)
				{
					dutycycle1 = 100;
				}
				servo_move_xaxis(dutycycle1);
    24cc:	4628      	mov	r0, r5
    24ce:	47c8      	blx	r9
				delay_ms(500);
    24d0:	4640      	mov	r0, r8
    24d2:	f240 0301 	movw	r3, #1
    24d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24da:	4798      	blx	r3
	dutycycle);
}

static inline void servo_stop_xaxis()
{
	servo_move_xaxis(0);
    24dc:	f04f 0000 	mov.w	r0, #0
    24e0:	47c8      	blx	r9
    24e2:	e795      	b.n	2410 <main+0x1e8>
				servo_stop_xaxis();
				//delay_ms(500);
		
			break;
		case 'w':
			dutycycle2 += SERVO_STEP;
    24e4:	f104 0405 	add.w	r4, r4, #5
    24e8:	b2a4      	uxth	r4, r4
				if(dutycycle2 < 20)
    24ea:	2c13      	cmp	r4, #19
    24ec:	d903      	bls.n	24f6 <main+0x2ce>
    24ee:	2c64      	cmp	r4, #100	; 0x64
    24f0:	bf28      	it	cs
    24f2:	2464      	movcs	r4, #100	; 0x64
    24f4:	e001      	b.n	24fa <main+0x2d2>
				{
					dutycycle2 = 20;
    24f6:	f04f 0414 	mov.w	r4, #20
				}
				else if (dutycycle2 >100)
				{
					dutycycle2 = 100;
				}
				servo_move_yaxis(dutycycle2);
    24fa:	4620      	mov	r0, r4
    24fc:	f242 1aad 	movw	sl, #8621	; 0x21ad
    2500:	f2c0 0a00 	movt	sl, #0
    2504:	47d0      	blx	sl
				delay_ms(500);
    2506:	4640      	mov	r0, r8
    2508:	f240 0201 	movw	r2, #1
    250c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2510:	4790      	blx	r2
	servo_move_xaxis(0);
}

static inline void servo_stop_yaxis()
{
	servo_move_yaxis(0);
    2512:	f04f 0000 	mov.w	r0, #0
    2516:	47d0      	blx	sl
    2518:	e77a      	b.n	2410 <main+0x1e8>
				servo_stop_yaxis();
				//delay_ms(500);
			
			break;
		case 's':
				dutycycle2 -= SERVO_STEP;
    251a:	f1a4 0405 	sub.w	r4, r4, #5
    251e:	b2a4      	uxth	r4, r4
					if(dutycycle2 < 20)
    2520:	2c13      	cmp	r4, #19
    2522:	d903      	bls.n	252c <main+0x304>
    2524:	2c64      	cmp	r4, #100	; 0x64
    2526:	bf28      	it	cs
    2528:	2464      	movcs	r4, #100	; 0x64
    252a:	e001      	b.n	2530 <main+0x308>
					{
						dutycycle2 = 20;
    252c:	f04f 0414 	mov.w	r4, #20
					}
					else if (dutycycle2 >100)
					{
						dutycycle2 = 100;
					}
					servo_move_yaxis(dutycycle2);
    2530:	4620      	mov	r0, r4
    2532:	f242 1aad 	movw	sl, #8621	; 0x21ad
    2536:	f2c0 0a00 	movt	sl, #0
    253a:	47d0      	blx	sl
					delay_ms(500);
    253c:	4640      	mov	r0, r8
    253e:	f240 0101 	movw	r1, #1
    2542:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2546:	4788      	blx	r1
	servo_move_xaxis(0);
}

static inline void servo_stop_yaxis()
{
	servo_move_yaxis(0);
    2548:	f04f 0000 	mov.w	r0, #0
    254c:	47d0      	blx	sl
    254e:	e75f      	b.n	2410 <main+0x1e8>

00002550 <__register_exitproc>:
    2550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2554:	4698      	mov	r8, r3
    2556:	4b23      	ldr	r3, [pc, #140]	; (25e4 <__register_exitproc+0x94>)
    2558:	681c      	ldr	r4, [r3, #0]
    255a:	4606      	mov	r6, r0
    255c:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
    2560:	460f      	mov	r7, r1
    2562:	4691      	mov	r9, r2
    2564:	b918      	cbnz	r0, 256e <__register_exitproc+0x1e>
    2566:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
    256a:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    256e:	6841      	ldr	r1, [r0, #4]
    2570:	291f      	cmp	r1, #31
    2572:	dd16      	ble.n	25a2 <__register_exitproc+0x52>
    2574:	481c      	ldr	r0, [pc, #112]	; (25e8 <__register_exitproc+0x98>)
    2576:	b918      	cbnz	r0, 2580 <__register_exitproc+0x30>
    2578:	f04f 30ff 	mov.w	r0, #4294967295
    257c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2580:	f44f 70c8 	mov.w	r0, #400	; 0x190
    2584:	f001 ffdc 	bl	4540 <malloc>
    2588:	2800      	cmp	r0, #0
    258a:	d0f5      	beq.n	2578 <__register_exitproc+0x28>
    258c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    2590:	2500      	movs	r5, #0
    2592:	6045      	str	r5, [r0, #4]
    2594:	6002      	str	r2, [r0, #0]
    2596:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    259a:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
    259e:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
    25a2:	b1b6      	cbz	r6, 25d2 <__register_exitproc+0x82>
    25a4:	6844      	ldr	r4, [r0, #4]
    25a6:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
    25aa:	2201      	movs	r2, #1
    25ac:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    25b0:	fa02 f204 	lsl.w	r2, r2, r4
    25b4:	4311      	orrs	r1, r2
    25b6:	2e02      	cmp	r6, #2
    25b8:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
    25bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    25c0:	461c      	mov	r4, r3
    25c2:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
    25c6:	d104      	bne.n	25d2 <__register_exitproc+0x82>
    25c8:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
    25cc:	431a      	orrs	r2, r3
    25ce:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
    25d2:	6841      	ldr	r1, [r0, #4]
    25d4:	1c8b      	adds	r3, r1, #2
    25d6:	1c4a      	adds	r2, r1, #1
    25d8:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
    25dc:	6042      	str	r2, [r0, #4]
    25de:	2000      	movs	r0, #0
    25e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    25e4:	00005fa0 	.word	0x00005fa0
    25e8:	00004541 	.word	0x00004541

000025ec <__libc_fini_array>:
    25ec:	b570      	push	{r4, r5, r6, lr}
    25ee:	4b08      	ldr	r3, [pc, #32]	; (2610 <__libc_fini_array+0x24>)
    25f0:	4c08      	ldr	r4, [pc, #32]	; (2614 <__libc_fini_array+0x28>)
    25f2:	1ae0      	subs	r0, r4, r3
    25f4:	1084      	asrs	r4, r0, #2
    25f6:	eb03 0684 	add.w	r6, r3, r4, lsl #2
    25fa:	2500      	movs	r5, #0
    25fc:	3d04      	subs	r5, #4
    25fe:	b11c      	cbz	r4, 2608 <__libc_fini_array+0x1c>
    2600:	5972      	ldr	r2, [r6, r5]
    2602:	4790      	blx	r2
    2604:	3c01      	subs	r4, #1
    2606:	e7f9      	b.n	25fc <__libc_fini_array+0x10>
    2608:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    260c:	f003 bd8c 	b.w	6128 <_fini>
    2610:	00006134 	.word	0x00006134
    2614:	00006138 	.word	0x00006138

00002618 <__libc_init_array>:
    2618:	b538      	push	{r3, r4, r5, lr}
    261a:	4d0e      	ldr	r5, [pc, #56]	; (2654 <__libc_init_array+0x3c>)
    261c:	4b0e      	ldr	r3, [pc, #56]	; (2658 <__libc_init_array+0x40>)
    261e:	1ae8      	subs	r0, r5, r3
    2620:	1085      	asrs	r5, r0, #2
    2622:	2400      	movs	r4, #0
    2624:	42ac      	cmp	r4, r5
    2626:	d005      	beq.n	2634 <__libc_init_array+0x1c>
    2628:	490b      	ldr	r1, [pc, #44]	; (2658 <__libc_init_array+0x40>)
    262a:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
    262e:	4790      	blx	r2
    2630:	3401      	adds	r4, #1
    2632:	e7f7      	b.n	2624 <__libc_init_array+0xc>
    2634:	f003 fd6e 	bl	6114 <_init>
    2638:	4908      	ldr	r1, [pc, #32]	; (265c <__libc_init_array+0x44>)
    263a:	4a09      	ldr	r2, [pc, #36]	; (2660 <__libc_init_array+0x48>)
    263c:	1a54      	subs	r4, r2, r1
    263e:	10a5      	asrs	r5, r4, #2
    2640:	2400      	movs	r4, #0
    2642:	42ac      	cmp	r4, r5
    2644:	d005      	beq.n	2652 <__libc_init_array+0x3a>
    2646:	4b05      	ldr	r3, [pc, #20]	; (265c <__libc_init_array+0x44>)
    2648:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    264c:	4780      	blx	r0
    264e:	3401      	adds	r4, #1
    2650:	e7f7      	b.n	2642 <__libc_init_array+0x2a>
    2652:	bd38      	pop	{r3, r4, r5, pc}
    2654:	00006120 	.word	0x00006120
    2658:	00006120 	.word	0x00006120
    265c:	00006120 	.word	0x00006120
    2660:	00006128 	.word	0x00006128

00002664 <iprintf>:
    2664:	b40f      	push	{r0, r1, r2, r3}
    2666:	b507      	push	{r0, r1, r2, lr}
    2668:	4906      	ldr	r1, [pc, #24]	; (2684 <iprintf+0x20>)
    266a:	ab04      	add	r3, sp, #16
    266c:	6808      	ldr	r0, [r1, #0]
    266e:	f853 2b04 	ldr.w	r2, [r3], #4
    2672:	6881      	ldr	r1, [r0, #8]
    2674:	9301      	str	r3, [sp, #4]
    2676:	f000 f8ef 	bl	2858 <_vfiprintf_r>
    267a:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
    267e:	b004      	add	sp, #16
    2680:	4770      	bx	lr
    2682:	bf00      	nop
    2684:	20000050 	.word	0x20000050

00002688 <_iprintf_r>:
    2688:	b40e      	push	{r1, r2, r3}
    268a:	b503      	push	{r0, r1, lr}
    268c:	ab03      	add	r3, sp, #12
    268e:	6881      	ldr	r1, [r0, #8]
    2690:	f853 2b04 	ldr.w	r2, [r3], #4
    2694:	9301      	str	r3, [sp, #4]
    2696:	f000 f8df 	bl	2858 <_vfiprintf_r>
    269a:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
    269e:	b003      	add	sp, #12
    26a0:	4770      	bx	lr
    26a2:	bf00      	nop

000026a4 <memset>:
    26a4:	1882      	adds	r2, r0, r2
    26a6:	4603      	mov	r3, r0
    26a8:	4293      	cmp	r3, r2
    26aa:	d002      	beq.n	26b2 <memset+0xe>
    26ac:	f803 1b01 	strb.w	r1, [r3], #1
    26b0:	e7fa      	b.n	26a8 <memset+0x4>
    26b2:	4770      	bx	lr

000026b4 <scanf>:
    26b4:	b40f      	push	{r0, r1, r2, r3}
    26b6:	b507      	push	{r0, r1, r2, lr}
    26b8:	4906      	ldr	r1, [pc, #24]	; (26d4 <scanf+0x20>)
    26ba:	ab04      	add	r3, sp, #16
    26bc:	6808      	ldr	r0, [r1, #0]
    26be:	f853 2b04 	ldr.w	r2, [r3], #4
    26c2:	6841      	ldr	r1, [r0, #4]
    26c4:	9301      	str	r3, [sp, #4]
    26c6:	f000 fd1f 	bl	3108 <__svfscanf_r>
    26ca:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
    26ce:	b004      	add	sp, #16
    26d0:	4770      	bx	lr
    26d2:	bf00      	nop
    26d4:	20000050 	.word	0x20000050

000026d8 <_scanf_r>:
    26d8:	b40e      	push	{r1, r2, r3}
    26da:	b503      	push	{r0, r1, lr}
    26dc:	ab03      	add	r3, sp, #12
    26de:	6841      	ldr	r1, [r0, #4]
    26e0:	f853 2b04 	ldr.w	r2, [r3], #4
    26e4:	9301      	str	r3, [sp, #4]
    26e6:	f000 fd0f 	bl	3108 <__svfscanf_r>
    26ea:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
    26ee:	b003      	add	sp, #12
    26f0:	4770      	bx	lr
    26f2:	bf00      	nop

000026f4 <setbuf>:
    26f4:	2900      	cmp	r1, #0
    26f6:	bf0c      	ite	eq
    26f8:	2202      	moveq	r2, #2
    26fa:	2200      	movne	r2, #0
    26fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2700:	f000 b800 	b.w	2704 <setvbuf>

00002704 <setvbuf>:
    2704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2708:	461d      	mov	r5, r3
    270a:	4b37      	ldr	r3, [pc, #220]	; (27e8 <setvbuf+0xe4>)
    270c:	4604      	mov	r4, r0
    270e:	6818      	ldr	r0, [r3, #0]
    2710:	460e      	mov	r6, r1
    2712:	4617      	mov	r7, r2
    2714:	4698      	mov	r8, r3
    2716:	b118      	cbz	r0, 2720 <setvbuf+0x1c>
    2718:	6b82      	ldr	r2, [r0, #56]	; 0x38
    271a:	b90a      	cbnz	r2, 2720 <setvbuf+0x1c>
    271c:	f001 fa62 	bl	3be4 <__sinit>
    2720:	2f02      	cmp	r7, #2
    2722:	d85d      	bhi.n	27e0 <setvbuf+0xdc>
    2724:	2d00      	cmp	r5, #0
    2726:	db5b      	blt.n	27e0 <setvbuf+0xdc>
    2728:	4621      	mov	r1, r4
    272a:	f8d8 0000 	ldr.w	r0, [r8]
    272e:	f001 f965 	bl	39fc <_fflush_r>
    2732:	89a1      	ldrh	r1, [r4, #12]
    2734:	f001 0380 	and.w	r3, r1, #128	; 0x80
    2738:	2000      	movs	r0, #0
    273a:	b21a      	sxth	r2, r3
    273c:	6060      	str	r0, [r4, #4]
    273e:	61a0      	str	r0, [r4, #24]
    2740:	b122      	cbz	r2, 274c <setvbuf+0x48>
    2742:	4829      	ldr	r0, [pc, #164]	; (27e8 <setvbuf+0xe4>)
    2744:	6921      	ldr	r1, [r4, #16]
    2746:	6800      	ldr	r0, [r0, #0]
    2748:	f001 fbe8 	bl	3f1c <_free_r>
    274c:	89a1      	ldrh	r1, [r4, #12]
    274e:	2f02      	cmp	r7, #2
    2750:	f021 0383 	bic.w	r3, r1, #131	; 0x83
    2754:	81a3      	strh	r3, [r4, #12]
    2756:	d012      	beq.n	277e <setvbuf+0x7a>
    2758:	bb36      	cbnz	r6, 27a8 <setvbuf+0xa4>
    275a:	2d00      	cmp	r5, #0
    275c:	bf08      	it	eq
    275e:	f44f 6580 	moveq.w	r5, #1024	; 0x400
    2762:	4628      	mov	r0, r5
    2764:	f001 feec 	bl	4540 <malloc>
    2768:	4606      	mov	r6, r0
    276a:	b9c8      	cbnz	r0, 27a0 <setvbuf+0x9c>
    276c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    2770:	f001 fee6 	bl	4540 <malloc>
    2774:	4606      	mov	r6, r0
    2776:	b988      	cbnz	r0, 279c <setvbuf+0x98>
    2778:	f04f 30ff 	mov.w	r0, #4294967295
    277c:	e000      	b.n	2780 <setvbuf+0x7c>
    277e:	2000      	movs	r0, #0
    2780:	89a1      	ldrh	r1, [r4, #12]
    2782:	f041 0302 	orr.w	r3, r1, #2
    2786:	81a3      	strh	r3, [r4, #12]
    2788:	f104 0143 	add.w	r1, r4, #67	; 0x43
    278c:	2200      	movs	r2, #0
    278e:	2301      	movs	r3, #1
    2790:	60a2      	str	r2, [r4, #8]
    2792:	6021      	str	r1, [r4, #0]
    2794:	6121      	str	r1, [r4, #16]
    2796:	6163      	str	r3, [r4, #20]
    2798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    279c:	f44f 6580 	mov.w	r5, #1024	; 0x400
    27a0:	89a2      	ldrh	r2, [r4, #12]
    27a2:	f042 0080 	orr.w	r0, r2, #128	; 0x80
    27a6:	81a0      	strh	r0, [r4, #12]
    27a8:	2f01      	cmp	r7, #1
    27aa:	d105      	bne.n	27b8 <setvbuf+0xb4>
    27ac:	89a1      	ldrh	r1, [r4, #12]
    27ae:	426a      	negs	r2, r5
    27b0:	f041 0301 	orr.w	r3, r1, #1
    27b4:	81a3      	strh	r3, [r4, #12]
    27b6:	61a2      	str	r2, [r4, #24]
    27b8:	480b      	ldr	r0, [pc, #44]	; (27e8 <setvbuf+0xe4>)
    27ba:	89a2      	ldrh	r2, [r4, #12]
    27bc:	6801      	ldr	r1, [r0, #0]
    27be:	4b0b      	ldr	r3, [pc, #44]	; (27ec <setvbuf+0xe8>)
    27c0:	f002 0008 	and.w	r0, r2, #8
    27c4:	b200      	sxth	r0, r0
    27c6:	63cb      	str	r3, [r1, #60]	; 0x3c
    27c8:	6026      	str	r6, [r4, #0]
    27ca:	6126      	str	r6, [r4, #16]
    27cc:	6165      	str	r5, [r4, #20]
    27ce:	b148      	cbz	r0, 27e4 <setvbuf+0xe0>
    27d0:	f012 0f03 	tst.w	r2, #3
    27d4:	bf18      	it	ne
    27d6:	2500      	movne	r5, #0
    27d8:	60a5      	str	r5, [r4, #8]
    27da:	2000      	movs	r0, #0
    27dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    27e0:	f04f 30ff 	mov.w	r0, #4294967295
    27e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    27e8:	20000050 	.word	0x20000050
    27ec:	00003b59 	.word	0x00003b59

000027f0 <__sprint_r>:
    27f0:	6893      	ldr	r3, [r2, #8]
    27f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    27f6:	4681      	mov	r9, r0
    27f8:	460f      	mov	r7, r1
    27fa:	4614      	mov	r4, r2
    27fc:	b91b      	cbnz	r3, 2806 <__sprint_r+0x16>
    27fe:	6053      	str	r3, [r2, #4]
    2800:	4618      	mov	r0, r3
    2802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2806:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    2808:	049b      	lsls	r3, r3, #18
    280a:	d51e      	bpl.n	284a <__sprint_r+0x5a>
    280c:	6815      	ldr	r5, [r2, #0]
    280e:	68a0      	ldr	r0, [r4, #8]
    2810:	3508      	adds	r5, #8
    2812:	b1c8      	cbz	r0, 2848 <__sprint_r+0x58>
    2814:	f855 1c04 	ldr.w	r1, [r5, #-4]
    2818:	f855 ac08 	ldr.w	sl, [r5, #-8]
    281c:	ea4f 0891 	mov.w	r8, r1, lsr #2
    2820:	2600      	movs	r6, #0
    2822:	4546      	cmp	r6, r8
    2824:	da09      	bge.n	283a <__sprint_r+0x4a>
    2826:	4648      	mov	r0, r9
    2828:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
    282c:	463a      	mov	r2, r7
    282e:	f001 fa55 	bl	3cdc <_fputwc_r>
    2832:	1c43      	adds	r3, r0, #1
    2834:	d00b      	beq.n	284e <__sprint_r+0x5e>
    2836:	3601      	adds	r6, #1
    2838:	e7f3      	b.n	2822 <__sprint_r+0x32>
    283a:	68a2      	ldr	r2, [r4, #8]
    283c:	ea4f 0888 	mov.w	r8, r8, lsl #2
    2840:	ebc8 0302 	rsb	r3, r8, r2
    2844:	60a3      	str	r3, [r4, #8]
    2846:	e7e2      	b.n	280e <__sprint_r+0x1e>
    2848:	e001      	b.n	284e <__sprint_r+0x5e>
    284a:	f001 fc1d 	bl	4088 <__sfvwrite_r>
    284e:	2100      	movs	r1, #0
    2850:	60a1      	str	r1, [r4, #8]
    2852:	6061      	str	r1, [r4, #4]
    2854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00002858 <_vfiprintf_r>:
    2858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    285c:	4689      	mov	r9, r1
    285e:	b0a9      	sub	sp, #164	; 0xa4
    2860:	4614      	mov	r4, r2
    2862:	461d      	mov	r5, r3
    2864:	461e      	mov	r6, r3
    2866:	4682      	mov	sl, r0
    2868:	b118      	cbz	r0, 2872 <_vfiprintf_r+0x1a>
    286a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    286c:	b90b      	cbnz	r3, 2872 <_vfiprintf_r+0x1a>
    286e:	f001 f9b9 	bl	3be4 <__sinit>
    2872:	f8b9 000c 	ldrh.w	r0, [r9, #12]
    2876:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
    287a:	b211      	sxth	r1, r2
    287c:	b949      	cbnz	r1, 2892 <_vfiprintf_r+0x3a>
    287e:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
    2882:	f8d9 0064 	ldr.w	r0, [r9, #100]	; 0x64
    2886:	f8a9 300c 	strh.w	r3, [r9, #12]
    288a:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
    288e:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
    2892:	f8b9 100c 	ldrh.w	r1, [r9, #12]
    2896:	f001 0308 	and.w	r3, r1, #8
    289a:	b218      	sxth	r0, r3
    289c:	b148      	cbz	r0, 28b2 <_vfiprintf_r+0x5a>
    289e:	f8d9 2010 	ldr.w	r2, [r9, #16]
    28a2:	b132      	cbz	r2, 28b2 <_vfiprintf_r+0x5a>
    28a4:	f8b9 100c 	ldrh.w	r1, [r9, #12]
    28a8:	f001 031a 	and.w	r3, r1, #26
    28ac:	2b0a      	cmp	r3, #10
    28ae:	d116      	bne.n	28de <_vfiprintf_r+0x86>
    28b0:	e009      	b.n	28c6 <_vfiprintf_r+0x6e>
    28b2:	4650      	mov	r0, sl
    28b4:	4649      	mov	r1, r9
    28b6:	f001 f835 	bl	3924 <__swsetup_r>
    28ba:	2800      	cmp	r0, #0
    28bc:	d0f2      	beq.n	28a4 <_vfiprintf_r+0x4c>
    28be:	f04f 32ff 	mov.w	r2, #4294967295
    28c2:	9203      	str	r2, [sp, #12]
    28c4:	e3d5      	b.n	3072 <_vfiprintf_r+0x81a>
    28c6:	f9b9 000e 	ldrsh.w	r0, [r9, #14]
    28ca:	2800      	cmp	r0, #0
    28cc:	db07      	blt.n	28de <_vfiprintf_r+0x86>
    28ce:	4650      	mov	r0, sl
    28d0:	4649      	mov	r1, r9
    28d2:	4622      	mov	r2, r4
    28d4:	462b      	mov	r3, r5
    28d6:	f000 fbd0 	bl	307a <__sbprintf>
    28da:	9003      	str	r0, [sp, #12]
    28dc:	e3c9      	b.n	3072 <_vfiprintf_r+0x81a>
    28de:	2200      	movs	r2, #0
    28e0:	ad18      	add	r5, sp, #96	; 0x60
    28e2:	950b      	str	r5, [sp, #44]	; 0x2c
    28e4:	920d      	str	r2, [sp, #52]	; 0x34
    28e6:	920c      	str	r2, [sp, #48]	; 0x30
    28e8:	9401      	str	r4, [sp, #4]
    28ea:	9205      	str	r2, [sp, #20]
    28ec:	9203      	str	r2, [sp, #12]
    28ee:	46a8      	mov	r8, r5
    28f0:	9901      	ldr	r1, [sp, #4]
    28f2:	460c      	mov	r4, r1
    28f4:	f811 3b01 	ldrb.w	r3, [r1], #1
    28f8:	b10b      	cbz	r3, 28fe <_vfiprintf_r+0xa6>
    28fa:	2b25      	cmp	r3, #37	; 0x25
    28fc:	d1f9      	bne.n	28f2 <_vfiprintf_r+0x9a>
    28fe:	9a01      	ldr	r2, [sp, #4]
    2900:	1aa5      	subs	r5, r4, r2
    2902:	d019      	beq.n	2938 <_vfiprintf_r+0xe0>
    2904:	990c      	ldr	r1, [sp, #48]	; 0x30
    2906:	980d      	ldr	r0, [sp, #52]	; 0x34
    2908:	1c4b      	adds	r3, r1, #1
    290a:	e888 0024 	stmia.w	r8, {r2, r5}
    290e:	2b07      	cmp	r3, #7
    2910:	eb00 0205 	add.w	r2, r0, r5
    2914:	920d      	str	r2, [sp, #52]	; 0x34
    2916:	f108 0808 	add.w	r8, r8, #8
    291a:	930c      	str	r3, [sp, #48]	; 0x30
    291c:	dd09      	ble.n	2932 <_vfiprintf_r+0xda>
    291e:	4650      	mov	r0, sl
    2920:	4649      	mov	r1, r9
    2922:	aa0b      	add	r2, sp, #44	; 0x2c
    2924:	f7ff ff64 	bl	27f0 <__sprint_r>
    2928:	2800      	cmp	r0, #0
    292a:	f040 839a 	bne.w	3062 <_vfiprintf_r+0x80a>
    292e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2932:	9803      	ldr	r0, [sp, #12]
    2934:	1942      	adds	r2, r0, r5
    2936:	9203      	str	r2, [sp, #12]
    2938:	7821      	ldrb	r1, [r4, #0]
    293a:	2900      	cmp	r1, #0
    293c:	f000 838a 	beq.w	3054 <_vfiprintf_r+0x7fc>
    2940:	2200      	movs	r2, #0
    2942:	3401      	adds	r4, #1
    2944:	9401      	str	r4, [sp, #4]
    2946:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    294a:	f04f 3cff 	mov.w	ip, #4294967295
    294e:	9204      	str	r2, [sp, #16]
    2950:	4617      	mov	r7, r2
    2952:	9801      	ldr	r0, [sp, #4]
    2954:	f810 3b01 	ldrb.w	r3, [r0], #1
    2958:	9001      	str	r0, [sp, #4]
    295a:	2b63      	cmp	r3, #99	; 0x63
    295c:	f000 80b3 	beq.w	2ac6 <_vfiprintf_r+0x26e>
    2960:	dc33      	bgt.n	29ca <_vfiprintf_r+0x172>
    2962:	2b39      	cmp	r3, #57	; 0x39
    2964:	dc1a      	bgt.n	299c <_vfiprintf_r+0x144>
    2966:	2b31      	cmp	r3, #49	; 0x31
    2968:	f280 8091 	bge.w	2a8e <_vfiprintf_r+0x236>
    296c:	2b2b      	cmp	r3, #43	; 0x2b
    296e:	d101      	bne.n	2974 <_vfiprintf_r+0x11c>
    2970:	461a      	mov	r2, r3
    2972:	e7ee      	b.n	2952 <_vfiprintf_r+0xfa>
    2974:	dc0a      	bgt.n	298c <_vfiprintf_r+0x134>
    2976:	2b23      	cmp	r3, #35	; 0x23
    2978:	d055      	beq.n	2a26 <_vfiprintf_r+0x1ce>
    297a:	2b2a      	cmp	r3, #42	; 0x2a
    297c:	d056      	beq.n	2a2c <_vfiprintf_r+0x1d4>
    297e:	2b20      	cmp	r3, #32
    2980:	f040 81f7 	bne.w	2d72 <_vfiprintf_r+0x51a>
    2984:	2a00      	cmp	r2, #0
    2986:	bf08      	it	eq
    2988:	2220      	moveq	r2, #32
    298a:	e7e2      	b.n	2952 <_vfiprintf_r+0xfa>
    298c:	2b2e      	cmp	r3, #46	; 0x2e
    298e:	d058      	beq.n	2a42 <_vfiprintf_r+0x1ea>
    2990:	2b30      	cmp	r3, #48	; 0x30
    2992:	d079      	beq.n	2a88 <_vfiprintf_r+0x230>
    2994:	2b2d      	cmp	r3, #45	; 0x2d
    2996:	f040 81ec 	bne.w	2d72 <_vfiprintf_r+0x51a>
    299a:	e04f      	b.n	2a3c <_vfiprintf_r+0x1e4>
    299c:	2b4f      	cmp	r3, #79	; 0x4f
    299e:	f000 80de 	beq.w	2b5e <_vfiprintf_r+0x306>
    29a2:	dc07      	bgt.n	29b4 <_vfiprintf_r+0x15c>
    29a4:	2b44      	cmp	r3, #68	; 0x44
    29a6:	f040 81e4 	bne.w	2d72 <_vfiprintf_r+0x51a>
    29aa:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    29ae:	f047 0710 	orr.w	r7, r7, #16
    29b2:	e090      	b.n	2ad6 <_vfiprintf_r+0x27e>
    29b4:	2b55      	cmp	r3, #85	; 0x55
    29b6:	f000 811f 	beq.w	2bf8 <_vfiprintf_r+0x3a0>
    29ba:	2b58      	cmp	r3, #88	; 0x58
    29bc:	f040 81d9 	bne.w	2d72 <_vfiprintf_r+0x51a>
    29c0:	4daf      	ldr	r5, [pc, #700]	; (2c80 <_vfiprintf_r+0x428>)
    29c2:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    29c6:	9505      	str	r5, [sp, #20]
    29c8:	e131      	b.n	2c2e <_vfiprintf_r+0x3d6>
    29ca:	2b6f      	cmp	r3, #111	; 0x6f
    29cc:	f000 80c9 	beq.w	2b62 <_vfiprintf_r+0x30a>
    29d0:	dc10      	bgt.n	29f4 <_vfiprintf_r+0x19c>
    29d2:	2b69      	cmp	r3, #105	; 0x69
    29d4:	d024      	beq.n	2a20 <_vfiprintf_r+0x1c8>
    29d6:	dc07      	bgt.n	29e8 <_vfiprintf_r+0x190>
    29d8:	2b64      	cmp	r3, #100	; 0x64
    29da:	d021      	beq.n	2a20 <_vfiprintf_r+0x1c8>
    29dc:	2b68      	cmp	r3, #104	; 0x68
    29de:	f040 81c8 	bne.w	2d72 <_vfiprintf_r+0x51a>
    29e2:	f047 0740 	orr.w	r7, r7, #64	; 0x40
    29e6:	e7b4      	b.n	2952 <_vfiprintf_r+0xfa>
    29e8:	2b6c      	cmp	r3, #108	; 0x6c
    29ea:	d05f      	beq.n	2aac <_vfiprintf_r+0x254>
    29ec:	2b6e      	cmp	r3, #110	; 0x6e
    29ee:	f040 81c0 	bne.w	2d72 <_vfiprintf_r+0x51a>
    29f2:	e096      	b.n	2b22 <_vfiprintf_r+0x2ca>
    29f4:	2b73      	cmp	r3, #115	; 0x73
    29f6:	f000 80df 	beq.w	2bb8 <_vfiprintf_r+0x360>
    29fa:	dc06      	bgt.n	2a0a <_vfiprintf_r+0x1b2>
    29fc:	2b70      	cmp	r3, #112	; 0x70
    29fe:	f000 80cd 	beq.w	2b9c <_vfiprintf_r+0x344>
    2a02:	2b71      	cmp	r3, #113	; 0x71
    2a04:	f040 81b5 	bne.w	2d72 <_vfiprintf_r+0x51a>
    2a08:	e05a      	b.n	2ac0 <_vfiprintf_r+0x268>
    2a0a:	2b75      	cmp	r3, #117	; 0x75
    2a0c:	f000 80f6 	beq.w	2bfc <_vfiprintf_r+0x3a4>
    2a10:	2b78      	cmp	r3, #120	; 0x78
    2a12:	f040 81ae 	bne.w	2d72 <_vfiprintf_r+0x51a>
    2a16:	4d9b      	ldr	r5, [pc, #620]	; (2c84 <_vfiprintf_r+0x42c>)
    2a18:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    2a1c:	9505      	str	r5, [sp, #20]
    2a1e:	e106      	b.n	2c2e <_vfiprintf_r+0x3d6>
    2a20:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    2a24:	e057      	b.n	2ad6 <_vfiprintf_r+0x27e>
    2a26:	f047 0701 	orr.w	r7, r7, #1
    2a2a:	e792      	b.n	2952 <_vfiprintf_r+0xfa>
    2a2c:	1d33      	adds	r3, r6, #4
    2a2e:	6836      	ldr	r6, [r6, #0]
    2a30:	2e00      	cmp	r6, #0
    2a32:	9604      	str	r6, [sp, #16]
    2a34:	da15      	bge.n	2a62 <_vfiprintf_r+0x20a>
    2a36:	4270      	negs	r0, r6
    2a38:	9004      	str	r0, [sp, #16]
    2a3a:	461e      	mov	r6, r3
    2a3c:	f047 0704 	orr.w	r7, r7, #4
    2a40:	e787      	b.n	2952 <_vfiprintf_r+0xfa>
    2a42:	9901      	ldr	r1, [sp, #4]
    2a44:	f811 3b01 	ldrb.w	r3, [r1], #1
    2a48:	2b2a      	cmp	r3, #42	; 0x2a
    2a4a:	9101      	str	r1, [sp, #4]
    2a4c:	d10b      	bne.n	2a66 <_vfiprintf_r+0x20e>
    2a4e:	f8d6 c000 	ldr.w	ip, [r6]
    2a52:	1d33      	adds	r3, r6, #4
    2a54:	f1bc 0f00 	cmp.w	ip, #0
    2a58:	da03      	bge.n	2a62 <_vfiprintf_r+0x20a>
    2a5a:	461e      	mov	r6, r3
    2a5c:	f04f 3cff 	mov.w	ip, #4294967295
    2a60:	e777      	b.n	2952 <_vfiprintf_r+0xfa>
    2a62:	461e      	mov	r6, r3
    2a64:	e775      	b.n	2952 <_vfiprintf_r+0xfa>
    2a66:	f04f 0c00 	mov.w	ip, #0
    2a6a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2a6e:	2809      	cmp	r0, #9
    2a70:	d807      	bhi.n	2a82 <_vfiprintf_r+0x22a>
    2a72:	9901      	ldr	r1, [sp, #4]
    2a74:	230a      	movs	r3, #10
    2a76:	fb03 0c0c 	mla	ip, r3, ip, r0
    2a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
    2a7e:	9101      	str	r1, [sp, #4]
    2a80:	e7f3      	b.n	2a6a <_vfiprintf_r+0x212>
    2a82:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
    2a86:	e768      	b.n	295a <_vfiprintf_r+0x102>
    2a88:	f047 0780 	orr.w	r7, r7, #128	; 0x80
    2a8c:	e761      	b.n	2952 <_vfiprintf_r+0xfa>
    2a8e:	9801      	ldr	r0, [sp, #4]
    2a90:	2100      	movs	r1, #0
    2a92:	3b30      	subs	r3, #48	; 0x30
    2a94:	240a      	movs	r4, #10
    2a96:	fb04 3101 	mla	r1, r4, r1, r3
    2a9a:	f810 3b01 	ldrb.w	r3, [r0], #1
    2a9e:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
    2aa2:	2c09      	cmp	r4, #9
    2aa4:	9001      	str	r0, [sp, #4]
    2aa6:	d9f4      	bls.n	2a92 <_vfiprintf_r+0x23a>
    2aa8:	9104      	str	r1, [sp, #16]
    2aaa:	e756      	b.n	295a <_vfiprintf_r+0x102>
    2aac:	9901      	ldr	r1, [sp, #4]
    2aae:	780b      	ldrb	r3, [r1, #0]
    2ab0:	2b6c      	cmp	r3, #108	; 0x6c
    2ab2:	d102      	bne.n	2aba <_vfiprintf_r+0x262>
    2ab4:	1c48      	adds	r0, r1, #1
    2ab6:	9001      	str	r0, [sp, #4]
    2ab8:	e002      	b.n	2ac0 <_vfiprintf_r+0x268>
    2aba:	f047 0710 	orr.w	r7, r7, #16
    2abe:	e748      	b.n	2952 <_vfiprintf_r+0xfa>
    2ac0:	f047 0720 	orr.w	r7, r7, #32
    2ac4:	e745      	b.n	2952 <_vfiprintf_r+0xfa>
    2ac6:	6832      	ldr	r2, [r6, #0]
    2ac8:	2500      	movs	r5, #0
    2aca:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
    2ace:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
    2ad2:	3604      	adds	r6, #4
    2ad4:	e157      	b.n	2d86 <_vfiprintf_r+0x52e>
    2ad6:	06ba      	lsls	r2, r7, #26
    2ad8:	d507      	bpl.n	2aea <_vfiprintf_r+0x292>
    2ada:	3607      	adds	r6, #7
    2adc:	f026 0507 	bic.w	r5, r6, #7
    2ae0:	f105 0608 	add.w	r6, r5, #8
    2ae4:	e9d5 4500 	ldrd	r4, r5, [r5]
    2ae8:	e00f      	b.n	2b0a <_vfiprintf_r+0x2b2>
    2aea:	f017 0f10 	tst.w	r7, #16
    2aee:	f106 0104 	add.w	r1, r6, #4
    2af2:	d001      	beq.n	2af8 <_vfiprintf_r+0x2a0>
    2af4:	6832      	ldr	r2, [r6, #0]
    2af6:	e005      	b.n	2b04 <_vfiprintf_r+0x2ac>
    2af8:	f017 0f40 	tst.w	r7, #64	; 0x40
    2afc:	6832      	ldr	r2, [r6, #0]
    2afe:	d001      	beq.n	2b04 <_vfiprintf_r+0x2ac>
    2b00:	b214      	sxth	r4, r2
    2b02:	e000      	b.n	2b06 <_vfiprintf_r+0x2ae>
    2b04:	4614      	mov	r4, r2
    2b06:	17e5      	asrs	r5, r4, #31
    2b08:	460e      	mov	r6, r1
    2b0a:	2c00      	cmp	r4, #0
    2b0c:	f175 0200 	sbcs.w	r2, r5, #0
    2b10:	f280 80ba 	bge.w	2c88 <_vfiprintf_r+0x430>
    2b14:	232d      	movs	r3, #45	; 0x2d
    2b16:	4264      	negs	r4, r4
    2b18:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    2b1c:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    2b20:	e0b2      	b.n	2c88 <_vfiprintf_r+0x430>
    2b22:	f017 0f20 	tst.w	r7, #32
    2b26:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    2b2a:	f106 0204 	add.w	r2, r6, #4
    2b2e:	d005      	beq.n	2b3c <_vfiprintf_r+0x2e4>
    2b30:	9c03      	ldr	r4, [sp, #12]
    2b32:	6835      	ldr	r5, [r6, #0]
    2b34:	17e0      	asrs	r0, r4, #31
    2b36:	602c      	str	r4, [r5, #0]
    2b38:	6068      	str	r0, [r5, #4]
    2b3a:	e004      	b.n	2b46 <_vfiprintf_r+0x2ee>
    2b3c:	06fb      	lsls	r3, r7, #27
    2b3e:	d504      	bpl.n	2b4a <_vfiprintf_r+0x2f2>
    2b40:	6833      	ldr	r3, [r6, #0]
    2b42:	9903      	ldr	r1, [sp, #12]
    2b44:	6019      	str	r1, [r3, #0]
    2b46:	4616      	mov	r6, r2
    2b48:	e6d2      	b.n	28f0 <_vfiprintf_r+0x98>
    2b4a:	6830      	ldr	r0, [r6, #0]
    2b4c:	9c03      	ldr	r4, [sp, #12]
    2b4e:	f017 0f40 	tst.w	r7, #64	; 0x40
    2b52:	f106 0604 	add.w	r6, r6, #4
    2b56:	bf14      	ite	ne
    2b58:	8004      	strhne	r4, [r0, #0]
    2b5a:	6004      	streq	r4, [r0, #0]
    2b5c:	e6c8      	b.n	28f0 <_vfiprintf_r+0x98>
    2b5e:	f047 0710 	orr.w	r7, r7, #16
    2b62:	f017 0020 	ands.w	r0, r7, #32
    2b66:	d008      	beq.n	2b7a <_vfiprintf_r+0x322>
    2b68:	1df3      	adds	r3, r6, #7
    2b6a:	f023 0507 	bic.w	r5, r3, #7
    2b6e:	f105 0608 	add.w	r6, r5, #8
    2b72:	e9d5 4500 	ldrd	r4, r5, [r5]
    2b76:	2000      	movs	r0, #0
    2b78:	e07d      	b.n	2c76 <_vfiprintf_r+0x41e>
    2b7a:	f017 0110 	ands.w	r1, r7, #16
    2b7e:	f106 0204 	add.w	r2, r6, #4
    2b82:	d106      	bne.n	2b92 <_vfiprintf_r+0x33a>
    2b84:	f017 0040 	ands.w	r0, r7, #64	; 0x40
    2b88:	d003      	beq.n	2b92 <_vfiprintf_r+0x33a>
    2b8a:	8834      	ldrh	r4, [r6, #0]
    2b8c:	2500      	movs	r5, #0
    2b8e:	4616      	mov	r6, r2
    2b90:	e7f1      	b.n	2b76 <_vfiprintf_r+0x31e>
    2b92:	6836      	ldr	r6, [r6, #0]
    2b94:	2500      	movs	r5, #0
    2b96:	4634      	mov	r4, r6
    2b98:	4616      	mov	r6, r2
    2b9a:	e06c      	b.n	2c76 <_vfiprintf_r+0x41e>
    2b9c:	4b39      	ldr	r3, [pc, #228]	; (2c84 <_vfiprintf_r+0x42c>)
    2b9e:	6834      	ldr	r4, [r6, #0]
    2ba0:	9305      	str	r3, [sp, #20]
    2ba2:	2130      	movs	r1, #48	; 0x30
    2ba4:	2278      	movs	r2, #120	; 0x78
    2ba6:	2500      	movs	r5, #0
    2ba8:	f047 0702 	orr.w	r7, r7, #2
    2bac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    2bb0:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
    2bb4:	3604      	adds	r6, #4
    2bb6:	e05d      	b.n	2c74 <_vfiprintf_r+0x41c>
    2bb8:	4631      	mov	r1, r6
    2bba:	2500      	movs	r5, #0
    2bbc:	f8d1 b000 	ldr.w	fp, [r1]
    2bc0:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
    2bc4:	3604      	adds	r6, #4
    2bc6:	45ac      	cmp	ip, r5
    2bc8:	4658      	mov	r0, fp
    2bca:	db11      	blt.n	2bf0 <_vfiprintf_r+0x398>
    2bcc:	4662      	mov	r2, ip
    2bce:	4629      	mov	r1, r5
    2bd0:	f8cd c000 	str.w	ip, [sp]
    2bd4:	f001 ff26 	bl	4a24 <memchr>
    2bd8:	f8dd c000 	ldr.w	ip, [sp]
    2bdc:	2800      	cmp	r0, #0
    2bde:	f000 80d6 	beq.w	2d8e <_vfiprintf_r+0x536>
    2be2:	ebcb 0400 	rsb	r4, fp, r0
    2be6:	4564      	cmp	r4, ip
    2be8:	f340 80d3 	ble.w	2d92 <_vfiprintf_r+0x53a>
    2bec:	4664      	mov	r4, ip
    2bee:	e0d0      	b.n	2d92 <_vfiprintf_r+0x53a>
    2bf0:	f002 f9ce 	bl	4f90 <strlen>
    2bf4:	4604      	mov	r4, r0
    2bf6:	e0cc      	b.n	2d92 <_vfiprintf_r+0x53a>
    2bf8:	f047 0710 	orr.w	r7, r7, #16
    2bfc:	06bd      	lsls	r5, r7, #26
    2bfe:	d507      	bpl.n	2c10 <_vfiprintf_r+0x3b8>
    2c00:	1df0      	adds	r0, r6, #7
    2c02:	f020 0407 	bic.w	r4, r0, #7
    2c06:	f104 0608 	add.w	r6, r4, #8
    2c0a:	e9d4 4500 	ldrd	r4, r5, [r4]
    2c0e:	e00c      	b.n	2c2a <_vfiprintf_r+0x3d2>
    2c10:	f017 0f10 	tst.w	r7, #16
    2c14:	f106 0304 	add.w	r3, r6, #4
    2c18:	d103      	bne.n	2c22 <_vfiprintf_r+0x3ca>
    2c1a:	067c      	lsls	r4, r7, #25
    2c1c:	d501      	bpl.n	2c22 <_vfiprintf_r+0x3ca>
    2c1e:	8834      	ldrh	r4, [r6, #0]
    2c20:	e001      	b.n	2c26 <_vfiprintf_r+0x3ce>
    2c22:	6835      	ldr	r5, [r6, #0]
    2c24:	462c      	mov	r4, r5
    2c26:	2500      	movs	r5, #0
    2c28:	461e      	mov	r6, r3
    2c2a:	2001      	movs	r0, #1
    2c2c:	e023      	b.n	2c76 <_vfiprintf_r+0x41e>
    2c2e:	06b8      	lsls	r0, r7, #26
    2c30:	d507      	bpl.n	2c42 <_vfiprintf_r+0x3ea>
    2c32:	1df4      	adds	r4, r6, #7
    2c34:	f024 0107 	bic.w	r1, r4, #7
    2c38:	f101 0608 	add.w	r6, r1, #8
    2c3c:	e9d1 4500 	ldrd	r4, r5, [r1]
    2c40:	e00c      	b.n	2c5c <_vfiprintf_r+0x404>
    2c42:	f017 0f10 	tst.w	r7, #16
    2c46:	f106 0004 	add.w	r0, r6, #4
    2c4a:	d103      	bne.n	2c54 <_vfiprintf_r+0x3fc>
    2c4c:	0679      	lsls	r1, r7, #25
    2c4e:	d501      	bpl.n	2c54 <_vfiprintf_r+0x3fc>
    2c50:	8834      	ldrh	r4, [r6, #0]
    2c52:	e001      	b.n	2c58 <_vfiprintf_r+0x400>
    2c54:	6836      	ldr	r6, [r6, #0]
    2c56:	4634      	mov	r4, r6
    2c58:	2500      	movs	r5, #0
    2c5a:	4606      	mov	r6, r0
    2c5c:	07fa      	lsls	r2, r7, #31
    2c5e:	d509      	bpl.n	2c74 <_vfiprintf_r+0x41c>
    2c60:	ea54 0205 	orrs.w	r2, r4, r5
    2c64:	d006      	beq.n	2c74 <_vfiprintf_r+0x41c>
    2c66:	2230      	movs	r2, #48	; 0x30
    2c68:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
    2c6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    2c70:	f047 0702 	orr.w	r7, r7, #2
    2c74:	2002      	movs	r0, #2
    2c76:	2100      	movs	r1, #0
    2c78:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
    2c7c:	e005      	b.n	2c8a <_vfiprintf_r+0x432>
    2c7e:	bf00      	nop
    2c80:	00005fc6 	.word	0x00005fc6
    2c84:	00005fd7 	.word	0x00005fd7
    2c88:	2001      	movs	r0, #1
    2c8a:	f1bc 0f00 	cmp.w	ip, #0
    2c8e:	bfa8      	it	ge
    2c90:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
    2c94:	ea54 0105 	orrs.w	r1, r4, r5
    2c98:	d102      	bne.n	2ca0 <_vfiprintf_r+0x448>
    2c9a:	f1bc 0f00 	cmp.w	ip, #0
    2c9e:	d058      	beq.n	2d52 <_vfiprintf_r+0x4fa>
    2ca0:	2801      	cmp	r0, #1
    2ca2:	d01d      	beq.n	2ce0 <_vfiprintf_r+0x488>
    2ca4:	2802      	cmp	r0, #2
    2ca6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    2caa:	d041      	beq.n	2d30 <_vfiprintf_r+0x4d8>
    2cac:	f004 0207 	and.w	r2, r4, #7
    2cb0:	08e4      	lsrs	r4, r4, #3
    2cb2:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
    2cb6:	08e9      	lsrs	r1, r5, #3
    2cb8:	4604      	mov	r4, r0
    2cba:	460d      	mov	r5, r1
    2cbc:	3230      	adds	r2, #48	; 0x30
    2cbe:	ea54 0105 	orrs.w	r1, r4, r5
    2cc2:	469b      	mov	fp, r3
    2cc4:	701a      	strb	r2, [r3, #0]
    2cc6:	f103 33ff 	add.w	r3, r3, #4294967295
    2cca:	d1ef      	bne.n	2cac <_vfiprintf_r+0x454>
    2ccc:	07f8      	lsls	r0, r7, #31
    2cce:	465d      	mov	r5, fp
    2cd0:	d54a      	bpl.n	2d68 <_vfiprintf_r+0x510>
    2cd2:	2a30      	cmp	r2, #48	; 0x30
    2cd4:	d048      	beq.n	2d68 <_vfiprintf_r+0x510>
    2cd6:	2230      	movs	r2, #48	; 0x30
    2cd8:	469b      	mov	fp, r3
    2cda:	f805 2c01 	strb.w	r2, [r5, #-1]
    2cde:	e043      	b.n	2d68 <_vfiprintf_r+0x510>
    2ce0:	2d00      	cmp	r5, #0
    2ce2:	bf08      	it	eq
    2ce4:	2c0a      	cmpeq	r4, #10
    2ce6:	d203      	bcs.n	2cf0 <_vfiprintf_r+0x498>
    2ce8:	3430      	adds	r4, #48	; 0x30
    2cea:	f88d 405f 	strb.w	r4, [sp, #95]	; 0x5f
    2cee:	e036      	b.n	2d5e <_vfiprintf_r+0x506>
    2cf0:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    2cf4:	9302      	str	r3, [sp, #8]
    2cf6:	4620      	mov	r0, r4
    2cf8:	4629      	mov	r1, r5
    2cfa:	220a      	movs	r2, #10
    2cfc:	2300      	movs	r3, #0
    2cfe:	f8cd c000 	str.w	ip, [sp]
    2d02:	f002 fdf9 	bl	58f8 <__aeabi_uldivmod>
    2d06:	9802      	ldr	r0, [sp, #8]
    2d08:	f8dd b008 	ldr.w	fp, [sp, #8]
    2d0c:	3230      	adds	r2, #48	; 0x30
    2d0e:	f800 2901 	strb.w	r2, [r0], #-1
    2d12:	4629      	mov	r1, r5
    2d14:	9002      	str	r0, [sp, #8]
    2d16:	220a      	movs	r2, #10
    2d18:	4620      	mov	r0, r4
    2d1a:	2300      	movs	r3, #0
    2d1c:	f002 fdec 	bl	58f8 <__aeabi_uldivmod>
    2d20:	4604      	mov	r4, r0
    2d22:	460d      	mov	r5, r1
    2d24:	ea54 0105 	orrs.w	r1, r4, r5
    2d28:	f8dd c000 	ldr.w	ip, [sp]
    2d2c:	d1e3      	bne.n	2cf6 <_vfiprintf_r+0x49e>
    2d2e:	e01b      	b.n	2d68 <_vfiprintf_r+0x510>
    2d30:	f004 000f 	and.w	r0, r4, #15
    2d34:	9905      	ldr	r1, [sp, #20]
    2d36:	0924      	lsrs	r4, r4, #4
    2d38:	5c0a      	ldrb	r2, [r1, r0]
    2d3a:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
    2d3e:	0929      	lsrs	r1, r5, #4
    2d40:	4604      	mov	r4, r0
    2d42:	460d      	mov	r5, r1
    2d44:	469b      	mov	fp, r3
    2d46:	f803 2901 	strb.w	r2, [r3], #-1
    2d4a:	ea54 0205 	orrs.w	r2, r4, r5
    2d4e:	d1ef      	bne.n	2d30 <_vfiprintf_r+0x4d8>
    2d50:	e00a      	b.n	2d68 <_vfiprintf_r+0x510>
    2d52:	b938      	cbnz	r0, 2d64 <_vfiprintf_r+0x50c>
    2d54:	07f9      	lsls	r1, r7, #31
    2d56:	d505      	bpl.n	2d64 <_vfiprintf_r+0x50c>
    2d58:	2030      	movs	r0, #48	; 0x30
    2d5a:	f88d 005f 	strb.w	r0, [sp, #95]	; 0x5f
    2d5e:	f10d 0b5f 	add.w	fp, sp, #95	; 0x5f
    2d62:	e001      	b.n	2d68 <_vfiprintf_r+0x510>
    2d64:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
    2d68:	ad18      	add	r5, sp, #96	; 0x60
    2d6a:	ebcb 0405 	rsb	r4, fp, r5
    2d6e:	4665      	mov	r5, ip
    2d70:	e00f      	b.n	2d92 <_vfiprintf_r+0x53a>
    2d72:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
    2d76:	2b00      	cmp	r3, #0
    2d78:	f000 816c 	beq.w	3054 <_vfiprintf_r+0x7fc>
    2d7c:	2500      	movs	r5, #0
    2d7e:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    2d82:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
    2d86:	2401      	movs	r4, #1
    2d88:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
    2d8c:	e001      	b.n	2d92 <_vfiprintf_r+0x53a>
    2d8e:	4664      	mov	r4, ip
    2d90:	4605      	mov	r5, r0
    2d92:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    2d96:	42ac      	cmp	r4, r5
    2d98:	bfac      	ite	ge
    2d9a:	4621      	movge	r1, r4
    2d9c:	4629      	movlt	r1, r5
    2d9e:	9102      	str	r1, [sp, #8]
    2da0:	b113      	cbz	r3, 2da8 <_vfiprintf_r+0x550>
    2da2:	9802      	ldr	r0, [sp, #8]
    2da4:	1c42      	adds	r2, r0, #1
    2da6:	9202      	str	r2, [sp, #8]
    2da8:	f017 0102 	ands.w	r1, r7, #2
    2dac:	9106      	str	r1, [sp, #24]
    2dae:	d002      	beq.n	2db6 <_vfiprintf_r+0x55e>
    2db0:	9b02      	ldr	r3, [sp, #8]
    2db2:	1c98      	adds	r0, r3, #2
    2db4:	9002      	str	r0, [sp, #8]
    2db6:	f017 0284 	ands.w	r2, r7, #132	; 0x84
    2dba:	9207      	str	r2, [sp, #28]
    2dbc:	d13a      	bne.n	2e34 <_vfiprintf_r+0x5dc>
    2dbe:	9904      	ldr	r1, [sp, #16]
    2dc0:	9b02      	ldr	r3, [sp, #8]
    2dc2:	1acb      	subs	r3, r1, r3
    2dc4:	2b00      	cmp	r3, #0
    2dc6:	dd35      	ble.n	2e34 <_vfiprintf_r+0x5dc>
    2dc8:	48a0      	ldr	r0, [pc, #640]	; (304c <_vfiprintf_r+0x7f4>)
    2dca:	2b10      	cmp	r3, #16
    2dcc:	f8c8 0000 	str.w	r0, [r8]
    2dd0:	dd1a      	ble.n	2e08 <_vfiprintf_r+0x5b0>
    2dd2:	990c      	ldr	r1, [sp, #48]	; 0x30
    2dd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    2dd6:	2010      	movs	r0, #16
    2dd8:	f8c8 0004 	str.w	r0, [r8, #4]
    2ddc:	1c48      	adds	r0, r1, #1
    2dde:	3210      	adds	r2, #16
    2de0:	2807      	cmp	r0, #7
    2de2:	920d      	str	r2, [sp, #52]	; 0x34
    2de4:	f108 0808 	add.w	r8, r8, #8
    2de8:	900c      	str	r0, [sp, #48]	; 0x30
    2dea:	dd0b      	ble.n	2e04 <_vfiprintf_r+0x5ac>
    2dec:	4650      	mov	r0, sl
    2dee:	4649      	mov	r1, r9
    2df0:	aa0b      	add	r2, sp, #44	; 0x2c
    2df2:	9300      	str	r3, [sp, #0]
    2df4:	f7ff fcfc 	bl	27f0 <__sprint_r>
    2df8:	9b00      	ldr	r3, [sp, #0]
    2dfa:	2800      	cmp	r0, #0
    2dfc:	f040 8131 	bne.w	3062 <_vfiprintf_r+0x80a>
    2e00:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2e04:	3b10      	subs	r3, #16
    2e06:	e7df      	b.n	2dc8 <_vfiprintf_r+0x570>
    2e08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    2e0a:	f8c8 3004 	str.w	r3, [r8, #4]
    2e0e:	18d1      	adds	r1, r2, r3
    2e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2e12:	910d      	str	r1, [sp, #52]	; 0x34
    2e14:	1c58      	adds	r0, r3, #1
    2e16:	2807      	cmp	r0, #7
    2e18:	f108 0808 	add.w	r8, r8, #8
    2e1c:	900c      	str	r0, [sp, #48]	; 0x30
    2e1e:	dd09      	ble.n	2e34 <_vfiprintf_r+0x5dc>
    2e20:	4650      	mov	r0, sl
    2e22:	4649      	mov	r1, r9
    2e24:	aa0b      	add	r2, sp, #44	; 0x2c
    2e26:	f7ff fce3 	bl	27f0 <__sprint_r>
    2e2a:	2800      	cmp	r0, #0
    2e2c:	f040 8119 	bne.w	3062 <_vfiprintf_r+0x80a>
    2e30:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2e34:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
    2e38:	b1d2      	cbz	r2, 2e70 <_vfiprintf_r+0x618>
    2e3a:	f10d 0127 	add.w	r1, sp, #39	; 0x27
    2e3e:	f8c8 1000 	str.w	r1, [r8]
    2e42:	990c      	ldr	r1, [sp, #48]	; 0x30
    2e44:	980d      	ldr	r0, [sp, #52]	; 0x34
    2e46:	2301      	movs	r3, #1
    2e48:	f8c8 3004 	str.w	r3, [r8, #4]
    2e4c:	1c4b      	adds	r3, r1, #1
    2e4e:	1c42      	adds	r2, r0, #1
    2e50:	2b07      	cmp	r3, #7
    2e52:	920d      	str	r2, [sp, #52]	; 0x34
    2e54:	f108 0808 	add.w	r8, r8, #8
    2e58:	930c      	str	r3, [sp, #48]	; 0x30
    2e5a:	dd09      	ble.n	2e70 <_vfiprintf_r+0x618>
    2e5c:	4650      	mov	r0, sl
    2e5e:	4649      	mov	r1, r9
    2e60:	aa0b      	add	r2, sp, #44	; 0x2c
    2e62:	f7ff fcc5 	bl	27f0 <__sprint_r>
    2e66:	2800      	cmp	r0, #0
    2e68:	f040 80fb 	bne.w	3062 <_vfiprintf_r+0x80a>
    2e6c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2e70:	9806      	ldr	r0, [sp, #24]
    2e72:	b1c8      	cbz	r0, 2ea8 <_vfiprintf_r+0x650>
    2e74:	aa0a      	add	r2, sp, #40	; 0x28
    2e76:	f8c8 2000 	str.w	r2, [r8]
    2e7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2e7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2e7e:	2102      	movs	r1, #2
    2e80:	f8c8 1004 	str.w	r1, [r8, #4]
    2e84:	1c51      	adds	r1, r2, #1
    2e86:	1c98      	adds	r0, r3, #2
    2e88:	2907      	cmp	r1, #7
    2e8a:	900d      	str	r0, [sp, #52]	; 0x34
    2e8c:	f108 0808 	add.w	r8, r8, #8
    2e90:	910c      	str	r1, [sp, #48]	; 0x30
    2e92:	dd09      	ble.n	2ea8 <_vfiprintf_r+0x650>
    2e94:	4650      	mov	r0, sl
    2e96:	4649      	mov	r1, r9
    2e98:	aa0b      	add	r2, sp, #44	; 0x2c
    2e9a:	f7ff fca9 	bl	27f0 <__sprint_r>
    2e9e:	2800      	cmp	r0, #0
    2ea0:	f040 80df 	bne.w	3062 <_vfiprintf_r+0x80a>
    2ea4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2ea8:	9b07      	ldr	r3, [sp, #28]
    2eaa:	2b80      	cmp	r3, #128	; 0x80
    2eac:	d13a      	bne.n	2f24 <_vfiprintf_r+0x6cc>
    2eae:	9804      	ldr	r0, [sp, #16]
    2eb0:	9a02      	ldr	r2, [sp, #8]
    2eb2:	1a83      	subs	r3, r0, r2
    2eb4:	2b00      	cmp	r3, #0
    2eb6:	dd35      	ble.n	2f24 <_vfiprintf_r+0x6cc>
    2eb8:	4965      	ldr	r1, [pc, #404]	; (3050 <_vfiprintf_r+0x7f8>)
    2eba:	2b10      	cmp	r3, #16
    2ebc:	f8c8 1000 	str.w	r1, [r8]
    2ec0:	dd1a      	ble.n	2ef8 <_vfiprintf_r+0x6a0>
    2ec2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2ec4:	980d      	ldr	r0, [sp, #52]	; 0x34
    2ec6:	2110      	movs	r1, #16
    2ec8:	f8c8 1004 	str.w	r1, [r8, #4]
    2ecc:	1c51      	adds	r1, r2, #1
    2ece:	3010      	adds	r0, #16
    2ed0:	2907      	cmp	r1, #7
    2ed2:	900d      	str	r0, [sp, #52]	; 0x34
    2ed4:	f108 0808 	add.w	r8, r8, #8
    2ed8:	910c      	str	r1, [sp, #48]	; 0x30
    2eda:	dd0b      	ble.n	2ef4 <_vfiprintf_r+0x69c>
    2edc:	4650      	mov	r0, sl
    2ede:	4649      	mov	r1, r9
    2ee0:	aa0b      	add	r2, sp, #44	; 0x2c
    2ee2:	9300      	str	r3, [sp, #0]
    2ee4:	f7ff fc84 	bl	27f0 <__sprint_r>
    2ee8:	9b00      	ldr	r3, [sp, #0]
    2eea:	2800      	cmp	r0, #0
    2eec:	f040 80b9 	bne.w	3062 <_vfiprintf_r+0x80a>
    2ef0:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2ef4:	3b10      	subs	r3, #16
    2ef6:	e7df      	b.n	2eb8 <_vfiprintf_r+0x660>
    2ef8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2efa:	980d      	ldr	r0, [sp, #52]	; 0x34
    2efc:	f8c8 3004 	str.w	r3, [r8, #4]
    2f00:	1c51      	adds	r1, r2, #1
    2f02:	18c3      	adds	r3, r0, r3
    2f04:	2907      	cmp	r1, #7
    2f06:	930d      	str	r3, [sp, #52]	; 0x34
    2f08:	f108 0808 	add.w	r8, r8, #8
    2f0c:	910c      	str	r1, [sp, #48]	; 0x30
    2f0e:	dd09      	ble.n	2f24 <_vfiprintf_r+0x6cc>
    2f10:	4650      	mov	r0, sl
    2f12:	4649      	mov	r1, r9
    2f14:	aa0b      	add	r2, sp, #44	; 0x2c
    2f16:	f7ff fc6b 	bl	27f0 <__sprint_r>
    2f1a:	2800      	cmp	r0, #0
    2f1c:	f040 80a1 	bne.w	3062 <_vfiprintf_r+0x80a>
    2f20:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2f24:	1b2d      	subs	r5, r5, r4
    2f26:	2d00      	cmp	r5, #0
    2f28:	dd32      	ble.n	2f90 <_vfiprintf_r+0x738>
    2f2a:	4849      	ldr	r0, [pc, #292]	; (3050 <_vfiprintf_r+0x7f8>)
    2f2c:	2d10      	cmp	r5, #16
    2f2e:	f8c8 0000 	str.w	r0, [r8]
    2f32:	dd18      	ble.n	2f66 <_vfiprintf_r+0x70e>
    2f34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2f36:	980d      	ldr	r0, [sp, #52]	; 0x34
    2f38:	1c53      	adds	r3, r2, #1
    2f3a:	2110      	movs	r1, #16
    2f3c:	3010      	adds	r0, #16
    2f3e:	2b07      	cmp	r3, #7
    2f40:	f8c8 1004 	str.w	r1, [r8, #4]
    2f44:	900d      	str	r0, [sp, #52]	; 0x34
    2f46:	f108 0808 	add.w	r8, r8, #8
    2f4a:	930c      	str	r3, [sp, #48]	; 0x30
    2f4c:	dd09      	ble.n	2f62 <_vfiprintf_r+0x70a>
    2f4e:	4650      	mov	r0, sl
    2f50:	4649      	mov	r1, r9
    2f52:	aa0b      	add	r2, sp, #44	; 0x2c
    2f54:	f7ff fc4c 	bl	27f0 <__sprint_r>
    2f58:	2800      	cmp	r0, #0
    2f5a:	f040 8082 	bne.w	3062 <_vfiprintf_r+0x80a>
    2f5e:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2f62:	3d10      	subs	r5, #16
    2f64:	e7e1      	b.n	2f2a <_vfiprintf_r+0x6d2>
    2f66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2f68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2f6a:	f8c8 5004 	str.w	r5, [r8, #4]
    2f6e:	1c51      	adds	r1, r2, #1
    2f70:	195d      	adds	r5, r3, r5
    2f72:	2907      	cmp	r1, #7
    2f74:	950d      	str	r5, [sp, #52]	; 0x34
    2f76:	f108 0808 	add.w	r8, r8, #8
    2f7a:	910c      	str	r1, [sp, #48]	; 0x30
    2f7c:	dd08      	ble.n	2f90 <_vfiprintf_r+0x738>
    2f7e:	4650      	mov	r0, sl
    2f80:	4649      	mov	r1, r9
    2f82:	aa0b      	add	r2, sp, #44	; 0x2c
    2f84:	f7ff fc34 	bl	27f0 <__sprint_r>
    2f88:	2800      	cmp	r0, #0
    2f8a:	d16a      	bne.n	3062 <_vfiprintf_r+0x80a>
    2f8c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    2f90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2f92:	980d      	ldr	r0, [sp, #52]	; 0x34
    2f94:	f8c8 4004 	str.w	r4, [r8, #4]
    2f98:	1c51      	adds	r1, r2, #1
    2f9a:	1904      	adds	r4, r0, r4
    2f9c:	2907      	cmp	r1, #7
    2f9e:	f8c8 b000 	str.w	fp, [r8]
    2fa2:	940d      	str	r4, [sp, #52]	; 0x34
    2fa4:	f108 0308 	add.w	r3, r8, #8
    2fa8:	910c      	str	r1, [sp, #48]	; 0x30
    2faa:	dd07      	ble.n	2fbc <_vfiprintf_r+0x764>
    2fac:	4650      	mov	r0, sl
    2fae:	4649      	mov	r1, r9
    2fb0:	aa0b      	add	r2, sp, #44	; 0x2c
    2fb2:	f7ff fc1d 	bl	27f0 <__sprint_r>
    2fb6:	2800      	cmp	r0, #0
    2fb8:	d153      	bne.n	3062 <_vfiprintf_r+0x80a>
    2fba:	ab18      	add	r3, sp, #96	; 0x60
    2fbc:	077a      	lsls	r2, r7, #29
    2fbe:	d40b      	bmi.n	2fd8 <_vfiprintf_r+0x780>
    2fc0:	9b03      	ldr	r3, [sp, #12]
    2fc2:	9a02      	ldr	r2, [sp, #8]
    2fc4:	9904      	ldr	r1, [sp, #16]
    2fc6:	980d      	ldr	r0, [sp, #52]	; 0x34
    2fc8:	428a      	cmp	r2, r1
    2fca:	bfac      	ite	ge
    2fcc:	189b      	addge	r3, r3, r2
    2fce:	185b      	addlt	r3, r3, r1
    2fd0:	9303      	str	r3, [sp, #12]
    2fd2:	2800      	cmp	r0, #0
    2fd4:	d035      	beq.n	3042 <_vfiprintf_r+0x7ea>
    2fd6:	e02e      	b.n	3036 <_vfiprintf_r+0x7de>
    2fd8:	9c04      	ldr	r4, [sp, #16]
    2fda:	9802      	ldr	r0, [sp, #8]
    2fdc:	1a24      	subs	r4, r4, r0
    2fde:	2c00      	cmp	r4, #0
    2fe0:	ddee      	ble.n	2fc0 <_vfiprintf_r+0x768>
    2fe2:	4a1a      	ldr	r2, [pc, #104]	; (304c <_vfiprintf_r+0x7f4>)
    2fe4:	2c10      	cmp	r4, #16
    2fe6:	601a      	str	r2, [r3, #0]
    2fe8:	dd14      	ble.n	3014 <_vfiprintf_r+0x7bc>
    2fea:	980c      	ldr	r0, [sp, #48]	; 0x30
    2fec:	990d      	ldr	r1, [sp, #52]	; 0x34
    2fee:	2210      	movs	r2, #16
    2ff0:	605a      	str	r2, [r3, #4]
    2ff2:	1c42      	adds	r2, r0, #1
    2ff4:	3110      	adds	r1, #16
    2ff6:	3308      	adds	r3, #8
    2ff8:	2a07      	cmp	r2, #7
    2ffa:	910d      	str	r1, [sp, #52]	; 0x34
    2ffc:	920c      	str	r2, [sp, #48]	; 0x30
    2ffe:	dd07      	ble.n	3010 <_vfiprintf_r+0x7b8>
    3000:	4650      	mov	r0, sl
    3002:	4649      	mov	r1, r9
    3004:	aa0b      	add	r2, sp, #44	; 0x2c
    3006:	f7ff fbf3 	bl	27f0 <__sprint_r>
    300a:	2800      	cmp	r0, #0
    300c:	d129      	bne.n	3062 <_vfiprintf_r+0x80a>
    300e:	ab18      	add	r3, sp, #96	; 0x60
    3010:	3c10      	subs	r4, #16
    3012:	e7e6      	b.n	2fe2 <_vfiprintf_r+0x78a>
    3014:	990c      	ldr	r1, [sp, #48]	; 0x30
    3016:	605c      	str	r4, [r3, #4]
    3018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    301a:	1c48      	adds	r0, r1, #1
    301c:	191c      	adds	r4, r3, r4
    301e:	2807      	cmp	r0, #7
    3020:	940d      	str	r4, [sp, #52]	; 0x34
    3022:	900c      	str	r0, [sp, #48]	; 0x30
    3024:	ddcc      	ble.n	2fc0 <_vfiprintf_r+0x768>
    3026:	4650      	mov	r0, sl
    3028:	4649      	mov	r1, r9
    302a:	aa0b      	add	r2, sp, #44	; 0x2c
    302c:	f7ff fbe0 	bl	27f0 <__sprint_r>
    3030:	2800      	cmp	r0, #0
    3032:	d0c5      	beq.n	2fc0 <_vfiprintf_r+0x768>
    3034:	e015      	b.n	3062 <_vfiprintf_r+0x80a>
    3036:	4650      	mov	r0, sl
    3038:	4649      	mov	r1, r9
    303a:	aa0b      	add	r2, sp, #44	; 0x2c
    303c:	f7ff fbd8 	bl	27f0 <__sprint_r>
    3040:	b978      	cbnz	r0, 3062 <_vfiprintf_r+0x80a>
    3042:	2500      	movs	r5, #0
    3044:	950c      	str	r5, [sp, #48]	; 0x30
    3046:	f10d 0860 	add.w	r8, sp, #96	; 0x60
    304a:	e451      	b.n	28f0 <_vfiprintf_r+0x98>
    304c:	00005fa6 	.word	0x00005fa6
    3050:	00005fb6 	.word	0x00005fb6
    3054:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3056:	b122      	cbz	r2, 3062 <_vfiprintf_r+0x80a>
    3058:	4650      	mov	r0, sl
    305a:	4649      	mov	r1, r9
    305c:	aa0b      	add	r2, sp, #44	; 0x2c
    305e:	f7ff fbc7 	bl	27f0 <__sprint_r>
    3062:	f8b9 100c 	ldrh.w	r1, [r9, #12]
    3066:	f001 0040 	and.w	r0, r1, #64	; 0x40
    306a:	b203      	sxth	r3, r0
    306c:	2b00      	cmp	r3, #0
    306e:	f47f ac26 	bne.w	28be <_vfiprintf_r+0x66>
    3072:	9803      	ldr	r0, [sp, #12]
    3074:	b029      	add	sp, #164	; 0xa4
    3076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000307a <__sbprintf>:
    307a:	b570      	push	{r4, r5, r6, lr}
    307c:	460c      	mov	r4, r1
    307e:	8989      	ldrh	r1, [r1, #12]
    3080:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
    3084:	f021 0502 	bic.w	r5, r1, #2
    3088:	6e61      	ldr	r1, [r4, #100]	; 0x64
    308a:	f8ad 500c 	strh.w	r5, [sp, #12]
    308e:	9119      	str	r1, [sp, #100]	; 0x64
    3090:	89e5      	ldrh	r5, [r4, #14]
    3092:	69e1      	ldr	r1, [r4, #28]
    3094:	f8ad 500e 	strh.w	r5, [sp, #14]
    3098:	9107      	str	r1, [sp, #28]
    309a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    309c:	a91a      	add	r1, sp, #104	; 0x68
    309e:	9100      	str	r1, [sp, #0]
    30a0:	9104      	str	r1, [sp, #16]
    30a2:	2100      	movs	r1, #0
    30a4:	9509      	str	r5, [sp, #36]	; 0x24
    30a6:	9106      	str	r1, [sp, #24]
    30a8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    30ac:	4669      	mov	r1, sp
    30ae:	9502      	str	r5, [sp, #8]
    30b0:	9505      	str	r5, [sp, #20]
    30b2:	4606      	mov	r6, r0
    30b4:	f7ff fbd0 	bl	2858 <_vfiprintf_r>
    30b8:	1e05      	subs	r5, r0, #0
    30ba:	db07      	blt.n	30cc <__sbprintf+0x52>
    30bc:	4630      	mov	r0, r6
    30be:	4669      	mov	r1, sp
    30c0:	f000 fc9c 	bl	39fc <_fflush_r>
    30c4:	2800      	cmp	r0, #0
    30c6:	bf18      	it	ne
    30c8:	f04f 35ff 	movne.w	r5, #4294967295
    30cc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    30d0:	f003 0040 	and.w	r0, r3, #64	; 0x40
    30d4:	b202      	sxth	r2, r0
    30d6:	b11a      	cbz	r2, 30e0 <__sbprintf+0x66>
    30d8:	89a1      	ldrh	r1, [r4, #12]
    30da:	f041 0340 	orr.w	r3, r1, #64	; 0x40
    30de:	81a3      	strh	r3, [r4, #12]
    30e0:	4628      	mov	r0, r5
    30e2:	b01a      	add	sp, #104	; 0x68
    30e4:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    30e8:	bd70      	pop	{r4, r5, r6, pc}

000030ea <vfiprintf>:
    30ea:	b530      	push	{r4, r5, lr}
    30ec:	4613      	mov	r3, r2
    30ee:	4a05      	ldr	r2, [pc, #20]	; (3104 <vfiprintf+0x1a>)
    30f0:	4605      	mov	r5, r0
    30f2:	460c      	mov	r4, r1
    30f4:	6810      	ldr	r0, [r2, #0]
    30f6:	4629      	mov	r1, r5
    30f8:	4622      	mov	r2, r4
    30fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    30fe:	f7ff bbab 	b.w	2858 <_vfiprintf_r>
    3102:	bf00      	nop
    3104:	20000050 	.word	0x20000050

00003108 <__svfscanf_r>:
    3108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    310c:	460c      	mov	r4, r1
    310e:	b0d9      	sub	sp, #356	; 0x164
    3110:	4680      	mov	r8, r0
    3112:	4616      	mov	r6, r2
    3114:	461d      	mov	r5, r3
    3116:	f000 fdc9 	bl	3cac <__sfp_lock_acquire>
    311a:	89a3      	ldrh	r3, [r4, #12]
    311c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
    3120:	b210      	sxth	r0, r2
    3122:	b930      	cbnz	r0, 3132 <__svfscanf_r+0x2a>
    3124:	6e67      	ldr	r7, [r4, #100]	; 0x64
    3126:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
    312a:	f427 5300 	bic.w	r3, r7, #8192	; 0x2000
    312e:	81a1      	strh	r1, [r4, #12]
    3130:	6663      	str	r3, [r4, #100]	; 0x64
    3132:	9607      	str	r6, [sp, #28]
    3134:	2600      	movs	r6, #0
    3136:	9605      	str	r6, [sp, #20]
    3138:	9602      	str	r6, [sp, #8]
    313a:	9604      	str	r6, [sp, #16]
    313c:	9f07      	ldr	r7, [sp, #28]
    313e:	f817 2b01 	ldrb.w	r2, [r7], #1
    3142:	9707      	str	r7, [sp, #28]
    3144:	9209      	str	r2, [sp, #36]	; 0x24
    3146:	2a00      	cmp	r2, #0
    3148:	f000 83ab 	beq.w	38a2 <__svfscanf_r+0x79a>
    314c:	489f      	ldr	r0, [pc, #636]	; (33cc <__svfscanf_r+0x2c4>)
    314e:	6801      	ldr	r1, [r0, #0]
    3150:	188f      	adds	r7, r1, r2
    3152:	f897 b001 	ldrb.w	fp, [r7, #1]
    3156:	f00b 0b08 	and.w	fp, fp, #8
    315a:	fa5f f38b 	uxtb.w	r3, fp
    315e:	b1db      	cbz	r3, 3198 <__svfscanf_r+0x90>
    3160:	6867      	ldr	r7, [r4, #4]
    3162:	2f00      	cmp	r7, #0
    3164:	dd11      	ble.n	318a <__svfscanf_r+0x82>
    3166:	4999      	ldr	r1, [pc, #612]	; (33cc <__svfscanf_r+0x2c4>)
    3168:	6823      	ldr	r3, [r4, #0]
    316a:	6808      	ldr	r0, [r1, #0]
    316c:	781a      	ldrb	r2, [r3, #0]
    316e:	1887      	adds	r7, r0, r2
    3170:	787a      	ldrb	r2, [r7, #1]
    3172:	f002 0108 	and.w	r1, r2, #8
    3176:	b2c8      	uxtb	r0, r1
    3178:	2800      	cmp	r0, #0
    317a:	d0df      	beq.n	313c <__svfscanf_r+0x34>
    317c:	6867      	ldr	r7, [r4, #4]
    317e:	3301      	adds	r3, #1
    3180:	1e7a      	subs	r2, r7, #1
    3182:	3601      	adds	r6, #1
    3184:	6062      	str	r2, [r4, #4]
    3186:	6023      	str	r3, [r4, #0]
    3188:	e7ea      	b.n	3160 <__svfscanf_r+0x58>
    318a:	4640      	mov	r0, r8
    318c:	4621      	mov	r1, r4
    318e:	f001 fdf4 	bl	4d7a <__srefill_r>
    3192:	2800      	cmp	r0, #0
    3194:	d0e7      	beq.n	3166 <__svfscanf_r+0x5e>
    3196:	e7d1      	b.n	313c <__svfscanf_r+0x34>
    3198:	2a25      	cmp	r2, #37	; 0x25
    319a:	d151      	bne.n	3240 <__svfscanf_r+0x138>
    319c:	9a07      	ldr	r2, [sp, #28]
    319e:	469b      	mov	fp, r3
    31a0:	469a      	mov	sl, r3
    31a2:	9f07      	ldr	r7, [sp, #28]
    31a4:	f817 0b01 	ldrb.w	r0, [r7], #1
    31a8:	2864      	cmp	r0, #100	; 0x64
    31aa:	9707      	str	r7, [sp, #28]
    31ac:	f000 80be 	beq.w	332c <__svfscanf_r+0x224>
    31b0:	d827      	bhi.n	3202 <__svfscanf_r+0xfa>
    31b2:	284c      	cmp	r0, #76	; 0x4c
    31b4:	d069      	beq.n	328a <__svfscanf_r+0x182>
    31b6:	d811      	bhi.n	31dc <__svfscanf_r+0xd4>
    31b8:	2839      	cmp	r0, #57	; 0x39
    31ba:	d80b      	bhi.n	31d4 <__svfscanf_r+0xcc>
    31bc:	2830      	cmp	r0, #48	; 0x30
    31be:	d267      	bcs.n	3290 <__svfscanf_r+0x188>
    31c0:	2825      	cmp	r0, #37	; 0x25
    31c2:	d03d      	beq.n	3240 <__svfscanf_r+0x138>
    31c4:	282a      	cmp	r0, #42	; 0x2a
    31c6:	d054      	beq.n	3272 <__svfscanf_r+0x16a>
    31c8:	2800      	cmp	r0, #0
    31ca:	f040 80a2 	bne.w	3312 <__svfscanf_r+0x20a>
    31ce:	f000 fd6e 	bl	3cae <__sfp_lock_release>
    31d2:	e35c      	b.n	388e <__svfscanf_r+0x786>
    31d4:	2844      	cmp	r0, #68	; 0x44
    31d6:	f040 809c 	bne.w	3312 <__svfscanf_r+0x20a>
    31da:	e0a0      	b.n	331e <__svfscanf_r+0x216>
    31dc:	2858      	cmp	r0, #88	; 0x58
    31de:	d063      	beq.n	32a8 <__svfscanf_r+0x1a0>
    31e0:	d805      	bhi.n	31ee <__svfscanf_r+0xe6>
    31e2:	284f      	cmp	r0, #79	; 0x4f
    31e4:	f040 8095 	bne.w	3312 <__svfscanf_r+0x20a>
    31e8:	f04b 0b01 	orr.w	fp, fp, #1
    31ec:	e056      	b.n	329c <__svfscanf_r+0x194>
    31ee:	285b      	cmp	r0, #91	; 0x5b
    31f0:	d060      	beq.n	32b4 <__svfscanf_r+0x1ac>
    31f2:	2863      	cmp	r0, #99	; 0x63
    31f4:	f040 808d 	bne.w	3312 <__svfscanf_r+0x20a>
    31f8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
    31fc:	f04f 0900 	mov.w	r9, #0
    3200:	e09a      	b.n	3338 <__svfscanf_r+0x230>
    3202:	286f      	cmp	r0, #111	; 0x6f
    3204:	d04a      	beq.n	329c <__svfscanf_r+0x194>
    3206:	d80e      	bhi.n	3226 <__svfscanf_r+0x11e>
    3208:	2869      	cmp	r0, #105	; 0x69
    320a:	f000 808b 	beq.w	3324 <__svfscanf_r+0x21c>
    320e:	d805      	bhi.n	321c <__svfscanf_r+0x114>
    3210:	2868      	cmp	r0, #104	; 0x68
    3212:	d17e      	bne.n	3312 <__svfscanf_r+0x20a>
    3214:	f04b 0b04 	orr.w	fp, fp, #4
    3218:	9a07      	ldr	r2, [sp, #28]
    321a:	e7c2      	b.n	31a2 <__svfscanf_r+0x9a>
    321c:	286c      	cmp	r0, #108	; 0x6c
    321e:	d02b      	beq.n	3278 <__svfscanf_r+0x170>
    3220:	286e      	cmp	r0, #110	; 0x6e
    3222:	d176      	bne.n	3312 <__svfscanf_r+0x20a>
    3224:	e054      	b.n	32d0 <__svfscanf_r+0x1c8>
    3226:	2873      	cmp	r0, #115	; 0x73
    3228:	d041      	beq.n	32ae <__svfscanf_r+0x1a6>
    322a:	d804      	bhi.n	3236 <__svfscanf_r+0x12e>
    322c:	2870      	cmp	r0, #112	; 0x70
    322e:	d170      	bne.n	3312 <__svfscanf_r+0x20a>
    3230:	f44b 7b08 	orr.w	fp, fp, #544	; 0x220
    3234:	e048      	b.n	32c8 <__svfscanf_r+0x1c0>
    3236:	2875      	cmp	r0, #117	; 0x75
    3238:	d034      	beq.n	32a4 <__svfscanf_r+0x19c>
    323a:	2878      	cmp	r0, #120	; 0x78
    323c:	d169      	bne.n	3312 <__svfscanf_r+0x20a>
    323e:	e033      	b.n	32a8 <__svfscanf_r+0x1a0>
    3240:	6867      	ldr	r7, [r4, #4]
    3242:	2f00      	cmp	r7, #0
    3244:	dd0e      	ble.n	3264 <__svfscanf_r+0x15c>
    3246:	6823      	ldr	r3, [r4, #0]
    3248:	9f07      	ldr	r7, [sp, #28]
    324a:	7819      	ldrb	r1, [r3, #0]
    324c:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    3250:	4291      	cmp	r1, r2
    3252:	f040 8326 	bne.w	38a2 <__svfscanf_r+0x79a>
    3256:	6860      	ldr	r0, [r4, #4]
    3258:	3301      	adds	r3, #1
    325a:	1e47      	subs	r7, r0, #1
    325c:	6067      	str	r7, [r4, #4]
    325e:	6023      	str	r3, [r4, #0]
    3260:	3601      	adds	r6, #1
    3262:	e76b      	b.n	313c <__svfscanf_r+0x34>
    3264:	4640      	mov	r0, r8
    3266:	4621      	mov	r1, r4
    3268:	f001 fd87 	bl	4d7a <__srefill_r>
    326c:	2800      	cmp	r0, #0
    326e:	d0ea      	beq.n	3246 <__svfscanf_r+0x13e>
    3270:	e309      	b.n	3886 <__svfscanf_r+0x77e>
    3272:	f04b 0b10 	orr.w	fp, fp, #16
    3276:	e7cf      	b.n	3218 <__svfscanf_r+0x110>
    3278:	7853      	ldrb	r3, [r2, #1]
    327a:	2b6c      	cmp	r3, #108	; 0x6c
    327c:	d102      	bne.n	3284 <__svfscanf_r+0x17c>
    327e:	3202      	adds	r2, #2
    3280:	9207      	str	r2, [sp, #28]
    3282:	e002      	b.n	328a <__svfscanf_r+0x182>
    3284:	f04b 0b01 	orr.w	fp, fp, #1
    3288:	e7c6      	b.n	3218 <__svfscanf_r+0x110>
    328a:	f04b 0b02 	orr.w	fp, fp, #2
    328e:	e7c3      	b.n	3218 <__svfscanf_r+0x110>
    3290:	220a      	movs	r2, #10
    3292:	fb02 0a0a 	mla	sl, r2, sl, r0
    3296:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
    329a:	e7bd      	b.n	3218 <__svfscanf_r+0x110>
    329c:	484c      	ldr	r0, [pc, #304]	; (33d0 <__svfscanf_r+0x2c8>)
    329e:	2708      	movs	r7, #8
    32a0:	9005      	str	r0, [sp, #20]
    32a2:	e046      	b.n	3332 <__svfscanf_r+0x22a>
    32a4:	4f4a      	ldr	r7, [pc, #296]	; (33d0 <__svfscanf_r+0x2c8>)
    32a6:	e042      	b.n	332e <__svfscanf_r+0x226>
    32a8:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
    32ac:	e00c      	b.n	32c8 <__svfscanf_r+0x1c0>
    32ae:	f04f 0902 	mov.w	r9, #2
    32b2:	e041      	b.n	3338 <__svfscanf_r+0x230>
    32b4:	a818      	add	r0, sp, #96	; 0x60
    32b6:	9907      	ldr	r1, [sp, #28]
    32b8:	f001 fde8 	bl	4e8c <__sccl>
    32bc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
    32c0:	9007      	str	r0, [sp, #28]
    32c2:	f04f 0901 	mov.w	r9, #1
    32c6:	e037      	b.n	3338 <__svfscanf_r+0x230>
    32c8:	4a41      	ldr	r2, [pc, #260]	; (33d0 <__svfscanf_r+0x2c8>)
    32ca:	2710      	movs	r7, #16
    32cc:	9205      	str	r2, [sp, #20]
    32ce:	e030      	b.n	3332 <__svfscanf_r+0x22a>
    32d0:	f01b 0f10 	tst.w	fp, #16
    32d4:	f47f af32 	bne.w	313c <__svfscanf_r+0x34>
    32d8:	f01b 0f04 	tst.w	fp, #4
    32dc:	f105 0104 	add.w	r1, r5, #4
    32e0:	d002      	beq.n	32e8 <__svfscanf_r+0x1e0>
    32e2:	682d      	ldr	r5, [r5, #0]
    32e4:	802e      	strh	r6, [r5, #0]
    32e6:	e004      	b.n	32f2 <__svfscanf_r+0x1ea>
    32e8:	f01b 0f01 	tst.w	fp, #1
    32ec:	d003      	beq.n	32f6 <__svfscanf_r+0x1ee>
    32ee:	682f      	ldr	r7, [r5, #0]
    32f0:	603e      	str	r6, [r7, #0]
    32f2:	460d      	mov	r5, r1
    32f4:	e722      	b.n	313c <__svfscanf_r+0x34>
    32f6:	f01b 0f02 	tst.w	fp, #2
    32fa:	f105 0704 	add.w	r7, r5, #4
    32fe:	d004      	beq.n	330a <__svfscanf_r+0x202>
    3300:	682a      	ldr	r2, [r5, #0]
    3302:	17f0      	asrs	r0, r6, #31
    3304:	6016      	str	r6, [r2, #0]
    3306:	6050      	str	r0, [r2, #4]
    3308:	e001      	b.n	330e <__svfscanf_r+0x206>
    330a:	682d      	ldr	r5, [r5, #0]
    330c:	602e      	str	r6, [r5, #0]
    330e:	463d      	mov	r5, r7
    3310:	e714      	b.n	313c <__svfscanf_r+0x34>
    3312:	180f      	adds	r7, r1, r0
    3314:	787b      	ldrb	r3, [r7, #1]
    3316:	f003 0103 	and.w	r1, r3, #3
    331a:	2901      	cmp	r1, #1
    331c:	d106      	bne.n	332c <__svfscanf_r+0x224>
    331e:	f04b 0b01 	orr.w	fp, fp, #1
    3322:	e003      	b.n	332c <__svfscanf_r+0x224>
    3324:	482b      	ldr	r0, [pc, #172]	; (33d4 <__svfscanf_r+0x2cc>)
    3326:	2700      	movs	r7, #0
    3328:	9005      	str	r0, [sp, #20]
    332a:	e002      	b.n	3332 <__svfscanf_r+0x22a>
    332c:	4f29      	ldr	r7, [pc, #164]	; (33d4 <__svfscanf_r+0x2cc>)
    332e:	9705      	str	r7, [sp, #20]
    3330:	270a      	movs	r7, #10
    3332:	9702      	str	r7, [sp, #8]
    3334:	f04f 0903 	mov.w	r9, #3
    3338:	6863      	ldr	r3, [r4, #4]
    333a:	2b00      	cmp	r3, #0
    333c:	dd03      	ble.n	3346 <__svfscanf_r+0x23e>
    333e:	f01b 0f40 	tst.w	fp, #64	; 0x40
    3342:	d122      	bne.n	338a <__svfscanf_r+0x282>
    3344:	e00e      	b.n	3364 <__svfscanf_r+0x25c>
    3346:	4640      	mov	r0, r8
    3348:	4621      	mov	r1, r4
    334a:	f001 fd16 	bl	4d7a <__srefill_r>
    334e:	2800      	cmp	r0, #0
    3350:	d0f5      	beq.n	333e <__svfscanf_r+0x236>
    3352:	e298      	b.n	3886 <__svfscanf_r+0x77e>
    3354:	6863      	ldr	r3, [r4, #4]
    3356:	1e5a      	subs	r2, r3, #1
    3358:	3601      	adds	r6, #1
    335a:	2a00      	cmp	r2, #0
    335c:	6062      	str	r2, [r4, #4]
    335e:	dd0d      	ble.n	337c <__svfscanf_r+0x274>
    3360:	3001      	adds	r0, #1
    3362:	6020      	str	r0, [r4, #0]
    3364:	4919      	ldr	r1, [pc, #100]	; (33cc <__svfscanf_r+0x2c4>)
    3366:	6820      	ldr	r0, [r4, #0]
    3368:	680b      	ldr	r3, [r1, #0]
    336a:	7802      	ldrb	r2, [r0, #0]
    336c:	189a      	adds	r2, r3, r2
    336e:	7851      	ldrb	r1, [r2, #1]
    3370:	f001 0308 	and.w	r3, r1, #8
    3374:	b2da      	uxtb	r2, r3
    3376:	2a00      	cmp	r2, #0
    3378:	d1ec      	bne.n	3354 <__svfscanf_r+0x24c>
    337a:	e006      	b.n	338a <__svfscanf_r+0x282>
    337c:	4640      	mov	r0, r8
    337e:	4621      	mov	r1, r4
    3380:	f001 fcfb 	bl	4d7a <__srefill_r>
    3384:	2800      	cmp	r0, #0
    3386:	d0ed      	beq.n	3364 <__svfscanf_r+0x25c>
    3388:	e27d      	b.n	3886 <__svfscanf_r+0x77e>
    338a:	f1b9 0f02 	cmp.w	r9, #2
    338e:	f000 80e6 	beq.w	355e <__svfscanf_r+0x456>
    3392:	f1b9 0f03 	cmp.w	r9, #3
    3396:	f000 81aa 	beq.w	36ee <__svfscanf_r+0x5e6>
    339a:	f1b9 0f01 	cmp.w	r9, #1
    339e:	f000 808a 	beq.w	34b6 <__svfscanf_r+0x3ae>
    33a2:	f1ba 0f00 	cmp.w	sl, #0
    33a6:	bf08      	it	eq
    33a8:	f04f 0a01 	moveq.w	sl, #1
    33ac:	f01b 0901 	ands.w	r9, fp, #1
    33b0:	d054      	beq.n	345c <__svfscanf_r+0x354>
    33b2:	2100      	movs	r1, #0
    33b4:	2208      	movs	r2, #8
    33b6:	a80a      	add	r0, sp, #40	; 0x28
    33b8:	f7ff f974 	bl	26a4 <memset>
    33bc:	f01b 0710 	ands.w	r7, fp, #16
    33c0:	d10a      	bne.n	33d8 <__svfscanf_r+0x2d0>
    33c2:	f8d5 9000 	ldr.w	r9, [r5]
    33c6:	3504      	adds	r5, #4
    33c8:	e008      	b.n	33dc <__svfscanf_r+0x2d4>
    33ca:	bf00      	nop
    33cc:	20000480 	.word	0x20000480
    33d0:	00005259 	.word	0x00005259
    33d4:	00004fa1 	.word	0x00004fa1
    33d8:	f04f 0900 	mov.w	r9, #0
    33dc:	f04f 0b00 	mov.w	fp, #0
    33e0:	f001 f824 	bl	442c <__locale_mb_cur_max>
    33e4:	4583      	cmp	fp, r0
    33e6:	f000 824e 	beq.w	3886 <__svfscanf_r+0x77e>
    33ea:	6820      	ldr	r0, [r4, #0]
    33ec:	6863      	ldr	r3, [r4, #4]
    33ee:	f810 1b01 	ldrb.w	r1, [r0], #1
    33f2:	aa0e      	add	r2, sp, #56	; 0x38
    33f4:	6020      	str	r0, [r4, #0]
    33f6:	f802 100b 	strb.w	r1, [r2, fp]
    33fa:	a80a      	add	r0, sp, #40	; 0x28
    33fc:	1e59      	subs	r1, r3, #1
    33fe:	f10b 0b01 	add.w	fp, fp, #1
    3402:	6061      	str	r1, [r4, #4]
    3404:	9000      	str	r0, [sp, #0]
    3406:	4649      	mov	r1, r9
    3408:	4640      	mov	r0, r8
    340a:	465b      	mov	r3, fp
    340c:	f001 faaa 	bl	4964 <_mbrtowc_r>
    3410:	1c42      	adds	r2, r0, #1
    3412:	f000 8238 	beq.w	3886 <__svfscanf_r+0x77e>
    3416:	b918      	cbnz	r0, 3420 <__svfscanf_r+0x318>
    3418:	b927      	cbnz	r7, 3424 <__svfscanf_r+0x31c>
    341a:	f8c9 7000 	str.w	r7, [r9]
    341e:	e001      	b.n	3424 <__svfscanf_r+0x31c>
    3420:	3002      	adds	r0, #2
    3422:	d007      	beq.n	3434 <__svfscanf_r+0x32c>
    3424:	445e      	add	r6, fp
    3426:	f10a 3aff 	add.w	sl, sl, #4294967295
    342a:	b90f      	cbnz	r7, 3430 <__svfscanf_r+0x328>
    342c:	f109 0904 	add.w	r9, r9, #4
    3430:	f04f 0b00 	mov.w	fp, #0
    3434:	6862      	ldr	r2, [r4, #4]
    3436:	2a00      	cmp	r2, #0
    3438:	dc0c      	bgt.n	3454 <__svfscanf_r+0x34c>
    343a:	4640      	mov	r0, r8
    343c:	4621      	mov	r1, r4
    343e:	f001 fc9c 	bl	4d7a <__srefill_r>
    3442:	b138      	cbz	r0, 3454 <__svfscanf_r+0x34c>
    3444:	f1bb 0f00 	cmp.w	fp, #0
    3448:	f040 821d 	bne.w	3886 <__svfscanf_r+0x77e>
    344c:	2f00      	cmp	r7, #0
    344e:	f000 80fa 	beq.w	3646 <__svfscanf_r+0x53e>
    3452:	e673      	b.n	313c <__svfscanf_r+0x34>
    3454:	f1ba 0f00 	cmp.w	sl, #0
    3458:	d1c2      	bne.n	33e0 <__svfscanf_r+0x2d8>
    345a:	e7f7      	b.n	344c <__svfscanf_r+0x344>
    345c:	f01b 0f10 	tst.w	fp, #16
    3460:	d01b      	beq.n	349a <__svfscanf_r+0x392>
    3462:	6867      	ldr	r7, [r4, #4]
    3464:	6820      	ldr	r0, [r4, #0]
    3466:	4557      	cmp	r7, sl
    3468:	da0f      	bge.n	348a <__svfscanf_r+0x382>
    346a:	19c2      	adds	r2, r0, r7
    346c:	6022      	str	r2, [r4, #0]
    346e:	4640      	mov	r0, r8
    3470:	4621      	mov	r1, r4
    3472:	44b9      	add	r9, r7
    3474:	ebc7 0a0a 	rsb	sl, r7, sl
    3478:	f001 fc7f 	bl	4d7a <__srefill_r>
    347c:	2800      	cmp	r0, #0
    347e:	d0f0      	beq.n	3462 <__svfscanf_r+0x35a>
    3480:	f1b9 0f00 	cmp.w	r9, #0
    3484:	f040 81fd 	bne.w	3882 <__svfscanf_r+0x77a>
    3488:	e1fd      	b.n	3886 <__svfscanf_r+0x77e>
    348a:	ebca 0107 	rsb	r1, sl, r7
    348e:	eb00 030a 	add.w	r3, r0, sl
    3492:	44d1      	add	r9, sl
    3494:	6061      	str	r1, [r4, #4]
    3496:	6023      	str	r3, [r4, #0]
    3498:	e1f3      	b.n	3882 <__svfscanf_r+0x77a>
    349a:	9400      	str	r4, [sp, #0]
    349c:	4640      	mov	r0, r8
    349e:	6829      	ldr	r1, [r5, #0]
    34a0:	2201      	movs	r2, #1
    34a2:	4653      	mov	r3, sl
    34a4:	f105 0904 	add.w	r9, r5, #4
    34a8:	f000 fc8c 	bl	3dc4 <_fread_r>
    34ac:	2800      	cmp	r0, #0
    34ae:	f000 81ea 	beq.w	3886 <__svfscanf_r+0x77e>
    34b2:	1986      	adds	r6, r0, r6
    34b4:	e116      	b.n	36e4 <__svfscanf_r+0x5dc>
    34b6:	f1ba 0f00 	cmp.w	sl, #0
    34ba:	bf08      	it	eq
    34bc:	f04f 3aff 	moveq.w	sl, #4294967295
    34c0:	f01b 0f10 	tst.w	fp, #16
    34c4:	d01e      	beq.n	3504 <__svfscanf_r+0x3fc>
    34c6:	f04f 0900 	mov.w	r9, #0
    34ca:	6823      	ldr	r3, [r4, #0]
    34cc:	a818      	add	r0, sp, #96	; 0x60
    34ce:	781a      	ldrb	r2, [r3, #0]
    34d0:	5c81      	ldrb	r1, [r0, r2]
    34d2:	b191      	cbz	r1, 34fa <__svfscanf_r+0x3f2>
    34d4:	6862      	ldr	r2, [r4, #4]
    34d6:	f109 0901 	add.w	r9, r9, #1
    34da:	1e50      	subs	r0, r2, #1
    34dc:	3301      	adds	r3, #1
    34de:	45ca      	cmp	sl, r9
    34e0:	6060      	str	r0, [r4, #4]
    34e2:	6023      	str	r3, [r4, #0]
    34e4:	f000 81cd 	beq.w	3882 <__svfscanf_r+0x77a>
    34e8:	2800      	cmp	r0, #0
    34ea:	dcee      	bgt.n	34ca <__svfscanf_r+0x3c2>
    34ec:	4640      	mov	r0, r8
    34ee:	4621      	mov	r1, r4
    34f0:	f001 fc43 	bl	4d7a <__srefill_r>
    34f4:	2800      	cmp	r0, #0
    34f6:	d0e8      	beq.n	34ca <__svfscanf_r+0x3c2>
    34f8:	e1c3      	b.n	3882 <__svfscanf_r+0x77a>
    34fa:	f1b9 0f00 	cmp.w	r9, #0
    34fe:	f040 81c0 	bne.w	3882 <__svfscanf_r+0x77a>
    3502:	e1ce      	b.n	38a2 <__svfscanf_r+0x79a>
    3504:	f8d5 9000 	ldr.w	r9, [r5]
    3508:	f105 0b04 	add.w	fp, r5, #4
    350c:	464d      	mov	r5, r9
    350e:	6823      	ldr	r3, [r4, #0]
    3510:	a918      	add	r1, sp, #96	; 0x60
    3512:	7818      	ldrb	r0, [r3, #0]
    3514:	5c0a      	ldrb	r2, [r1, r0]
    3516:	b1ba      	cbz	r2, 3548 <__svfscanf_r+0x440>
    3518:	6860      	ldr	r0, [r4, #4]
    351a:	1e41      	subs	r1, r0, #1
    351c:	6061      	str	r1, [r4, #4]
    351e:	f813 2b01 	ldrb.w	r2, [r3], #1
    3522:	f805 2b01 	strb.w	r2, [r5], #1
    3526:	6023      	str	r3, [r4, #0]
    3528:	eb09 030a 	add.w	r3, r9, sl
    352c:	42ab      	cmp	r3, r5
    352e:	d00b      	beq.n	3548 <__svfscanf_r+0x440>
    3530:	6860      	ldr	r0, [r4, #4]
    3532:	2800      	cmp	r0, #0
    3534:	dceb      	bgt.n	350e <__svfscanf_r+0x406>
    3536:	4640      	mov	r0, r8
    3538:	4621      	mov	r1, r4
    353a:	f001 fc1e 	bl	4d7a <__srefill_r>
    353e:	2800      	cmp	r0, #0
    3540:	d0e5      	beq.n	350e <__svfscanf_r+0x406>
    3542:	454d      	cmp	r5, r9
    3544:	f000 819f 	beq.w	3886 <__svfscanf_r+0x77e>
    3548:	ebb5 0909 	subs.w	r9, r5, r9
    354c:	f000 81a9 	beq.w	38a2 <__svfscanf_r+0x79a>
    3550:	2700      	movs	r7, #0
    3552:	702f      	strb	r7, [r5, #0]
    3554:	9d04      	ldr	r5, [sp, #16]
    3556:	1c69      	adds	r1, r5, #1
    3558:	9104      	str	r1, [sp, #16]
    355a:	465d      	mov	r5, fp
    355c:	e191      	b.n	3882 <__svfscanf_r+0x77a>
    355e:	f1ba 0f00 	cmp.w	sl, #0
    3562:	bf08      	it	eq
    3564:	f04f 3aff 	moveq.w	sl, #4294967295
    3568:	f01b 0901 	ands.w	r9, fp, #1
    356c:	d06f      	beq.n	364e <__svfscanf_r+0x546>
    356e:	2100      	movs	r1, #0
    3570:	2208      	movs	r2, #8
    3572:	a80c      	add	r0, sp, #48	; 0x30
    3574:	f7ff f896 	bl	26a4 <memset>
    3578:	f01b 0710 	ands.w	r7, fp, #16
    357c:	d103      	bne.n	3586 <__svfscanf_r+0x47e>
    357e:	f8d5 9000 	ldr.w	r9, [r5]
    3582:	3504      	adds	r5, #4
    3584:	e001      	b.n	358a <__svfscanf_r+0x482>
    3586:	f10d 0924 	add.w	r9, sp, #36	; 0x24
    358a:	f04f 0b00 	mov.w	fp, #0
    358e:	6822      	ldr	r2, [r4, #0]
    3590:	4990      	ldr	r1, [pc, #576]	; (37d4 <__svfscanf_r+0x6cc>)
    3592:	7813      	ldrb	r3, [r2, #0]
    3594:	6808      	ldr	r0, [r1, #0]
    3596:	18c2      	adds	r2, r0, r3
    3598:	7853      	ldrb	r3, [r2, #1]
    359a:	f003 0108 	and.w	r1, r3, #8
    359e:	b2c8      	uxtb	r0, r1
    35a0:	2800      	cmp	r0, #0
    35a2:	d14b      	bne.n	363c <__svfscanf_r+0x534>
    35a4:	f1ba 0f00 	cmp.w	sl, #0
    35a8:	d048      	beq.n	363c <__svfscanf_r+0x534>
    35aa:	f000 ff3f 	bl	442c <__locale_mb_cur_max>
    35ae:	4583      	cmp	fp, r0
    35b0:	f000 8169 	beq.w	3886 <__svfscanf_r+0x77e>
    35b4:	6823      	ldr	r3, [r4, #0]
    35b6:	6860      	ldr	r0, [r4, #4]
    35b8:	f813 1b01 	ldrb.w	r1, [r3], #1
    35bc:	aa0e      	add	r2, sp, #56	; 0x38
    35be:	6023      	str	r3, [r4, #0]
    35c0:	f802 100b 	strb.w	r1, [r2, fp]
    35c4:	ab0c      	add	r3, sp, #48	; 0x30
    35c6:	1e41      	subs	r1, r0, #1
    35c8:	f10b 0b01 	add.w	fp, fp, #1
    35cc:	6061      	str	r1, [r4, #4]
    35ce:	9300      	str	r3, [sp, #0]
    35d0:	4640      	mov	r0, r8
    35d2:	465b      	mov	r3, fp
    35d4:	4649      	mov	r1, r9
    35d6:	f001 f9c5 	bl	4964 <_mbrtowc_r>
    35da:	1c43      	adds	r3, r0, #1
    35dc:	f000 8153 	beq.w	3886 <__svfscanf_r+0x77e>
    35e0:	b910      	cbnz	r0, 35e8 <__svfscanf_r+0x4e0>
    35e2:	f8c9 0000 	str.w	r0, [r9]
    35e6:	e001      	b.n	35ec <__svfscanf_r+0x4e4>
    35e8:	3002      	adds	r0, #2
    35ea:	d01a      	beq.n	3622 <__svfscanf_r+0x51a>
    35ec:	f8d9 0000 	ldr.w	r0, [r9]
    35f0:	f000 fee8 	bl	43c4 <iswspace>
    35f4:	b160      	cbz	r0, 3610 <__svfscanf_r+0x508>
    35f6:	f1bb 0f00 	cmp.w	fp, #0
    35fa:	d01f      	beq.n	363c <__svfscanf_r+0x534>
    35fc:	f10b 3bff 	add.w	fp, fp, #4294967295
    3600:	a90e      	add	r1, sp, #56	; 0x38
    3602:	4640      	mov	r0, r8
    3604:	f811 100b 	ldrb.w	r1, [r1, fp]
    3608:	4622      	mov	r2, r4
    360a:	f001 ff9c 	bl	5546 <_ungetc_r>
    360e:	e7f2      	b.n	35f6 <__svfscanf_r+0x4ee>
    3610:	445e      	add	r6, fp
    3612:	f10a 3aff 	add.w	sl, sl, #4294967295
    3616:	b91f      	cbnz	r7, 3620 <__svfscanf_r+0x518>
    3618:	f109 0904 	add.w	r9, r9, #4
    361c:	46bb      	mov	fp, r7
    361e:	e000      	b.n	3622 <__svfscanf_r+0x51a>
    3620:	4683      	mov	fp, r0
    3622:	6862      	ldr	r2, [r4, #4]
    3624:	2a00      	cmp	r2, #0
    3626:	dcb2      	bgt.n	358e <__svfscanf_r+0x486>
    3628:	4640      	mov	r0, r8
    362a:	4621      	mov	r1, r4
    362c:	f001 fba5 	bl	4d7a <__srefill_r>
    3630:	2800      	cmp	r0, #0
    3632:	d0ac      	beq.n	358e <__svfscanf_r+0x486>
    3634:	f1bb 0f00 	cmp.w	fp, #0
    3638:	f040 8125 	bne.w	3886 <__svfscanf_r+0x77e>
    363c:	2f00      	cmp	r7, #0
    363e:	f47f ad7d 	bne.w	313c <__svfscanf_r+0x34>
    3642:	f8c9 7000 	str.w	r7, [r9]
    3646:	9f04      	ldr	r7, [sp, #16]
    3648:	1c78      	adds	r0, r7, #1
    364a:	9004      	str	r0, [sp, #16]
    364c:	e576      	b.n	313c <__svfscanf_r+0x34>
    364e:	f01b 0f10 	tst.w	fp, #16
    3652:	d01e      	beq.n	3692 <__svfscanf_r+0x58a>
    3654:	4a5f      	ldr	r2, [pc, #380]	; (37d4 <__svfscanf_r+0x6cc>)
    3656:	6820      	ldr	r0, [r4, #0]
    3658:	6813      	ldr	r3, [r2, #0]
    365a:	7807      	ldrb	r7, [r0, #0]
    365c:	19d9      	adds	r1, r3, r7
    365e:	784f      	ldrb	r7, [r1, #1]
    3660:	f007 0208 	and.w	r2, r7, #8
    3664:	b2d3      	uxtb	r3, r2
    3666:	2b00      	cmp	r3, #0
    3668:	f040 810b 	bne.w	3882 <__svfscanf_r+0x77a>
    366c:	6861      	ldr	r1, [r4, #4]
    366e:	f109 0901 	add.w	r9, r9, #1
    3672:	1e4f      	subs	r7, r1, #1
    3674:	3001      	adds	r0, #1
    3676:	45ca      	cmp	sl, r9
    3678:	6067      	str	r7, [r4, #4]
    367a:	6020      	str	r0, [r4, #0]
    367c:	f000 8101 	beq.w	3882 <__svfscanf_r+0x77a>
    3680:	2f00      	cmp	r7, #0
    3682:	dce7      	bgt.n	3654 <__svfscanf_r+0x54c>
    3684:	4640      	mov	r0, r8
    3686:	4621      	mov	r1, r4
    3688:	f001 fb77 	bl	4d7a <__srefill_r>
    368c:	2800      	cmp	r0, #0
    368e:	d0e1      	beq.n	3654 <__svfscanf_r+0x54c>
    3690:	e0f7      	b.n	3882 <__svfscanf_r+0x77a>
    3692:	f8d5 b000 	ldr.w	fp, [r5]
    3696:	f105 0904 	add.w	r9, r5, #4
    369a:	465d      	mov	r5, fp
    369c:	494d      	ldr	r1, [pc, #308]	; (37d4 <__svfscanf_r+0x6cc>)
    369e:	6820      	ldr	r0, [r4, #0]
    36a0:	680f      	ldr	r7, [r1, #0]
    36a2:	7803      	ldrb	r3, [r0, #0]
    36a4:	18fa      	adds	r2, r7, r3
    36a6:	7853      	ldrb	r3, [r2, #1]
    36a8:	f003 0108 	and.w	r1, r3, #8
    36ac:	b2cf      	uxtb	r7, r1
    36ae:	b9a7      	cbnz	r7, 36da <__svfscanf_r+0x5d2>
    36b0:	6862      	ldr	r2, [r4, #4]
    36b2:	1e53      	subs	r3, r2, #1
    36b4:	6063      	str	r3, [r4, #4]
    36b6:	f810 1b01 	ldrb.w	r1, [r0], #1
    36ba:	f805 1b01 	strb.w	r1, [r5], #1
    36be:	6020      	str	r0, [r4, #0]
    36c0:	eb0b 000a 	add.w	r0, fp, sl
    36c4:	42a8      	cmp	r0, r5
    36c6:	d008      	beq.n	36da <__svfscanf_r+0x5d2>
    36c8:	6867      	ldr	r7, [r4, #4]
    36ca:	2f00      	cmp	r7, #0
    36cc:	dce6      	bgt.n	369c <__svfscanf_r+0x594>
    36ce:	4640      	mov	r0, r8
    36d0:	4621      	mov	r1, r4
    36d2:	f001 fb52 	bl	4d7a <__srefill_r>
    36d6:	2800      	cmp	r0, #0
    36d8:	d0e0      	beq.n	369c <__svfscanf_r+0x594>
    36da:	2200      	movs	r2, #0
    36dc:	702a      	strb	r2, [r5, #0]
    36de:	ebcb 0505 	rsb	r5, fp, r5
    36e2:	1976      	adds	r6, r6, r5
    36e4:	9b04      	ldr	r3, [sp, #16]
    36e6:	1c59      	adds	r1, r3, #1
    36e8:	9104      	str	r1, [sp, #16]
    36ea:	464d      	mov	r5, r9
    36ec:	e526      	b.n	313c <__svfscanf_r+0x34>
    36ee:	f10a 33ff 	add.w	r3, sl, #4294967295
    36f2:	2b26      	cmp	r3, #38	; 0x26
    36f4:	bf86      	itte	hi
    36f6:	f1aa 0327 	subhi.w	r3, sl, #39	; 0x27
    36fa:	f04f 0a27 	movhi.w	sl, #39	; 0x27
    36fe:	2300      	movls	r3, #0
    3700:	2700      	movs	r7, #0
    3702:	f44b 6b58 	orr.w	fp, fp, #3456	; 0xd80
    3706:	9706      	str	r7, [sp, #24]
    3708:	f10d 0938 	add.w	r9, sp, #56	; 0x38
    370c:	6821      	ldr	r1, [r4, #0]
    370e:	780a      	ldrb	r2, [r1, #0]
    3710:	2a39      	cmp	r2, #57	; 0x39
    3712:	d809      	bhi.n	3728 <__svfscanf_r+0x620>
    3714:	2a38      	cmp	r2, #56	; 0x38
    3716:	d235      	bcs.n	3784 <__svfscanf_r+0x67c>
    3718:	2a30      	cmp	r2, #48	; 0x30
    371a:	d014      	beq.n	3746 <__svfscanf_r+0x63e>
    371c:	d82c      	bhi.n	3778 <__svfscanf_r+0x670>
    371e:	2a2b      	cmp	r2, #43	; 0x2b
    3720:	d03d      	beq.n	379e <__svfscanf_r+0x696>
    3722:	2a2d      	cmp	r2, #45	; 0x2d
    3724:	d164      	bne.n	37f0 <__svfscanf_r+0x6e8>
    3726:	e03a      	b.n	379e <__svfscanf_r+0x696>
    3728:	2a58      	cmp	r2, #88	; 0x58
    372a:	d03e      	beq.n	37aa <__svfscanf_r+0x6a2>
    372c:	d804      	bhi.n	3738 <__svfscanf_r+0x630>
    372e:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
    3732:	2805      	cmp	r0, #5
    3734:	d85c      	bhi.n	37f0 <__svfscanf_r+0x6e8>
    3736:	e02c      	b.n	3792 <__svfscanf_r+0x68a>
    3738:	2a61      	cmp	r2, #97	; 0x61
    373a:	d359      	bcc.n	37f0 <__svfscanf_r+0x6e8>
    373c:	2a66      	cmp	r2, #102	; 0x66
    373e:	d928      	bls.n	3792 <__svfscanf_r+0x68a>
    3740:	2a78      	cmp	r2, #120	; 0x78
    3742:	d155      	bne.n	37f0 <__svfscanf_r+0x6e8>
    3744:	e031      	b.n	37aa <__svfscanf_r+0x6a2>
    3746:	f41b 6f00 	tst.w	fp, #2048	; 0x800
    374a:	d039      	beq.n	37c0 <__svfscanf_r+0x6b8>
    374c:	9f02      	ldr	r7, [sp, #8]
    374e:	b91f      	cbnz	r7, 3758 <__svfscanf_r+0x650>
    3750:	2708      	movs	r7, #8
    3752:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
    3756:	9702      	str	r7, [sp, #8]
    3758:	f41b 6f80 	tst.w	fp, #1024	; 0x400
    375c:	d002      	beq.n	3764 <__svfscanf_r+0x65c>
    375e:	f42b 6bb0 	bic.w	fp, fp, #1408	; 0x580
    3762:	e02d      	b.n	37c0 <__svfscanf_r+0x6b8>
    3764:	f42b 7b60 	bic.w	fp, fp, #896	; 0x380
    3768:	b113      	cbz	r3, 3770 <__svfscanf_r+0x668>
    376a:	3b01      	subs	r3, #1
    376c:	f10a 0a01 	add.w	sl, sl, #1
    3770:	9f06      	ldr	r7, [sp, #24]
    3772:	3701      	adds	r7, #1
    3774:	9706      	str	r7, [sp, #24]
    3776:	e025      	b.n	37c4 <__svfscanf_r+0x6bc>
    3778:	9f02      	ldr	r7, [sp, #8]
    377a:	4817      	ldr	r0, [pc, #92]	; (37d8 <__svfscanf_r+0x6d0>)
    377c:	f930 0017 	ldrsh.w	r0, [r0, r7, lsl #1]
    3780:	9002      	str	r0, [sp, #8]
    3782:	e009      	b.n	3798 <__svfscanf_r+0x690>
    3784:	9f02      	ldr	r7, [sp, #8]
    3786:	4814      	ldr	r0, [pc, #80]	; (37d8 <__svfscanf_r+0x6d0>)
    3788:	f930 0017 	ldrsh.w	r0, [r0, r7, lsl #1]
    378c:	9002      	str	r0, [sp, #8]
    378e:	2808      	cmp	r0, #8
    3790:	e001      	b.n	3796 <__svfscanf_r+0x68e>
    3792:	9f02      	ldr	r7, [sp, #8]
    3794:	2f0a      	cmp	r7, #10
    3796:	dd2b      	ble.n	37f0 <__svfscanf_r+0x6e8>
    3798:	f42b 6b38 	bic.w	fp, fp, #2944	; 0xb80
    379c:	e010      	b.n	37c0 <__svfscanf_r+0x6b8>
    379e:	f01b 0f80 	tst.w	fp, #128	; 0x80
    37a2:	d025      	beq.n	37f0 <__svfscanf_r+0x6e8>
    37a4:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
    37a8:	e00a      	b.n	37c0 <__svfscanf_r+0x6b8>
    37aa:	f40b 60c0 	and.w	r0, fp, #1536	; 0x600
    37ae:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    37b2:	d11d      	bne.n	37f0 <__svfscanf_r+0x6e8>
    37b4:	f42b 7c00 	bic.w	ip, fp, #512	; 0x200
    37b8:	2710      	movs	r7, #16
    37ba:	f44c 6ba0 	orr.w	fp, ip, #1280	; 0x500
    37be:	9702      	str	r7, [sp, #8]
    37c0:	f809 2b01 	strb.w	r2, [r9], #1
    37c4:	6862      	ldr	r2, [r4, #4]
    37c6:	1e50      	subs	r0, r2, #1
    37c8:	2800      	cmp	r0, #0
    37ca:	6060      	str	r0, [r4, #4]
    37cc:	dd06      	ble.n	37dc <__svfscanf_r+0x6d4>
    37ce:	3101      	adds	r1, #1
    37d0:	6021      	str	r1, [r4, #0]
    37d2:	e00a      	b.n	37ea <__svfscanf_r+0x6e2>
    37d4:	20000480 	.word	0x20000480
    37d8:	00005fe8 	.word	0x00005fe8
    37dc:	4640      	mov	r0, r8
    37de:	4621      	mov	r1, r4
    37e0:	9303      	str	r3, [sp, #12]
    37e2:	f001 faca 	bl	4d7a <__srefill_r>
    37e6:	9b03      	ldr	r3, [sp, #12]
    37e8:	b910      	cbnz	r0, 37f0 <__svfscanf_r+0x6e8>
    37ea:	f1ba 0a01 	subs.w	sl, sl, #1
    37ee:	d18d      	bne.n	370c <__svfscanf_r+0x604>
    37f0:	f41b 7f80 	tst.w	fp, #256	; 0x100
    37f4:	d00e      	beq.n	3814 <__svfscanf_r+0x70c>
    37f6:	aa0e      	add	r2, sp, #56	; 0x38
    37f8:	4591      	cmp	r9, r2
    37fa:	d908      	bls.n	380e <__svfscanf_r+0x706>
    37fc:	f819 1c01 	ldrb.w	r1, [r9, #-1]
    3800:	4640      	mov	r0, r8
    3802:	4622      	mov	r2, r4
    3804:	f001 fe9f 	bl	5546 <_ungetc_r>
    3808:	f109 3aff 	add.w	sl, r9, #4294967295
    380c:	46d1      	mov	r9, sl
    380e:	a80e      	add	r0, sp, #56	; 0x38
    3810:	4581      	cmp	r9, r0
    3812:	d046      	beq.n	38a2 <__svfscanf_r+0x79a>
    3814:	f01b 0210 	ands.w	r2, fp, #16
    3818:	d12e      	bne.n	3878 <__svfscanf_r+0x770>
    381a:	9b02      	ldr	r3, [sp, #8]
    381c:	9f05      	ldr	r7, [sp, #20]
    381e:	f889 2000 	strb.w	r2, [r9]
    3822:	4640      	mov	r0, r8
    3824:	a90e      	add	r1, sp, #56	; 0x38
    3826:	47b8      	blx	r7
    3828:	f01b 0f20 	tst.w	fp, #32
    382c:	f105 0304 	add.w	r3, r5, #4
    3830:	d11c      	bne.n	386c <__svfscanf_r+0x764>
    3832:	f01b 0f04 	tst.w	fp, #4
    3836:	d002      	beq.n	383e <__svfscanf_r+0x736>
    3838:	682d      	ldr	r5, [r5, #0]
    383a:	8028      	strh	r0, [r5, #0]
    383c:	e018      	b.n	3870 <__svfscanf_r+0x768>
    383e:	f01b 0201 	ands.w	r2, fp, #1
    3842:	d113      	bne.n	386c <__svfscanf_r+0x764>
    3844:	f01b 0f02 	tst.w	fp, #2
    3848:	d010      	beq.n	386c <__svfscanf_r+0x764>
    384a:	4b19      	ldr	r3, [pc, #100]	; (38b0 <__svfscanf_r+0x7a8>)
    384c:	9f05      	ldr	r7, [sp, #20]
    384e:	429f      	cmp	r7, r3
    3850:	4640      	mov	r0, r8
    3852:	a90e      	add	r1, sp, #56	; 0x38
    3854:	9b02      	ldr	r3, [sp, #8]
    3856:	d102      	bne.n	385e <__svfscanf_r+0x756>
    3858:	f001 fd8a 	bl	5370 <_strtoull_r>
    385c:	e001      	b.n	3862 <__svfscanf_r+0x75a>
    385e:	f001 fc33 	bl	50c8 <_strtoll_r>
    3862:	682a      	ldr	r2, [r5, #0]
    3864:	3504      	adds	r5, #4
    3866:	e882 0003 	stmia.w	r2, {r0, r1}
    386a:	e002      	b.n	3872 <__svfscanf_r+0x76a>
    386c:	6829      	ldr	r1, [r5, #0]
    386e:	6008      	str	r0, [r1, #0]
    3870:	461d      	mov	r5, r3
    3872:	9804      	ldr	r0, [sp, #16]
    3874:	1c43      	adds	r3, r0, #1
    3876:	9304      	str	r3, [sp, #16]
    3878:	af0e      	add	r7, sp, #56	; 0x38
    387a:	9a06      	ldr	r2, [sp, #24]
    387c:	ebc7 0909 	rsb	r9, r7, r9
    3880:	4491      	add	r9, r2
    3882:	444e      	add	r6, r9
    3884:	e45a      	b.n	313c <__svfscanf_r+0x34>
    3886:	f000 fa12 	bl	3cae <__sfp_lock_release>
    388a:	9f04      	ldr	r7, [sp, #16]
    388c:	b91f      	cbnz	r7, 3896 <__svfscanf_r+0x78e>
    388e:	f04f 37ff 	mov.w	r7, #4294967295
    3892:	9704      	str	r7, [sp, #16]
    3894:	e007      	b.n	38a6 <__svfscanf_r+0x79e>
    3896:	89a1      	ldrh	r1, [r4, #12]
    3898:	f001 0240 	and.w	r2, r1, #64	; 0x40
    389c:	b210      	sxth	r0, r2
    389e:	b110      	cbz	r0, 38a6 <__svfscanf_r+0x79e>
    38a0:	e7f5      	b.n	388e <__svfscanf_r+0x786>
    38a2:	f000 fa04 	bl	3cae <__sfp_lock_release>
    38a6:	9804      	ldr	r0, [sp, #16]
    38a8:	b059      	add	sp, #356	; 0x164
    38aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    38ae:	bf00      	nop
    38b0:	00005259 	.word	0x00005259

000038b4 <_vfscanf_r>:
    38b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    38b8:	4688      	mov	r8, r1
    38ba:	4617      	mov	r7, r2
    38bc:	461e      	mov	r6, r3
    38be:	4604      	mov	r4, r0
    38c0:	b118      	cbz	r0, 38ca <_vfscanf_r+0x16>
    38c2:	6b85      	ldr	r5, [r0, #56]	; 0x38
    38c4:	b90d      	cbnz	r5, 38ca <_vfscanf_r+0x16>
    38c6:	f000 f98d 	bl	3be4 <__sinit>
    38ca:	4620      	mov	r0, r4
    38cc:	4641      	mov	r1, r8
    38ce:	463a      	mov	r2, r7
    38d0:	4633      	mov	r3, r6
    38d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    38d6:	f7ff bc17 	b.w	3108 <__svfscanf_r>

000038da <__svfscanf>:
    38da:	b530      	push	{r4, r5, lr}
    38dc:	4613      	mov	r3, r2
    38de:	4a05      	ldr	r2, [pc, #20]	; (38f4 <__svfscanf+0x1a>)
    38e0:	4605      	mov	r5, r0
    38e2:	460c      	mov	r4, r1
    38e4:	6810      	ldr	r0, [r2, #0]
    38e6:	4629      	mov	r1, r5
    38e8:	4622      	mov	r2, r4
    38ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    38ee:	f7ff bc0b 	b.w	3108 <__svfscanf_r>
    38f2:	bf00      	nop
    38f4:	20000050 	.word	0x20000050

000038f8 <vfscanf>:
    38f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    38fc:	4c08      	ldr	r4, [pc, #32]	; (3920 <vfscanf+0x28>)
    38fe:	4680      	mov	r8, r0
    3900:	6820      	ldr	r0, [r4, #0]
    3902:	460f      	mov	r7, r1
    3904:	4616      	mov	r6, r2
    3906:	b118      	cbz	r0, 3910 <vfscanf+0x18>
    3908:	6b85      	ldr	r5, [r0, #56]	; 0x38
    390a:	b90d      	cbnz	r5, 3910 <vfscanf+0x18>
    390c:	f000 f96a 	bl	3be4 <__sinit>
    3910:	6820      	ldr	r0, [r4, #0]
    3912:	4641      	mov	r1, r8
    3914:	463a      	mov	r2, r7
    3916:	4633      	mov	r3, r6
    3918:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    391c:	f7ff bbf4 	b.w	3108 <__svfscanf_r>
    3920:	20000050 	.word	0x20000050

00003924 <__swsetup_r>:
    3924:	b538      	push	{r3, r4, r5, lr}
    3926:	4b2c      	ldr	r3, [pc, #176]	; (39d8 <__swsetup_r+0xb4>)
    3928:	4605      	mov	r5, r0
    392a:	6818      	ldr	r0, [r3, #0]
    392c:	460c      	mov	r4, r1
    392e:	b118      	cbz	r0, 3938 <__swsetup_r+0x14>
    3930:	6b82      	ldr	r2, [r0, #56]	; 0x38
    3932:	b90a      	cbnz	r2, 3938 <__swsetup_r+0x14>
    3934:	f000 f956 	bl	3be4 <__sinit>
    3938:	89a0      	ldrh	r0, [r4, #12]
    393a:	f000 0108 	and.w	r1, r0, #8
    393e:	b20b      	sxth	r3, r1
    3940:	bb0b      	cbnz	r3, 3986 <__swsetup_r+0x62>
    3942:	f000 0210 	and.w	r2, r0, #16
    3946:	b211      	sxth	r1, r2
    3948:	b911      	cbnz	r1, 3950 <__swsetup_r+0x2c>
    394a:	f04f 30ff 	mov.w	r0, #4294967295
    394e:	bd38      	pop	{r3, r4, r5, pc}
    3950:	f000 0004 	and.w	r0, r0, #4
    3954:	b203      	sxth	r3, r0
    3956:	b193      	cbz	r3, 397e <__swsetup_r+0x5a>
    3958:	6b21      	ldr	r1, [r4, #48]	; 0x30
    395a:	b141      	cbz	r1, 396e <__swsetup_r+0x4a>
    395c:	f104 0240 	add.w	r2, r4, #64	; 0x40
    3960:	4291      	cmp	r1, r2
    3962:	d002      	beq.n	396a <__swsetup_r+0x46>
    3964:	4628      	mov	r0, r5
    3966:	f000 fad9 	bl	3f1c <_free_r>
    396a:	2100      	movs	r1, #0
    396c:	6321      	str	r1, [r4, #48]	; 0x30
    396e:	89a0      	ldrh	r0, [r4, #12]
    3970:	6921      	ldr	r1, [r4, #16]
    3972:	f020 0324 	bic.w	r3, r0, #36	; 0x24
    3976:	2200      	movs	r2, #0
    3978:	81a3      	strh	r3, [r4, #12]
    397a:	6062      	str	r2, [r4, #4]
    397c:	6021      	str	r1, [r4, #0]
    397e:	89a0      	ldrh	r0, [r4, #12]
    3980:	f040 0308 	orr.w	r3, r0, #8
    3984:	81a3      	strh	r3, [r4, #12]
    3986:	6922      	ldr	r2, [r4, #16]
    3988:	b94a      	cbnz	r2, 399e <__swsetup_r+0x7a>
    398a:	89a1      	ldrh	r1, [r4, #12]
    398c:	f401 7020 	and.w	r0, r1, #640	; 0x280
    3990:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    3994:	d003      	beq.n	399e <__swsetup_r+0x7a>
    3996:	4628      	mov	r0, r5
    3998:	4621      	mov	r1, r4
    399a:	f000 fd65 	bl	4468 <__smakebuf_r>
    399e:	89a3      	ldrh	r3, [r4, #12]
    39a0:	f013 0201 	ands.w	r2, r3, #1
    39a4:	d005      	beq.n	39b2 <__swsetup_r+0x8e>
    39a6:	6961      	ldr	r1, [r4, #20]
    39a8:	2200      	movs	r2, #0
    39aa:	4248      	negs	r0, r1
    39ac:	60a2      	str	r2, [r4, #8]
    39ae:	61a0      	str	r0, [r4, #24]
    39b0:	e007      	b.n	39c2 <__swsetup_r+0x9e>
    39b2:	f003 0102 	and.w	r1, r3, #2
    39b6:	b208      	sxth	r0, r1
    39b8:	b908      	cbnz	r0, 39be <__swsetup_r+0x9a>
    39ba:	6963      	ldr	r3, [r4, #20]
    39bc:	e000      	b.n	39c0 <__swsetup_r+0x9c>
    39be:	4613      	mov	r3, r2
    39c0:	60a3      	str	r3, [r4, #8]
    39c2:	6923      	ldr	r3, [r4, #16]
    39c4:	b933      	cbnz	r3, 39d4 <__swsetup_r+0xb0>
    39c6:	89a2      	ldrh	r2, [r4, #12]
    39c8:	f002 0180 	and.w	r1, r2, #128	; 0x80
    39cc:	b208      	sxth	r0, r1
    39ce:	2800      	cmp	r0, #0
    39d0:	d1bb      	bne.n	394a <__swsetup_r+0x26>
    39d2:	bd38      	pop	{r3, r4, r5, pc}
    39d4:	2000      	movs	r0, #0
    39d6:	bd38      	pop	{r3, r4, r5, pc}
    39d8:	20000050 	.word	0x20000050

000039dc <register_fini>:
    39dc:	4b02      	ldr	r3, [pc, #8]	; (39e8 <register_fini+0xc>)
    39de:	b113      	cbz	r3, 39e6 <register_fini+0xa>
    39e0:	4802      	ldr	r0, [pc, #8]	; (39ec <register_fini+0x10>)
    39e2:	f000 b805 	b.w	39f0 <atexit>
    39e6:	4770      	bx	lr
    39e8:	00000000 	.word	0x00000000
    39ec:	000025ed 	.word	0x000025ed

000039f0 <atexit>:
    39f0:	4601      	mov	r1, r0
    39f2:	2000      	movs	r0, #0
    39f4:	4602      	mov	r2, r0
    39f6:	4603      	mov	r3, r0
    39f8:	f7fe bdaa 	b.w	2550 <__register_exitproc>

000039fc <_fflush_r>:
    39fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3a00:	460c      	mov	r4, r1
    3a02:	4605      	mov	r5, r0
    3a04:	b118      	cbz	r0, 3a0e <_fflush_r+0x12>
    3a06:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3a08:	b90b      	cbnz	r3, 3a0e <_fflush_r+0x12>
    3a0a:	f000 f8eb 	bl	3be4 <__sinit>
    3a0e:	89a2      	ldrh	r2, [r4, #12]
    3a10:	b332      	cbz	r2, 3a60 <_fflush_r+0x64>
    3a12:	f002 0008 	and.w	r0, r2, #8
    3a16:	b201      	sxth	r1, r0
    3a18:	2900      	cmp	r1, #0
    3a1a:	d162      	bne.n	3ae2 <_fflush_r+0xe6>
    3a1c:	6861      	ldr	r1, [r4, #4]
    3a1e:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
    3a22:	2900      	cmp	r1, #0
    3a24:	81a0      	strh	r0, [r4, #12]
    3a26:	dc02      	bgt.n	3a2e <_fflush_r+0x32>
    3a28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3a2a:	2b00      	cmp	r3, #0
    3a2c:	dd18      	ble.n	3a60 <_fflush_r+0x64>
    3a2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3a30:	b1b6      	cbz	r6, 3a60 <_fflush_r+0x64>
    3a32:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
    3a36:	2000      	movs	r0, #0
    3a38:	b212      	sxth	r2, r2
    3a3a:	682f      	ldr	r7, [r5, #0]
    3a3c:	6028      	str	r0, [r5, #0]
    3a3e:	b10a      	cbz	r2, 3a44 <_fflush_r+0x48>
    3a40:	6d22      	ldr	r2, [r4, #80]	; 0x50
    3a42:	e010      	b.n	3a66 <_fflush_r+0x6a>
    3a44:	2301      	movs	r3, #1
    3a46:	4628      	mov	r0, r5
    3a48:	69e1      	ldr	r1, [r4, #28]
    3a4a:	47b0      	blx	r6
    3a4c:	4602      	mov	r2, r0
    3a4e:	3001      	adds	r0, #1
    3a50:	d109      	bne.n	3a66 <_fflush_r+0x6a>
    3a52:	6829      	ldr	r1, [r5, #0]
    3a54:	b139      	cbz	r1, 3a66 <_fflush_r+0x6a>
    3a56:	291d      	cmp	r1, #29
    3a58:	d001      	beq.n	3a5e <_fflush_r+0x62>
    3a5a:	2916      	cmp	r1, #22
    3a5c:	d14f      	bne.n	3afe <_fflush_r+0x102>
    3a5e:	602f      	str	r7, [r5, #0]
    3a60:	2000      	movs	r0, #0
    3a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3a66:	89a6      	ldrh	r6, [r4, #12]
    3a68:	f006 0104 	and.w	r1, r6, #4
    3a6c:	b20b      	sxth	r3, r1
    3a6e:	b12b      	cbz	r3, 3a7c <_fflush_r+0x80>
    3a70:	6860      	ldr	r0, [r4, #4]
    3a72:	6b26      	ldr	r6, [r4, #48]	; 0x30
    3a74:	1a12      	subs	r2, r2, r0
    3a76:	b10e      	cbz	r6, 3a7c <_fflush_r+0x80>
    3a78:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    3a7a:	1a52      	subs	r2, r2, r1
    3a7c:	69e1      	ldr	r1, [r4, #28]
    3a7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3a80:	2300      	movs	r3, #0
    3a82:	4628      	mov	r0, r5
    3a84:	47b0      	blx	r6
    3a86:	1c41      	adds	r1, r0, #1
    3a88:	d105      	bne.n	3a96 <_fflush_r+0x9a>
    3a8a:	682a      	ldr	r2, [r5, #0]
    3a8c:	b11a      	cbz	r2, 3a96 <_fflush_r+0x9a>
    3a8e:	2a1d      	cmp	r2, #29
    3a90:	d001      	beq.n	3a96 <_fflush_r+0x9a>
    3a92:	2a16      	cmp	r2, #22
    3a94:	d11f      	bne.n	3ad6 <_fflush_r+0xda>
    3a96:	89a3      	ldrh	r3, [r4, #12]
    3a98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    3a9c:	2100      	movs	r1, #0
    3a9e:	81a2      	strh	r2, [r4, #12]
    3aa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    3aa4:	6922      	ldr	r2, [r4, #16]
    3aa6:	6061      	str	r1, [r4, #4]
    3aa8:	b219      	sxth	r1, r3
    3aaa:	6022      	str	r2, [r4, #0]
    3aac:	b121      	cbz	r1, 3ab8 <_fflush_r+0xbc>
    3aae:	1c42      	adds	r2, r0, #1
    3ab0:	d101      	bne.n	3ab6 <_fflush_r+0xba>
    3ab2:	682a      	ldr	r2, [r5, #0]
    3ab4:	b902      	cbnz	r2, 3ab8 <_fflush_r+0xbc>
    3ab6:	6520      	str	r0, [r4, #80]	; 0x50
    3ab8:	6b21      	ldr	r1, [r4, #48]	; 0x30
    3aba:	602f      	str	r7, [r5, #0]
    3abc:	2900      	cmp	r1, #0
    3abe:	d0cf      	beq.n	3a60 <_fflush_r+0x64>
    3ac0:	f104 0040 	add.w	r0, r4, #64	; 0x40
    3ac4:	4281      	cmp	r1, r0
    3ac6:	d002      	beq.n	3ace <_fflush_r+0xd2>
    3ac8:	4628      	mov	r0, r5
    3aca:	f000 fa27 	bl	3f1c <_free_r>
    3ace:	2000      	movs	r0, #0
    3ad0:	6320      	str	r0, [r4, #48]	; 0x30
    3ad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3ad6:	89a3      	ldrh	r3, [r4, #12]
    3ad8:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    3adc:	81a1      	strh	r1, [r4, #12]
    3ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3ae2:	6926      	ldr	r6, [r4, #16]
    3ae4:	2e00      	cmp	r6, #0
    3ae6:	d0bb      	beq.n	3a60 <_fflush_r+0x64>
    3ae8:	0792      	lsls	r2, r2, #30
    3aea:	6823      	ldr	r3, [r4, #0]
    3aec:	bf08      	it	eq
    3aee:	6962      	ldreq	r2, [r4, #20]
    3af0:	6026      	str	r6, [r4, #0]
    3af2:	bf18      	it	ne
    3af4:	2200      	movne	r2, #0
    3af6:	ebc6 0803 	rsb	r8, r6, r3
    3afa:	60a2      	str	r2, [r4, #8]
    3afc:	e012      	b.n	3b24 <_fflush_r+0x128>
    3afe:	89a3      	ldrh	r3, [r4, #12]
    3b00:	f043 0040 	orr.w	r0, r3, #64	; 0x40
    3b04:	81a0      	strh	r0, [r4, #12]
    3b06:	f04f 30ff 	mov.w	r0, #4294967295
    3b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3b0e:	6a67      	ldr	r7, [r4, #36]	; 0x24
    3b10:	69e1      	ldr	r1, [r4, #28]
    3b12:	4628      	mov	r0, r5
    3b14:	4632      	mov	r2, r6
    3b16:	4643      	mov	r3, r8
    3b18:	47b8      	blx	r7
    3b1a:	2800      	cmp	r0, #0
    3b1c:	ddef      	ble.n	3afe <_fflush_r+0x102>
    3b1e:	1836      	adds	r6, r6, r0
    3b20:	ebc0 0808 	rsb	r8, r0, r8
    3b24:	f1b8 0f00 	cmp.w	r8, #0
    3b28:	dcf1      	bgt.n	3b0e <_fflush_r+0x112>
    3b2a:	e799      	b.n	3a60 <_fflush_r+0x64>

00003b2c <fflush>:
    3b2c:	4601      	mov	r1, r0
    3b2e:	b920      	cbnz	r0, 3b3a <fflush+0xe>
    3b30:	4804      	ldr	r0, [pc, #16]	; (3b44 <fflush+0x18>)
    3b32:	4905      	ldr	r1, [pc, #20]	; (3b48 <fflush+0x1c>)
    3b34:	6800      	ldr	r0, [r0, #0]
    3b36:	f000 bc23 	b.w	4380 <_fwalk_reent>
    3b3a:	4b04      	ldr	r3, [pc, #16]	; (3b4c <fflush+0x20>)
    3b3c:	6818      	ldr	r0, [r3, #0]
    3b3e:	f7ff bf5d 	b.w	39fc <_fflush_r>
    3b42:	bf00      	nop
    3b44:	00005fa0 	.word	0x00005fa0
    3b48:	000039fd 	.word	0x000039fd
    3b4c:	20000050 	.word	0x20000050

00003b50 <__fp_lock>:
    3b50:	2000      	movs	r0, #0
    3b52:	4770      	bx	lr

00003b54 <__fp_unlock>:
    3b54:	2000      	movs	r0, #0
    3b56:	4770      	bx	lr

00003b58 <_cleanup_r>:
    3b58:	4901      	ldr	r1, [pc, #4]	; (3b60 <_cleanup_r+0x8>)
    3b5a:	f000 bbf0 	b.w	433e <_fwalk>
    3b5e:	bf00      	nop
    3b60:	0000585d 	.word	0x0000585d

00003b64 <std.isra.0>:
    3b64:	2300      	movs	r3, #0
    3b66:	b510      	push	{r4, lr}
    3b68:	4604      	mov	r4, r0
    3b6a:	6003      	str	r3, [r0, #0]
    3b6c:	6043      	str	r3, [r0, #4]
    3b6e:	6083      	str	r3, [r0, #8]
    3b70:	8181      	strh	r1, [r0, #12]
    3b72:	6643      	str	r3, [r0, #100]	; 0x64
    3b74:	81c2      	strh	r2, [r0, #14]
    3b76:	6103      	str	r3, [r0, #16]
    3b78:	6143      	str	r3, [r0, #20]
    3b7a:	6183      	str	r3, [r0, #24]
    3b7c:	4619      	mov	r1, r3
    3b7e:	2208      	movs	r2, #8
    3b80:	f100 005c 	add.w	r0, r0, #92	; 0x5c
    3b84:	f7fe fd8e 	bl	26a4 <memset>
    3b88:	4804      	ldr	r0, [pc, #16]	; (3b9c <std.isra.0+0x38>)
    3b8a:	4905      	ldr	r1, [pc, #20]	; (3ba0 <std.isra.0+0x3c>)
    3b8c:	4a05      	ldr	r2, [pc, #20]	; (3ba4 <std.isra.0+0x40>)
    3b8e:	4b06      	ldr	r3, [pc, #24]	; (3ba8 <std.isra.0+0x44>)
    3b90:	61e4      	str	r4, [r4, #28]
    3b92:	6220      	str	r0, [r4, #32]
    3b94:	6261      	str	r1, [r4, #36]	; 0x24
    3b96:	62a2      	str	r2, [r4, #40]	; 0x28
    3b98:	62e3      	str	r3, [r4, #44]	; 0x2c
    3b9a:	bd10      	pop	{r4, pc}
    3b9c:	00004eed 	.word	0x00004eed
    3ba0:	00004f13 	.word	0x00004f13
    3ba4:	00004f4f 	.word	0x00004f4f
    3ba8:	00004f73 	.word	0x00004f73

00003bac <__sfmoreglue>:
    3bac:	b570      	push	{r4, r5, r6, lr}
    3bae:	2568      	movs	r5, #104	; 0x68
    3bb0:	434d      	muls	r5, r1
    3bb2:	460e      	mov	r6, r1
    3bb4:	f105 010c 	add.w	r1, r5, #12
    3bb8:	f000 fcd2 	bl	4560 <_malloc_r>
    3bbc:	4604      	mov	r4, r0
    3bbe:	b140      	cbz	r0, 3bd2 <__sfmoreglue+0x26>
    3bc0:	f100 000c 	add.w	r0, r0, #12
    3bc4:	2100      	movs	r1, #0
    3bc6:	e884 0042 	stmia.w	r4, {r1, r6}
    3bca:	60a0      	str	r0, [r4, #8]
    3bcc:	462a      	mov	r2, r5
    3bce:	f7fe fd69 	bl	26a4 <memset>
    3bd2:	4620      	mov	r0, r4
    3bd4:	bd70      	pop	{r4, r5, r6, pc}

00003bd6 <_cleanup>:
    3bd6:	4b02      	ldr	r3, [pc, #8]	; (3be0 <_cleanup+0xa>)
    3bd8:	6818      	ldr	r0, [r3, #0]
    3bda:	f7ff bfbd 	b.w	3b58 <_cleanup_r>
    3bde:	bf00      	nop
    3be0:	00005fa0 	.word	0x00005fa0

00003be4 <__sinit>:
    3be4:	b538      	push	{r3, r4, r5, lr}
    3be6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3be8:	4604      	mov	r4, r0
    3bea:	b9eb      	cbnz	r3, 3c28 <__sinit+0x44>
    3bec:	4a0f      	ldr	r2, [pc, #60]	; (3c2c <__sinit+0x48>)
    3bee:	f8c0 32e0 	str.w	r3, [r0, #736]	; 0x2e0
    3bf2:	2501      	movs	r5, #1
    3bf4:	63c2      	str	r2, [r0, #60]	; 0x3c
    3bf6:	6385      	str	r5, [r0, #56]	; 0x38
    3bf8:	f504 713b 	add.w	r1, r4, #748	; 0x2ec
    3bfc:	2003      	movs	r0, #3
    3bfe:	461a      	mov	r2, r3
    3c00:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
    3c04:	f8c4 12e8 	str.w	r1, [r4, #744]	; 0x2e8
    3c08:	6860      	ldr	r0, [r4, #4]
    3c0a:	2104      	movs	r1, #4
    3c0c:	f7ff ffaa 	bl	3b64 <std.isra.0>
    3c10:	68a0      	ldr	r0, [r4, #8]
    3c12:	2109      	movs	r1, #9
    3c14:	462a      	mov	r2, r5
    3c16:	f7ff ffa5 	bl	3b64 <std.isra.0>
    3c1a:	68e0      	ldr	r0, [r4, #12]
    3c1c:	2112      	movs	r1, #18
    3c1e:	2202      	movs	r2, #2
    3c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    3c24:	f7ff bf9e 	b.w	3b64 <std.isra.0>
    3c28:	bd38      	pop	{r3, r4, r5, pc}
    3c2a:	bf00      	nop
    3c2c:	00003b59 	.word	0x00003b59

00003c30 <__sfp>:
    3c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c32:	4b1d      	ldr	r3, [pc, #116]	; (3ca8 <__sfp+0x78>)
    3c34:	681e      	ldr	r6, [r3, #0]
    3c36:	4607      	mov	r7, r0
    3c38:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    3c3a:	b910      	cbnz	r0, 3c42 <__sfp+0x12>
    3c3c:	4630      	mov	r0, r6
    3c3e:	f7ff ffd1 	bl	3be4 <__sinit>
    3c42:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
    3c46:	68b4      	ldr	r4, [r6, #8]
    3c48:	6871      	ldr	r1, [r6, #4]
    3c4a:	3901      	subs	r1, #1
    3c4c:	d404      	bmi.n	3c58 <__sfp+0x28>
    3c4e:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    3c52:	b185      	cbz	r5, 3c76 <__sfp+0x46>
    3c54:	3468      	adds	r4, #104	; 0x68
    3c56:	e7f8      	b.n	3c4a <__sfp+0x1a>
    3c58:	6832      	ldr	r2, [r6, #0]
    3c5a:	b10a      	cbz	r2, 3c60 <__sfp+0x30>
    3c5c:	6836      	ldr	r6, [r6, #0]
    3c5e:	e7f2      	b.n	3c46 <__sfp+0x16>
    3c60:	4638      	mov	r0, r7
    3c62:	2104      	movs	r1, #4
    3c64:	f7ff ffa2 	bl	3bac <__sfmoreglue>
    3c68:	6030      	str	r0, [r6, #0]
    3c6a:	2800      	cmp	r0, #0
    3c6c:	d1f6      	bne.n	3c5c <__sfp+0x2c>
    3c6e:	240c      	movs	r4, #12
    3c70:	603c      	str	r4, [r7, #0]
    3c72:	4604      	mov	r4, r0
    3c74:	e015      	b.n	3ca2 <__sfp+0x72>
    3c76:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3c7a:	2001      	movs	r0, #1
    3c7c:	81a0      	strh	r0, [r4, #12]
    3c7e:	81e3      	strh	r3, [r4, #14]
    3c80:	6665      	str	r5, [r4, #100]	; 0x64
    3c82:	6025      	str	r5, [r4, #0]
    3c84:	60a5      	str	r5, [r4, #8]
    3c86:	6065      	str	r5, [r4, #4]
    3c88:	6125      	str	r5, [r4, #16]
    3c8a:	6165      	str	r5, [r4, #20]
    3c8c:	61a5      	str	r5, [r4, #24]
    3c8e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    3c92:	4629      	mov	r1, r5
    3c94:	2208      	movs	r2, #8
    3c96:	f7fe fd05 	bl	26a4 <memset>
    3c9a:	6325      	str	r5, [r4, #48]	; 0x30
    3c9c:	6365      	str	r5, [r4, #52]	; 0x34
    3c9e:	6465      	str	r5, [r4, #68]	; 0x44
    3ca0:	64a5      	str	r5, [r4, #72]	; 0x48
    3ca2:	4620      	mov	r0, r4
    3ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ca6:	bf00      	nop
    3ca8:	00005fa0 	.word	0x00005fa0

00003cac <__sfp_lock_acquire>:
    3cac:	4770      	bx	lr

00003cae <__sfp_lock_release>:
    3cae:	4770      	bx	lr

00003cb0 <__sinit_lock_acquire>:
    3cb0:	4770      	bx	lr

00003cb2 <__sinit_lock_release>:
    3cb2:	4770      	bx	lr

00003cb4 <__fp_lock_all>:
    3cb4:	4b02      	ldr	r3, [pc, #8]	; (3cc0 <__fp_lock_all+0xc>)
    3cb6:	4903      	ldr	r1, [pc, #12]	; (3cc4 <__fp_lock_all+0x10>)
    3cb8:	6818      	ldr	r0, [r3, #0]
    3cba:	f000 bb40 	b.w	433e <_fwalk>
    3cbe:	bf00      	nop
    3cc0:	20000050 	.word	0x20000050
    3cc4:	00003b51 	.word	0x00003b51

00003cc8 <__fp_unlock_all>:
    3cc8:	4b02      	ldr	r3, [pc, #8]	; (3cd4 <__fp_unlock_all+0xc>)
    3cca:	4903      	ldr	r1, [pc, #12]	; (3cd8 <__fp_unlock_all+0x10>)
    3ccc:	6818      	ldr	r0, [r3, #0]
    3cce:	f000 bb36 	b.w	433e <_fwalk>
    3cd2:	bf00      	nop
    3cd4:	20000050 	.word	0x20000050
    3cd8:	00003b55 	.word	0x00003b55

00003cdc <_fputwc_r>:
    3cdc:	8993      	ldrh	r3, [r2, #12]
    3cde:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3ce2:	4614      	mov	r4, r2
    3ce4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
    3ce8:	4680      	mov	r8, r0
    3cea:	b210      	sxth	r0, r2
    3cec:	460e      	mov	r6, r1
    3cee:	b930      	cbnz	r0, 3cfe <_fputwc_r+0x22>
    3cf0:	6e67      	ldr	r7, [r4, #100]	; 0x64
    3cf2:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
    3cf6:	f447 5300 	orr.w	r3, r7, #8192	; 0x2000
    3cfa:	81a1      	strh	r1, [r4, #12]
    3cfc:	6663      	str	r3, [r4, #100]	; 0x64
    3cfe:	f000 fb95 	bl	442c <__locale_mb_cur_max>
    3d02:	2801      	cmp	r0, #1
    3d04:	d106      	bne.n	3d14 <_fputwc_r+0x38>
    3d06:	b12e      	cbz	r6, 3d14 <_fputwc_r+0x38>
    3d08:	2eff      	cmp	r6, #255	; 0xff
    3d0a:	d803      	bhi.n	3d14 <_fputwc_r+0x38>
    3d0c:	f88d 6004 	strb.w	r6, [sp, #4]
    3d10:	4607      	mov	r7, r0
    3d12:	e00f      	b.n	3d34 <_fputwc_r+0x58>
    3d14:	4632      	mov	r2, r6
    3d16:	4640      	mov	r0, r8
    3d18:	a901      	add	r1, sp, #4
    3d1a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
    3d1e:	f001 fce3 	bl	56e8 <_wcrtomb_r>
    3d22:	1c42      	adds	r2, r0, #1
    3d24:	4607      	mov	r7, r0
    3d26:	d105      	bne.n	3d34 <_fputwc_r+0x58>
    3d28:	89a2      	ldrh	r2, [r4, #12]
    3d2a:	f042 0040 	orr.w	r0, r2, #64	; 0x40
    3d2e:	81a0      	strh	r0, [r4, #12]
    3d30:	4638      	mov	r0, r7
    3d32:	e031      	b.n	3d98 <_fputwc_r+0xbc>
    3d34:	2500      	movs	r5, #0
    3d36:	42bd      	cmp	r5, r7
    3d38:	d02a      	beq.n	3d90 <_fputwc_r+0xb4>
    3d3a:	68a1      	ldr	r1, [r4, #8]
    3d3c:	1e4a      	subs	r2, r1, #1
    3d3e:	2a00      	cmp	r2, #0
    3d40:	60a2      	str	r2, [r4, #8]
    3d42:	ab01      	add	r3, sp, #4
    3d44:	da1a      	bge.n	3d7c <_fputwc_r+0xa0>
    3d46:	69a0      	ldr	r0, [r4, #24]
    3d48:	4282      	cmp	r2, r0
    3d4a:	db0c      	blt.n	3d66 <_fputwc_r+0x8a>
    3d4c:	6821      	ldr	r1, [r4, #0]
    3d4e:	5d5a      	ldrb	r2, [r3, r5]
    3d50:	700a      	strb	r2, [r1, #0]
    3d52:	6823      	ldr	r3, [r4, #0]
    3d54:	7819      	ldrb	r1, [r3, #0]
    3d56:	290a      	cmp	r1, #10
    3d58:	d003      	beq.n	3d62 <_fputwc_r+0x86>
    3d5a:	3301      	adds	r3, #1
    3d5c:	2200      	movs	r2, #0
    3d5e:	6023      	str	r3, [r4, #0]
    3d60:	e013      	b.n	3d8a <_fputwc_r+0xae>
    3d62:	4640      	mov	r0, r8
    3d64:	e001      	b.n	3d6a <_fputwc_r+0x8e>
    3d66:	5d59      	ldrb	r1, [r3, r5]
    3d68:	4640      	mov	r0, r8
    3d6a:	4622      	mov	r2, r4
    3d6c:	f001 fc62 	bl	5634 <__swbuf_r>
    3d70:	f1b0 31ff 	subs.w	r1, r0, #4294967295
    3d74:	4248      	negs	r0, r1
    3d76:	eb50 0201 	adcs.w	r2, r0, r1
    3d7a:	e006      	b.n	3d8a <_fputwc_r+0xae>
    3d7c:	6820      	ldr	r0, [r4, #0]
    3d7e:	5d59      	ldrb	r1, [r3, r5]
    3d80:	7001      	strb	r1, [r0, #0]
    3d82:	6822      	ldr	r2, [r4, #0]
    3d84:	1c53      	adds	r3, r2, #1
    3d86:	6023      	str	r3, [r4, #0]
    3d88:	e000      	b.n	3d8c <_fputwc_r+0xb0>
    3d8a:	b91a      	cbnz	r2, 3d94 <_fputwc_r+0xb8>
    3d8c:	3501      	adds	r5, #1
    3d8e:	e7d2      	b.n	3d36 <_fputwc_r+0x5a>
    3d90:	4630      	mov	r0, r6
    3d92:	e001      	b.n	3d98 <_fputwc_r+0xbc>
    3d94:	f04f 30ff 	mov.w	r0, #4294967295
    3d98:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}

00003d9c <fputwc>:
    3d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d9e:	4c08      	ldr	r4, [pc, #32]	; (3dc0 <fputwc+0x24>)
    3da0:	4607      	mov	r7, r0
    3da2:	6820      	ldr	r0, [r4, #0]
    3da4:	460e      	mov	r6, r1
    3da6:	b118      	cbz	r0, 3db0 <fputwc+0x14>
    3da8:	6b85      	ldr	r5, [r0, #56]	; 0x38
    3daa:	b90d      	cbnz	r5, 3db0 <fputwc+0x14>
    3dac:	f7ff ff1a 	bl	3be4 <__sinit>
    3db0:	6820      	ldr	r0, [r4, #0]
    3db2:	4639      	mov	r1, r7
    3db4:	4632      	mov	r2, r6
    3db6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3dba:	f7ff bf8f 	b.w	3cdc <_fputwc_r>
    3dbe:	bf00      	nop
    3dc0:	20000050 	.word	0x20000050

00003dc4 <_fread_r>:
    3dc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3dc8:	461e      	mov	r6, r3
    3dca:	4613      	mov	r3, r2
    3dcc:	4373      	muls	r3, r6
    3dce:	4682      	mov	sl, r0
    3dd0:	4688      	mov	r8, r1
    3dd2:	4693      	mov	fp, r2
    3dd4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3dd6:	4699      	mov	r9, r3
    3dd8:	d03e      	beq.n	3e58 <_fread_r+0x94>
    3dda:	b118      	cbz	r0, 3de4 <_fread_r+0x20>
    3ddc:	6b81      	ldr	r1, [r0, #56]	; 0x38
    3dde:	b909      	cbnz	r1, 3de4 <_fread_r+0x20>
    3de0:	f7ff ff00 	bl	3be4 <__sinit>
    3de4:	f7ff ff62 	bl	3cac <__sfp_lock_acquire>
    3de8:	89a0      	ldrh	r0, [r4, #12]
    3dea:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
    3dee:	b215      	sxth	r5, r2
    3df0:	b935      	cbnz	r5, 3e00 <_fread_r+0x3c>
    3df2:	6e63      	ldr	r3, [r4, #100]	; 0x64
    3df4:	f440 5700 	orr.w	r7, r0, #8192	; 0x2000
    3df8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
    3dfc:	81a7      	strh	r7, [r4, #12]
    3dfe:	6661      	str	r1, [r4, #100]	; 0x64
    3e00:	6860      	ldr	r0, [r4, #4]
    3e02:	2800      	cmp	r0, #0
    3e04:	da01      	bge.n	3e0a <_fread_r+0x46>
    3e06:	2200      	movs	r2, #0
    3e08:	6062      	str	r2, [r4, #4]
    3e0a:	464d      	mov	r5, r9
    3e0c:	6867      	ldr	r7, [r4, #4]
    3e0e:	6821      	ldr	r1, [r4, #0]
    3e10:	42bd      	cmp	r5, r7
    3e12:	4640      	mov	r0, r8
    3e14:	d914      	bls.n	3e40 <_fread_r+0x7c>
    3e16:	463a      	mov	r2, r7
    3e18:	f000 fe12 	bl	4a40 <memcpy>
    3e1c:	6822      	ldr	r2, [r4, #0]
    3e1e:	19d3      	adds	r3, r2, r7
    3e20:	6023      	str	r3, [r4, #0]
    3e22:	4650      	mov	r0, sl
    3e24:	4621      	mov	r1, r4
    3e26:	44b8      	add	r8, r7
    3e28:	1bed      	subs	r5, r5, r7
    3e2a:	f000 ffa6 	bl	4d7a <__srefill_r>
    3e2e:	2800      	cmp	r0, #0
    3e30:	d0ec      	beq.n	3e0c <_fread_r+0x48>
    3e32:	ebc5 0509 	rsb	r5, r5, r9
    3e36:	f7ff ff3a 	bl	3cae <__sfp_lock_release>
    3e3a:	fbb5 f6fb 	udiv	r6, r5, fp
    3e3e:	e00c      	b.n	3e5a <_fread_r+0x96>
    3e40:	462a      	mov	r2, r5
    3e42:	f000 fdfd 	bl	4a40 <memcpy>
    3e46:	6863      	ldr	r3, [r4, #4]
    3e48:	6820      	ldr	r0, [r4, #0]
    3e4a:	1b59      	subs	r1, r3, r5
    3e4c:	1945      	adds	r5, r0, r5
    3e4e:	6061      	str	r1, [r4, #4]
    3e50:	6025      	str	r5, [r4, #0]
    3e52:	f7ff ff2c 	bl	3cae <__sfp_lock_release>
    3e56:	e000      	b.n	3e5a <_fread_r+0x96>
    3e58:	461e      	mov	r6, r3
    3e5a:	4630      	mov	r0, r6
    3e5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00003e60 <fread>:
    3e60:	b573      	push	{r0, r1, r4, r5, r6, lr}
    3e62:	9300      	str	r3, [sp, #0]
    3e64:	4b05      	ldr	r3, [pc, #20]	; (3e7c <fread+0x1c>)
    3e66:	4606      	mov	r6, r0
    3e68:	460d      	mov	r5, r1
    3e6a:	4614      	mov	r4, r2
    3e6c:	6818      	ldr	r0, [r3, #0]
    3e6e:	4631      	mov	r1, r6
    3e70:	462a      	mov	r2, r5
    3e72:	4623      	mov	r3, r4
    3e74:	f7ff ffa6 	bl	3dc4 <_fread_r>
    3e78:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
    3e7a:	bf00      	nop
    3e7c:	20000050 	.word	0x20000050

00003e80 <_malloc_trim_r>:
    3e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e82:	4d23      	ldr	r5, [pc, #140]	; (3f10 <_malloc_trim_r+0x90>)
    3e84:	460e      	mov	r6, r1
    3e86:	4604      	mov	r4, r0
    3e88:	f000 fdfd 	bl	4a86 <__malloc_lock>
    3e8c:	68ab      	ldr	r3, [r5, #8]
    3e8e:	685f      	ldr	r7, [r3, #4]
    3e90:	f027 0703 	bic.w	r7, r7, #3
    3e94:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
    3e98:	1b81      	subs	r1, r0, r6
    3e9a:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
    3e9e:	f022 060f 	bic.w	r6, r2, #15
    3ea2:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
    3ea6:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
    3eaa:	da04      	bge.n	3eb6 <_malloc_trim_r+0x36>
    3eac:	4620      	mov	r0, r4
    3eae:	f000 fdeb 	bl	4a88 <__malloc_unlock>
    3eb2:	2000      	movs	r0, #0
    3eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3eb6:	2100      	movs	r1, #0
    3eb8:	4620      	mov	r0, r4
    3eba:	f000 ffd7 	bl	4e6c <_sbrk_r>
    3ebe:	68ab      	ldr	r3, [r5, #8]
    3ec0:	19d9      	adds	r1, r3, r7
    3ec2:	4288      	cmp	r0, r1
    3ec4:	d1f2      	bne.n	3eac <_malloc_trim_r+0x2c>
    3ec6:	4271      	negs	r1, r6
    3ec8:	4620      	mov	r0, r4
    3eca:	f000 ffcf 	bl	4e6c <_sbrk_r>
    3ece:	3001      	adds	r0, #1
    3ed0:	d110      	bne.n	3ef4 <_malloc_trim_r+0x74>
    3ed2:	2100      	movs	r1, #0
    3ed4:	4620      	mov	r0, r4
    3ed6:	f000 ffc9 	bl	4e6c <_sbrk_r>
    3eda:	68ab      	ldr	r3, [r5, #8]
    3edc:	1ac2      	subs	r2, r0, r3
    3ede:	2a0f      	cmp	r2, #15
    3ee0:	dde4      	ble.n	3eac <_malloc_trim_r+0x2c>
    3ee2:	490c      	ldr	r1, [pc, #48]	; (3f14 <_malloc_trim_r+0x94>)
    3ee4:	6809      	ldr	r1, [r1, #0]
    3ee6:	1a40      	subs	r0, r0, r1
    3ee8:	490b      	ldr	r1, [pc, #44]	; (3f18 <_malloc_trim_r+0x98>)
    3eea:	f042 0201 	orr.w	r2, r2, #1
    3eee:	6008      	str	r0, [r1, #0]
    3ef0:	605a      	str	r2, [r3, #4]
    3ef2:	e7db      	b.n	3eac <_malloc_trim_r+0x2c>
    3ef4:	4b08      	ldr	r3, [pc, #32]	; (3f18 <_malloc_trim_r+0x98>)
    3ef6:	68a8      	ldr	r0, [r5, #8]
    3ef8:	681a      	ldr	r2, [r3, #0]
    3efa:	1bbf      	subs	r7, r7, r6
    3efc:	f047 0701 	orr.w	r7, r7, #1
    3f00:	6047      	str	r7, [r0, #4]
    3f02:	1b96      	subs	r6, r2, r6
    3f04:	4620      	mov	r0, r4
    3f06:	601e      	str	r6, [r3, #0]
    3f08:	f000 fdbe 	bl	4a88 <__malloc_unlock>
    3f0c:	2001      	movs	r0, #1
    3f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f10:	20000500 	.word	0x20000500
    3f14:	20000908 	.word	0x20000908
    3f18:	20000944 	.word	0x20000944

00003f1c <_free_r>:
    3f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f1e:	4606      	mov	r6, r0
    3f20:	460d      	mov	r5, r1
    3f22:	2900      	cmp	r1, #0
    3f24:	f000 80a6 	beq.w	4074 <_free_r+0x158>
    3f28:	f000 fdad 	bl	4a86 <__malloc_lock>
    3f2c:	f855 cc04 	ldr.w	ip, [r5, #-4]
    3f30:	4f51      	ldr	r7, [pc, #324]	; (4078 <_free_r+0x15c>)
    3f32:	f1a5 0308 	sub.w	r3, r5, #8
    3f36:	f02c 0201 	bic.w	r2, ip, #1
    3f3a:	189c      	adds	r4, r3, r2
    3f3c:	68b9      	ldr	r1, [r7, #8]
    3f3e:	6860      	ldr	r0, [r4, #4]
    3f40:	428c      	cmp	r4, r1
    3f42:	f020 0003 	bic.w	r0, r0, #3
    3f46:	f00c 0101 	and.w	r1, ip, #1
    3f4a:	d11c      	bne.n	3f86 <_free_r+0x6a>
    3f4c:	1882      	adds	r2, r0, r2
    3f4e:	b939      	cbnz	r1, 3f60 <_free_r+0x44>
    3f50:	f855 1c08 	ldr.w	r1, [r5, #-8]
    3f54:	1a5b      	subs	r3, r3, r1
    3f56:	1852      	adds	r2, r2, r1
    3f58:	6898      	ldr	r0, [r3, #8]
    3f5a:	68d9      	ldr	r1, [r3, #12]
    3f5c:	60c1      	str	r1, [r0, #12]
    3f5e:	6088      	str	r0, [r1, #8]
    3f60:	4845      	ldr	r0, [pc, #276]	; (4078 <_free_r+0x15c>)
    3f62:	f042 0101 	orr.w	r1, r2, #1
    3f66:	6059      	str	r1, [r3, #4]
    3f68:	6083      	str	r3, [r0, #8]
    3f6a:	4b44      	ldr	r3, [pc, #272]	; (407c <_free_r+0x160>)
    3f6c:	6819      	ldr	r1, [r3, #0]
    3f6e:	428a      	cmp	r2, r1
    3f70:	d304      	bcc.n	3f7c <_free_r+0x60>
    3f72:	4a43      	ldr	r2, [pc, #268]	; (4080 <_free_r+0x164>)
    3f74:	4630      	mov	r0, r6
    3f76:	6811      	ldr	r1, [r2, #0]
    3f78:	f7ff ff82 	bl	3e80 <_malloc_trim_r>
    3f7c:	4630      	mov	r0, r6
    3f7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    3f82:	f000 bd81 	b.w	4a88 <__malloc_unlock>
    3f86:	6060      	str	r0, [r4, #4]
    3f88:	b959      	cbnz	r1, 3fa2 <_free_r+0x86>
    3f8a:	f855 5c08 	ldr.w	r5, [r5, #-8]
    3f8e:	1b5b      	subs	r3, r3, r5
    3f90:	1952      	adds	r2, r2, r5
    3f92:	689d      	ldr	r5, [r3, #8]
    3f94:	3708      	adds	r7, #8
    3f96:	42bd      	cmp	r5, r7
    3f98:	d005      	beq.n	3fa6 <_free_r+0x8a>
    3f9a:	68df      	ldr	r7, [r3, #12]
    3f9c:	60ef      	str	r7, [r5, #12]
    3f9e:	60bd      	str	r5, [r7, #8]
    3fa0:	e002      	b.n	3fa8 <_free_r+0x8c>
    3fa2:	2100      	movs	r1, #0
    3fa4:	e000      	b.n	3fa8 <_free_r+0x8c>
    3fa6:	2101      	movs	r1, #1
    3fa8:	1825      	adds	r5, r4, r0
    3faa:	686d      	ldr	r5, [r5, #4]
    3fac:	f015 0f01 	tst.w	r5, #1
    3fb0:	d10f      	bne.n	3fd2 <_free_r+0xb6>
    3fb2:	1812      	adds	r2, r2, r0
    3fb4:	b949      	cbnz	r1, 3fca <_free_r+0xae>
    3fb6:	68a0      	ldr	r0, [r4, #8]
    3fb8:	4d32      	ldr	r5, [pc, #200]	; (4084 <_free_r+0x168>)
    3fba:	42a8      	cmp	r0, r5
    3fbc:	d105      	bne.n	3fca <_free_r+0xae>
    3fbe:	60eb      	str	r3, [r5, #12]
    3fc0:	60ab      	str	r3, [r5, #8]
    3fc2:	60d8      	str	r0, [r3, #12]
    3fc4:	6098      	str	r0, [r3, #8]
    3fc6:	2101      	movs	r1, #1
    3fc8:	e003      	b.n	3fd2 <_free_r+0xb6>
    3fca:	68e0      	ldr	r0, [r4, #12]
    3fcc:	68a4      	ldr	r4, [r4, #8]
    3fce:	60e0      	str	r0, [r4, #12]
    3fd0:	6084      	str	r4, [r0, #8]
    3fd2:	f042 0001 	orr.w	r0, r2, #1
    3fd6:	6058      	str	r0, [r3, #4]
    3fd8:	509a      	str	r2, [r3, r2]
    3fda:	2900      	cmp	r1, #0
    3fdc:	d1ce      	bne.n	3f7c <_free_r+0x60>
    3fde:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    3fe2:	d20c      	bcs.n	3ffe <_free_r+0xe2>
    3fe4:	4924      	ldr	r1, [pc, #144]	; (4078 <_free_r+0x15c>)
    3fe6:	08d2      	lsrs	r2, r2, #3
    3fe8:	1090      	asrs	r0, r2, #2
    3fea:	2401      	movs	r4, #1
    3fec:	fa04 f400 	lsl.w	r4, r4, r0
    3ff0:	6848      	ldr	r0, [r1, #4]
    3ff2:	4320      	orrs	r0, r4
    3ff4:	6048      	str	r0, [r1, #4]
    3ff6:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
    3ffa:	6881      	ldr	r1, [r0, #8]
    3ffc:	e035      	b.n	406a <_free_r+0x14e>
    3ffe:	0a54      	lsrs	r4, r2, #9
    4000:	2c04      	cmp	r4, #4
    4002:	d802      	bhi.n	400a <_free_r+0xee>
    4004:	0994      	lsrs	r4, r2, #6
    4006:	3438      	adds	r4, #56	; 0x38
    4008:	e016      	b.n	4038 <_free_r+0x11c>
    400a:	2c14      	cmp	r4, #20
    400c:	d801      	bhi.n	4012 <_free_r+0xf6>
    400e:	345b      	adds	r4, #91	; 0x5b
    4010:	e012      	b.n	4038 <_free_r+0x11c>
    4012:	2c54      	cmp	r4, #84	; 0x54
    4014:	d802      	bhi.n	401c <_free_r+0x100>
    4016:	0b14      	lsrs	r4, r2, #12
    4018:	346e      	adds	r4, #110	; 0x6e
    401a:	e00d      	b.n	4038 <_free_r+0x11c>
    401c:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
    4020:	d802      	bhi.n	4028 <_free_r+0x10c>
    4022:	0bd4      	lsrs	r4, r2, #15
    4024:	3477      	adds	r4, #119	; 0x77
    4026:	e007      	b.n	4038 <_free_r+0x11c>
    4028:	f240 5554 	movw	r5, #1364	; 0x554
    402c:	42ac      	cmp	r4, r5
    402e:	d802      	bhi.n	4036 <_free_r+0x11a>
    4030:	0c94      	lsrs	r4, r2, #18
    4032:	347c      	adds	r4, #124	; 0x7c
    4034:	e000      	b.n	4038 <_free_r+0x11c>
    4036:	247e      	movs	r4, #126	; 0x7e
    4038:	4d0f      	ldr	r5, [pc, #60]	; (4078 <_free_r+0x15c>)
    403a:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
    403e:	6881      	ldr	r1, [r0, #8]
    4040:	4281      	cmp	r1, r0
    4042:	d10c      	bne.n	405e <_free_r+0x142>
    4044:	6868      	ldr	r0, [r5, #4]
    4046:	2201      	movs	r2, #1
    4048:	10a4      	asrs	r4, r4, #2
    404a:	fa02 f404 	lsl.w	r4, r2, r4
    404e:	ea44 0200 	orr.w	r2, r4, r0
    4052:	606a      	str	r2, [r5, #4]
    4054:	4608      	mov	r0, r1
    4056:	e008      	b.n	406a <_free_r+0x14e>
    4058:	6889      	ldr	r1, [r1, #8]
    405a:	4281      	cmp	r1, r0
    405c:	d004      	beq.n	4068 <_free_r+0x14c>
    405e:	684c      	ldr	r4, [r1, #4]
    4060:	f024 0403 	bic.w	r4, r4, #3
    4064:	42a2      	cmp	r2, r4
    4066:	d3f7      	bcc.n	4058 <_free_r+0x13c>
    4068:	68c8      	ldr	r0, [r1, #12]
    406a:	60d8      	str	r0, [r3, #12]
    406c:	6099      	str	r1, [r3, #8]
    406e:	6083      	str	r3, [r0, #8]
    4070:	60cb      	str	r3, [r1, #12]
    4072:	e783      	b.n	3f7c <_free_r+0x60>
    4074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4076:	bf00      	nop
    4078:	20000500 	.word	0x20000500
    407c:	2000090c 	.word	0x2000090c
    4080:	20000940 	.word	0x20000940
    4084:	20000508 	.word	0x20000508

00004088 <__sfvwrite_r>:
    4088:	6893      	ldr	r3, [r2, #8]
    408a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    408e:	4606      	mov	r6, r0
    4090:	460c      	mov	r4, r1
    4092:	4691      	mov	r9, r2
    4094:	b90b      	cbnz	r3, 409a <__sfvwrite_r+0x12>
    4096:	2000      	movs	r0, #0
    4098:	e14f      	b.n	433a <__sfvwrite_r+0x2b2>
    409a:	8988      	ldrh	r0, [r1, #12]
    409c:	f000 0108 	and.w	r1, r0, #8
    40a0:	b20a      	sxth	r2, r1
    40a2:	b10a      	cbz	r2, 40a8 <__sfvwrite_r+0x20>
    40a4:	6923      	ldr	r3, [r4, #16]
    40a6:	b95b      	cbnz	r3, 40c0 <__sfvwrite_r+0x38>
    40a8:	4630      	mov	r0, r6
    40aa:	4621      	mov	r1, r4
    40ac:	f7ff fc3a 	bl	3924 <__swsetup_r>
    40b0:	b130      	cbz	r0, 40c0 <__sfvwrite_r+0x38>
    40b2:	89a1      	ldrh	r1, [r4, #12]
    40b4:	2209      	movs	r2, #9
    40b6:	f041 0040 	orr.w	r0, r1, #64	; 0x40
    40ba:	81a0      	strh	r0, [r4, #12]
    40bc:	6032      	str	r2, [r6, #0]
    40be:	e13a      	b.n	4336 <__sfvwrite_r+0x2ae>
    40c0:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
    40c4:	f8d9 8000 	ldr.w	r8, [r9]
    40c8:	f00a 0c02 	and.w	ip, sl, #2
    40cc:	fa0f f58c 	sxth.w	r5, ip
    40d0:	b315      	cbz	r5, 4118 <__sfvwrite_r+0x90>
    40d2:	f04f 0a00 	mov.w	sl, #0
    40d6:	4657      	mov	r7, sl
    40d8:	b937      	cbnz	r7, 40e8 <__sfvwrite_r+0x60>
    40da:	f8d8 a000 	ldr.w	sl, [r8]
    40de:	f8d8 7004 	ldr.w	r7, [r8, #4]
    40e2:	f108 0808 	add.w	r8, r8, #8
    40e6:	e7f7      	b.n	40d8 <__sfvwrite_r+0x50>
    40e8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    40ec:	bf34      	ite	cc
    40ee:	463b      	movcc	r3, r7
    40f0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    40f4:	4630      	mov	r0, r6
    40f6:	69e1      	ldr	r1, [r4, #28]
    40f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    40fa:	4652      	mov	r2, sl
    40fc:	47a8      	blx	r5
    40fe:	2800      	cmp	r0, #0
    4100:	f340 8115 	ble.w	432e <__sfvwrite_r+0x2a6>
    4104:	f8d9 1008 	ldr.w	r1, [r9, #8]
    4108:	4482      	add	sl, r0
    410a:	1a3f      	subs	r7, r7, r0
    410c:	1a08      	subs	r0, r1, r0
    410e:	f8c9 0008 	str.w	r0, [r9, #8]
    4112:	2800      	cmp	r0, #0
    4114:	d1e0      	bne.n	40d8 <__sfvwrite_r+0x50>
    4116:	e7be      	b.n	4096 <__sfvwrite_r+0xe>
    4118:	f01a 0a01 	ands.w	sl, sl, #1
    411c:	d004      	beq.n	4128 <__sfvwrite_r+0xa0>
    411e:	46ab      	mov	fp, r5
    4120:	9501      	str	r5, [sp, #4]
    4122:	462f      	mov	r7, r5
    4124:	46aa      	mov	sl, r5
    4126:	e0c7      	b.n	42b8 <__sfvwrite_r+0x230>
    4128:	4655      	mov	r5, sl
    412a:	b935      	cbnz	r5, 413a <__sfvwrite_r+0xb2>
    412c:	f8d8 a000 	ldr.w	sl, [r8]
    4130:	f8d8 5004 	ldr.w	r5, [r8, #4]
    4134:	f108 0808 	add.w	r8, r8, #8
    4138:	e7f7      	b.n	412a <__sfvwrite_r+0xa2>
    413a:	89a2      	ldrh	r2, [r4, #12]
    413c:	f8d4 b008 	ldr.w	fp, [r4, #8]
    4140:	f402 7000 	and.w	r0, r2, #512	; 0x200
    4144:	b203      	sxth	r3, r0
    4146:	2b00      	cmp	r3, #0
    4148:	d052      	beq.n	41f0 <__sfvwrite_r+0x168>
    414a:	455d      	cmp	r5, fp
    414c:	d340      	bcc.n	41d0 <__sfvwrite_r+0x148>
    414e:	f412 6f90 	tst.w	r2, #1152	; 0x480
    4152:	d03b      	beq.n	41cc <__sfvwrite_r+0x144>
    4154:	6921      	ldr	r1, [r4, #16]
    4156:	6827      	ldr	r7, [r4, #0]
    4158:	6963      	ldr	r3, [r4, #20]
    415a:	f04f 0b03 	mov.w	fp, #3
    415e:	fb0b f303 	mul.w	r3, fp, r3
    4162:	2002      	movs	r0, #2
    4164:	1a7f      	subs	r7, r7, r1
    4166:	fb93 fcf0 	sdiv	ip, r3, r0
    416a:	1c7b      	adds	r3, r7, #1
    416c:	1958      	adds	r0, r3, r5
    416e:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    4172:	4584      	cmp	ip, r0
    4174:	bf28      	it	cs
    4176:	4660      	movcs	r0, ip
    4178:	b213      	sxth	r3, r2
    417a:	9001      	str	r0, [sp, #4]
    417c:	4630      	mov	r0, r6
    417e:	b17b      	cbz	r3, 41a0 <__sfvwrite_r+0x118>
    4180:	9901      	ldr	r1, [sp, #4]
    4182:	f000 f9ed 	bl	4560 <_malloc_r>
    4186:	4683      	mov	fp, r0
    4188:	b198      	cbz	r0, 41b2 <__sfvwrite_r+0x12a>
    418a:	6921      	ldr	r1, [r4, #16]
    418c:	463a      	mov	r2, r7
    418e:	f000 fc57 	bl	4a40 <memcpy>
    4192:	89a1      	ldrh	r1, [r4, #12]
    4194:	f421 6090 	bic.w	r0, r1, #1152	; 0x480
    4198:	f040 0280 	orr.w	r2, r0, #128	; 0x80
    419c:	81a2      	strh	r2, [r4, #12]
    419e:	e00b      	b.n	41b8 <__sfvwrite_r+0x130>
    41a0:	9a01      	ldr	r2, [sp, #4]
    41a2:	f000 fc73 	bl	4a8c <_realloc_r>
    41a6:	4683      	mov	fp, r0
    41a8:	b930      	cbnz	r0, 41b8 <__sfvwrite_r+0x130>
    41aa:	4630      	mov	r0, r6
    41ac:	6921      	ldr	r1, [r4, #16]
    41ae:	f7ff feb5 	bl	3f1c <_free_r>
    41b2:	230c      	movs	r3, #12
    41b4:	6033      	str	r3, [r6, #0]
    41b6:	e0ba      	b.n	432e <__sfvwrite_r+0x2a6>
    41b8:	9901      	ldr	r1, [sp, #4]
    41ba:	f8c4 b010 	str.w	fp, [r4, #16]
    41be:	eb0b 0307 	add.w	r3, fp, r7
    41c2:	1bcf      	subs	r7, r1, r7
    41c4:	6023      	str	r3, [r4, #0]
    41c6:	6161      	str	r1, [r4, #20]
    41c8:	46ab      	mov	fp, r5
    41ca:	60a7      	str	r7, [r4, #8]
    41cc:	455d      	cmp	r5, fp
    41ce:	d200      	bcs.n	41d2 <__sfvwrite_r+0x14a>
    41d0:	46ab      	mov	fp, r5
    41d2:	465a      	mov	r2, fp
    41d4:	4651      	mov	r1, sl
    41d6:	6820      	ldr	r0, [r4, #0]
    41d8:	f000 fc3b 	bl	4a52 <memmove>
    41dc:	68a0      	ldr	r0, [r4, #8]
    41de:	6823      	ldr	r3, [r4, #0]
    41e0:	ebcb 0200 	rsb	r2, fp, r0
    41e4:	eb03 010b 	add.w	r1, r3, fp
    41e8:	60a2      	str	r2, [r4, #8]
    41ea:	6021      	str	r1, [r4, #0]
    41ec:	46ab      	mov	fp, r5
    41ee:	e02a      	b.n	4246 <__sfvwrite_r+0x1be>
    41f0:	6820      	ldr	r0, [r4, #0]
    41f2:	6921      	ldr	r1, [r4, #16]
    41f4:	4288      	cmp	r0, r1
    41f6:	d90f      	bls.n	4218 <__sfvwrite_r+0x190>
    41f8:	455d      	cmp	r5, fp
    41fa:	d90d      	bls.n	4218 <__sfvwrite_r+0x190>
    41fc:	4651      	mov	r1, sl
    41fe:	465a      	mov	r2, fp
    4200:	f000 fc27 	bl	4a52 <memmove>
    4204:	6822      	ldr	r2, [r4, #0]
    4206:	eb02 000b 	add.w	r0, r2, fp
    420a:	6020      	str	r0, [r4, #0]
    420c:	4621      	mov	r1, r4
    420e:	4630      	mov	r0, r6
    4210:	f7ff fbf4 	bl	39fc <_fflush_r>
    4214:	b1b8      	cbz	r0, 4246 <__sfvwrite_r+0x1be>
    4216:	e08a      	b.n	432e <__sfvwrite_r+0x2a6>
    4218:	6963      	ldr	r3, [r4, #20]
    421a:	429d      	cmp	r5, r3
    421c:	d308      	bcc.n	4230 <__sfvwrite_r+0x1a8>
    421e:	6a67      	ldr	r7, [r4, #36]	; 0x24
    4220:	69e1      	ldr	r1, [r4, #28]
    4222:	4630      	mov	r0, r6
    4224:	4652      	mov	r2, sl
    4226:	47b8      	blx	r7
    4228:	f1b0 0b00 	subs.w	fp, r0, #0
    422c:	dc0b      	bgt.n	4246 <__sfvwrite_r+0x1be>
    422e:	e07e      	b.n	432e <__sfvwrite_r+0x2a6>
    4230:	4651      	mov	r1, sl
    4232:	462a      	mov	r2, r5
    4234:	f000 fc0d 	bl	4a52 <memmove>
    4238:	68a2      	ldr	r2, [r4, #8]
    423a:	6823      	ldr	r3, [r4, #0]
    423c:	1b50      	subs	r0, r2, r5
    423e:	1959      	adds	r1, r3, r5
    4240:	46ab      	mov	fp, r5
    4242:	60a0      	str	r0, [r4, #8]
    4244:	6021      	str	r1, [r4, #0]
    4246:	f8d9 0008 	ldr.w	r0, [r9, #8]
    424a:	ebcb 0200 	rsb	r2, fp, r0
    424e:	44da      	add	sl, fp
    4250:	ebcb 0505 	rsb	r5, fp, r5
    4254:	f8c9 2008 	str.w	r2, [r9, #8]
    4258:	2a00      	cmp	r2, #0
    425a:	f47f af66 	bne.w	412a <__sfvwrite_r+0xa2>
    425e:	e71a      	b.n	4096 <__sfvwrite_r+0xe>
    4260:	9801      	ldr	r0, [sp, #4]
    4262:	2800      	cmp	r0, #0
    4264:	d032      	beq.n	42cc <__sfvwrite_r+0x244>
    4266:	6820      	ldr	r0, [r4, #0]
    4268:	6921      	ldr	r1, [r4, #16]
    426a:	68a5      	ldr	r5, [r4, #8]
    426c:	f8d4 e014 	ldr.w	lr, [r4, #20]
    4270:	45d3      	cmp	fp, sl
    4272:	bf34      	ite	cc
    4274:	465b      	movcc	r3, fp
    4276:	4653      	movcs	r3, sl
    4278:	4288      	cmp	r0, r1
    427a:	d937      	bls.n	42ec <__sfvwrite_r+0x264>
    427c:	4475      	add	r5, lr
    427e:	42ab      	cmp	r3, r5
    4280:	dd34      	ble.n	42ec <__sfvwrite_r+0x264>
    4282:	4639      	mov	r1, r7
    4284:	462a      	mov	r2, r5
    4286:	f000 fbe4 	bl	4a52 <memmove>
    428a:	6820      	ldr	r0, [r4, #0]
    428c:	1943      	adds	r3, r0, r5
    428e:	6023      	str	r3, [r4, #0]
    4290:	4630      	mov	r0, r6
    4292:	4621      	mov	r1, r4
    4294:	f7ff fbb2 	bl	39fc <_fflush_r>
    4298:	2800      	cmp	r0, #0
    429a:	d148      	bne.n	432e <__sfvwrite_r+0x2a6>
    429c:	ebbb 0b05 	subs.w	fp, fp, r5
    42a0:	d03d      	beq.n	431e <__sfvwrite_r+0x296>
    42a2:	f8d9 2008 	ldr.w	r2, [r9, #8]
    42a6:	197f      	adds	r7, r7, r5
    42a8:	ebc5 0a0a 	rsb	sl, r5, sl
    42ac:	1b55      	subs	r5, r2, r5
    42ae:	f8c9 5008 	str.w	r5, [r9, #8]
    42b2:	2d00      	cmp	r5, #0
    42b4:	f43f aeef 	beq.w	4096 <__sfvwrite_r+0xe>
    42b8:	f1ba 0f00 	cmp.w	sl, #0
    42bc:	d1d0      	bne.n	4260 <__sfvwrite_r+0x1d8>
    42be:	2100      	movs	r1, #0
    42c0:	e898 0480 	ldmia.w	r8, {r7, sl}
    42c4:	9101      	str	r1, [sp, #4]
    42c6:	f108 0808 	add.w	r8, r8, #8
    42ca:	e7f5      	b.n	42b8 <__sfvwrite_r+0x230>
    42cc:	4638      	mov	r0, r7
    42ce:	210a      	movs	r1, #10
    42d0:	4652      	mov	r2, sl
    42d2:	f000 fba7 	bl	4a24 <memchr>
    42d6:	b120      	cbz	r0, 42e2 <__sfvwrite_r+0x25a>
    42d8:	f100 0101 	add.w	r1, r0, #1
    42dc:	ebc7 0b01 	rsb	fp, r7, r1
    42e0:	e001      	b.n	42e6 <__sfvwrite_r+0x25e>
    42e2:	f10a 0b01 	add.w	fp, sl, #1
    42e6:	2201      	movs	r2, #1
    42e8:	9201      	str	r2, [sp, #4]
    42ea:	e7bc      	b.n	4266 <__sfvwrite_r+0x1de>
    42ec:	4573      	cmp	r3, lr
    42ee:	db08      	blt.n	4302 <__sfvwrite_r+0x27a>
    42f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    42f2:	69e1      	ldr	r1, [r4, #28]
    42f4:	4630      	mov	r0, r6
    42f6:	463a      	mov	r2, r7
    42f8:	4673      	mov	r3, lr
    42fa:	47a8      	blx	r5
    42fc:	1e05      	subs	r5, r0, #0
    42fe:	dccd      	bgt.n	429c <__sfvwrite_r+0x214>
    4300:	e015      	b.n	432e <__sfvwrite_r+0x2a6>
    4302:	461a      	mov	r2, r3
    4304:	4639      	mov	r1, r7
    4306:	9300      	str	r3, [sp, #0]
    4308:	f000 fba3 	bl	4a52 <memmove>
    430c:	9b00      	ldr	r3, [sp, #0]
    430e:	6825      	ldr	r5, [r4, #0]
    4310:	68a0      	ldr	r0, [r4, #8]
    4312:	18e9      	adds	r1, r5, r3
    4314:	1ac2      	subs	r2, r0, r3
    4316:	60a2      	str	r2, [r4, #8]
    4318:	6021      	str	r1, [r4, #0]
    431a:	461d      	mov	r5, r3
    431c:	e7be      	b.n	429c <__sfvwrite_r+0x214>
    431e:	4630      	mov	r0, r6
    4320:	4621      	mov	r1, r4
    4322:	f7ff fb6b 	bl	39fc <_fflush_r>
    4326:	b910      	cbnz	r0, 432e <__sfvwrite_r+0x2a6>
    4328:	f8cd b004 	str.w	fp, [sp, #4]
    432c:	e7b9      	b.n	42a2 <__sfvwrite_r+0x21a>
    432e:	89a2      	ldrh	r2, [r4, #12]
    4330:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    4334:	81a3      	strh	r3, [r4, #12]
    4336:	f04f 30ff 	mov.w	r0, #4294967295
    433a:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000433e <_fwalk>:
    433e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4342:	4604      	mov	r4, r0
    4344:	4688      	mov	r8, r1
    4346:	f7ff fcb1 	bl	3cac <__sfp_lock_acquire>
    434a:	f504 7438 	add.w	r4, r4, #736	; 0x2e0
    434e:	2600      	movs	r6, #0
    4350:	b18c      	cbz	r4, 4376 <_fwalk+0x38>
    4352:	68a5      	ldr	r5, [r4, #8]
    4354:	6867      	ldr	r7, [r4, #4]
    4356:	3f01      	subs	r7, #1
    4358:	d40b      	bmi.n	4372 <_fwalk+0x34>
    435a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    435e:	b133      	cbz	r3, 436e <_fwalk+0x30>
    4360:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
    4364:	1c43      	adds	r3, r0, #1
    4366:	d002      	beq.n	436e <_fwalk+0x30>
    4368:	4628      	mov	r0, r5
    436a:	47c0      	blx	r8
    436c:	4306      	orrs	r6, r0
    436e:	3568      	adds	r5, #104	; 0x68
    4370:	e7f1      	b.n	4356 <_fwalk+0x18>
    4372:	6824      	ldr	r4, [r4, #0]
    4374:	e7ec      	b.n	4350 <_fwalk+0x12>
    4376:	f7ff fc9a 	bl	3cae <__sfp_lock_release>
    437a:	4630      	mov	r0, r6
    437c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004380 <_fwalk_reent>:
    4380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4384:	4680      	mov	r8, r0
    4386:	4689      	mov	r9, r1
    4388:	f7ff fc90 	bl	3cac <__sfp_lock_acquire>
    438c:	f508 7438 	add.w	r4, r8, #736	; 0x2e0
    4390:	2600      	movs	r6, #0
    4392:	b194      	cbz	r4, 43ba <_fwalk_reent+0x3a>
    4394:	68a5      	ldr	r5, [r4, #8]
    4396:	6867      	ldr	r7, [r4, #4]
    4398:	3f01      	subs	r7, #1
    439a:	d40c      	bmi.n	43b6 <_fwalk_reent+0x36>
    439c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    43a0:	b13b      	cbz	r3, 43b2 <_fwalk_reent+0x32>
    43a2:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
    43a6:	1c43      	adds	r3, r0, #1
    43a8:	d003      	beq.n	43b2 <_fwalk_reent+0x32>
    43aa:	4640      	mov	r0, r8
    43ac:	4629      	mov	r1, r5
    43ae:	47c8      	blx	r9
    43b0:	4306      	orrs	r6, r0
    43b2:	3568      	adds	r5, #104	; 0x68
    43b4:	e7f0      	b.n	4398 <_fwalk_reent+0x18>
    43b6:	6824      	ldr	r4, [r4, #0]
    43b8:	e7eb      	b.n	4392 <_fwalk_reent+0x12>
    43ba:	f7ff fc78 	bl	3cae <__sfp_lock_release>
    43be:	4630      	mov	r0, r6
    43c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000043c4 <iswspace>:
    43c4:	28ff      	cmp	r0, #255	; 0xff
    43c6:	d807      	bhi.n	43d8 <iswspace+0x14>
    43c8:	4b04      	ldr	r3, [pc, #16]	; (43dc <iswspace+0x18>)
    43ca:	6819      	ldr	r1, [r3, #0]
    43cc:	1808      	adds	r0, r1, r0
    43ce:	7842      	ldrb	r2, [r0, #1]
    43d0:	f002 0308 	and.w	r3, r2, #8
    43d4:	b2d8      	uxtb	r0, r3
    43d6:	4770      	bx	lr
    43d8:	2000      	movs	r0, #0
    43da:	4770      	bx	lr
    43dc:	20000480 	.word	0x20000480

000043e0 <_setlocale_r>:
    43e0:	b510      	push	{r4, lr}
    43e2:	4614      	mov	r4, r2
    43e4:	b90a      	cbnz	r2, 43ea <_setlocale_r+0xa>
    43e6:	480c      	ldr	r0, [pc, #48]	; (4418 <_setlocale_r+0x38>)
    43e8:	bd10      	pop	{r4, pc}
    43ea:	4610      	mov	r0, r2
    43ec:	490b      	ldr	r1, [pc, #44]	; (441c <_setlocale_r+0x3c>)
    43ee:	f000 fdc4 	bl	4f7a <strcmp>
    43f2:	2800      	cmp	r0, #0
    43f4:	d0f7      	beq.n	43e6 <_setlocale_r+0x6>
    43f6:	4620      	mov	r0, r4
    43f8:	4907      	ldr	r1, [pc, #28]	; (4418 <_setlocale_r+0x38>)
    43fa:	f000 fdbe 	bl	4f7a <strcmp>
    43fe:	2800      	cmp	r0, #0
    4400:	d0f1      	beq.n	43e6 <_setlocale_r+0x6>
    4402:	4620      	mov	r0, r4
    4404:	4906      	ldr	r1, [pc, #24]	; (4420 <_setlocale_r+0x40>)
    4406:	f000 fdb8 	bl	4f7a <strcmp>
    440a:	4b03      	ldr	r3, [pc, #12]	; (4418 <_setlocale_r+0x38>)
    440c:	2800      	cmp	r0, #0
    440e:	bf0c      	ite	eq
    4410:	4618      	moveq	r0, r3
    4412:	2000      	movne	r0, #0
    4414:	bd10      	pop	{r4, pc}
    4416:	bf00      	nop
    4418:	00005fa4 	.word	0x00005fa4
    441c:	0000610b 	.word	0x0000610b
    4420:	00006112 	.word	0x00006112

00004424 <__locale_charset>:
    4424:	4800      	ldr	r0, [pc, #0]	; (4428 <__locale_charset+0x4>)
    4426:	4770      	bx	lr
    4428:	20000484 	.word	0x20000484

0000442c <__locale_mb_cur_max>:
    442c:	4b01      	ldr	r3, [pc, #4]	; (4434 <__locale_mb_cur_max+0x8>)
    442e:	6a18      	ldr	r0, [r3, #32]
    4430:	4770      	bx	lr
    4432:	bf00      	nop
    4434:	20000484 	.word	0x20000484

00004438 <__locale_msgcharset>:
    4438:	4800      	ldr	r0, [pc, #0]	; (443c <__locale_msgcharset+0x4>)
    443a:	4770      	bx	lr
    443c:	200004a8 	.word	0x200004a8

00004440 <__locale_cjk_lang>:
    4440:	2000      	movs	r0, #0
    4442:	4770      	bx	lr

00004444 <_localeconv_r>:
    4444:	4800      	ldr	r0, [pc, #0]	; (4448 <_localeconv_r+0x4>)
    4446:	4770      	bx	lr
    4448:	200004c8 	.word	0x200004c8

0000444c <setlocale>:
    444c:	460a      	mov	r2, r1
    444e:	4903      	ldr	r1, [pc, #12]	; (445c <setlocale+0x10>)
    4450:	4603      	mov	r3, r0
    4452:	6808      	ldr	r0, [r1, #0]
    4454:	4619      	mov	r1, r3
    4456:	f7ff bfc3 	b.w	43e0 <_setlocale_r>
    445a:	bf00      	nop
    445c:	20000050 	.word	0x20000050

00004460 <localeconv>:
    4460:	4800      	ldr	r0, [pc, #0]	; (4464 <localeconv+0x4>)
    4462:	4770      	bx	lr
    4464:	200004c8 	.word	0x200004c8

00004468 <__smakebuf_r>:
    4468:	b5f0      	push	{r4, r5, r6, r7, lr}
    446a:	898b      	ldrh	r3, [r1, #12]
    446c:	460c      	mov	r4, r1
    446e:	f003 0102 	and.w	r1, r3, #2
    4472:	b20a      	sxth	r2, r1
    4474:	b091      	sub	sp, #68	; 0x44
    4476:	4606      	mov	r6, r0
    4478:	2a00      	cmp	r2, #0
    447a:	d13f      	bne.n	44fc <__smakebuf_r+0x94>
    447c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4480:	2900      	cmp	r1, #0
    4482:	da0d      	bge.n	44a0 <__smakebuf_r+0x38>
    4484:	89a7      	ldrh	r7, [r4, #12]
    4486:	f007 0280 	and.w	r2, r7, #128	; 0x80
    448a:	f447 6300 	orr.w	r3, r7, #2048	; 0x800
    448e:	b210      	sxth	r0, r2
    4490:	2800      	cmp	r0, #0
    4492:	bf0c      	ite	eq
    4494:	f44f 6580 	moveq.w	r5, #1024	; 0x400
    4498:	2540      	movne	r5, #64	; 0x40
    449a:	81a3      	strh	r3, [r4, #12]
    449c:	2700      	movs	r7, #0
    449e:	e020      	b.n	44e2 <__smakebuf_r+0x7a>
    44a0:	aa01      	add	r2, sp, #4
    44a2:	f001 f9e3 	bl	586c <_fstat_r>
    44a6:	2800      	cmp	r0, #0
    44a8:	dbec      	blt.n	4484 <__smakebuf_r+0x1c>
    44aa:	9802      	ldr	r0, [sp, #8]
    44ac:	f400 4570 	and.w	r5, r0, #61440	; 0xf000
    44b0:	f5b5 5300 	subs.w	r3, r5, #8192	; 0x2000
    44b4:	425f      	negs	r7, r3
    44b6:	415f      	adcs	r7, r3
    44b8:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    44bc:	d10b      	bne.n	44d6 <__smakebuf_r+0x6e>
    44be:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    44c0:	4a1d      	ldr	r2, [pc, #116]	; (4538 <__smakebuf_r+0xd0>)
    44c2:	4291      	cmp	r1, r2
    44c4:	d107      	bne.n	44d6 <__smakebuf_r+0x6e>
    44c6:	89a3      	ldrh	r3, [r4, #12]
    44c8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    44cc:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
    44d0:	81a1      	strh	r1, [r4, #12]
    44d2:	64e5      	str	r5, [r4, #76]	; 0x4c
    44d4:	e005      	b.n	44e2 <__smakebuf_r+0x7a>
    44d6:	89a0      	ldrh	r0, [r4, #12]
    44d8:	f440 6500 	orr.w	r5, r0, #2048	; 0x800
    44dc:	81a5      	strh	r5, [r4, #12]
    44de:	f44f 6580 	mov.w	r5, #1024	; 0x400
    44e2:	4630      	mov	r0, r6
    44e4:	4629      	mov	r1, r5
    44e6:	f000 f83b 	bl	4560 <_malloc_r>
    44ea:	b970      	cbnz	r0, 450a <__smakebuf_r+0xa2>
    44ec:	89a3      	ldrh	r3, [r4, #12]
    44ee:	f403 7200 	and.w	r2, r3, #512	; 0x200
    44f2:	b210      	sxth	r0, r2
    44f4:	b9e8      	cbnz	r0, 4532 <__smakebuf_r+0xca>
    44f6:	f043 0102 	orr.w	r1, r3, #2
    44fa:	81a1      	strh	r1, [r4, #12]
    44fc:	f104 0343 	add.w	r3, r4, #67	; 0x43
    4500:	2201      	movs	r2, #1
    4502:	6023      	str	r3, [r4, #0]
    4504:	6123      	str	r3, [r4, #16]
    4506:	6162      	str	r2, [r4, #20]
    4508:	e013      	b.n	4532 <__smakebuf_r+0xca>
    450a:	89a2      	ldrh	r2, [r4, #12]
    450c:	490b      	ldr	r1, [pc, #44]	; (453c <__smakebuf_r+0xd4>)
    450e:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    4512:	63f1      	str	r1, [r6, #60]	; 0x3c
    4514:	81a3      	strh	r3, [r4, #12]
    4516:	6020      	str	r0, [r4, #0]
    4518:	6120      	str	r0, [r4, #16]
    451a:	6165      	str	r5, [r4, #20]
    451c:	b14f      	cbz	r7, 4532 <__smakebuf_r+0xca>
    451e:	4630      	mov	r0, r6
    4520:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4524:	f001 f9b4 	bl	5890 <_isatty_r>
    4528:	b118      	cbz	r0, 4532 <__smakebuf_r+0xca>
    452a:	89a0      	ldrh	r0, [r4, #12]
    452c:	f040 0101 	orr.w	r1, r0, #1
    4530:	81a1      	strh	r1, [r4, #12]
    4532:	b011      	add	sp, #68	; 0x44
    4534:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4536:	bf00      	nop
    4538:	00004f4f 	.word	0x00004f4f
    453c:	00003b59 	.word	0x00003b59

00004540 <malloc>:
    4540:	4b02      	ldr	r3, [pc, #8]	; (454c <malloc+0xc>)
    4542:	4601      	mov	r1, r0
    4544:	6818      	ldr	r0, [r3, #0]
    4546:	f000 b80b 	b.w	4560 <_malloc_r>
    454a:	bf00      	nop
    454c:	20000050 	.word	0x20000050

00004550 <free>:
    4550:	4b02      	ldr	r3, [pc, #8]	; (455c <free+0xc>)
    4552:	4601      	mov	r1, r0
    4554:	6818      	ldr	r0, [r3, #0]
    4556:	f7ff bce1 	b.w	3f1c <_free_r>
    455a:	bf00      	nop
    455c:	20000050 	.word	0x20000050

00004560 <_malloc_r>:
    4560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4564:	f101 040b 	add.w	r4, r1, #11
    4568:	2c16      	cmp	r4, #22
    456a:	4606      	mov	r6, r0
    456c:	d903      	bls.n	4576 <_malloc_r+0x16>
    456e:	f034 0407 	bics.w	r4, r4, #7
    4572:	d501      	bpl.n	4578 <_malloc_r+0x18>
    4574:	e002      	b.n	457c <_malloc_r+0x1c>
    4576:	2410      	movs	r4, #16
    4578:	428c      	cmp	r4, r1
    457a:	d202      	bcs.n	4582 <_malloc_r+0x22>
    457c:	250c      	movs	r5, #12
    457e:	6035      	str	r5, [r6, #0]
    4580:	e1d9      	b.n	4936 <_malloc_r+0x3d6>
    4582:	4630      	mov	r0, r6
    4584:	f000 fa7f 	bl	4a86 <__malloc_lock>
    4588:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    458c:	d214      	bcs.n	45b8 <_malloc_r+0x58>
    458e:	4da0      	ldr	r5, [pc, #640]	; (4810 <_malloc_r+0x2b0>)
    4590:	08e1      	lsrs	r1, r4, #3
    4592:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
    4596:	68c5      	ldr	r5, [r0, #12]
    4598:	4285      	cmp	r5, r0
    459a:	d105      	bne.n	45a8 <_malloc_r+0x48>
    459c:	f105 0308 	add.w	r3, r5, #8
    45a0:	696d      	ldr	r5, [r5, #20]
    45a2:	1c8a      	adds	r2, r1, #2
    45a4:	429d      	cmp	r5, r3
    45a6:	d044      	beq.n	4632 <_malloc_r+0xd2>
    45a8:	68e8      	ldr	r0, [r5, #12]
    45aa:	68a9      	ldr	r1, [r5, #8]
    45ac:	686a      	ldr	r2, [r5, #4]
    45ae:	60c8      	str	r0, [r1, #12]
    45b0:	f022 0303 	bic.w	r3, r2, #3
    45b4:	6081      	str	r1, [r0, #8]
    45b6:	e059      	b.n	466c <_malloc_r+0x10c>
    45b8:	0a62      	lsrs	r2, r4, #9
    45ba:	d101      	bne.n	45c0 <_malloc_r+0x60>
    45bc:	08e2      	lsrs	r2, r4, #3
    45be:	e01b      	b.n	45f8 <_malloc_r+0x98>
    45c0:	2a04      	cmp	r2, #4
    45c2:	d802      	bhi.n	45ca <_malloc_r+0x6a>
    45c4:	09a2      	lsrs	r2, r4, #6
    45c6:	3238      	adds	r2, #56	; 0x38
    45c8:	e016      	b.n	45f8 <_malloc_r+0x98>
    45ca:	2a14      	cmp	r2, #20
    45cc:	d801      	bhi.n	45d2 <_malloc_r+0x72>
    45ce:	325b      	adds	r2, #91	; 0x5b
    45d0:	e012      	b.n	45f8 <_malloc_r+0x98>
    45d2:	2a54      	cmp	r2, #84	; 0x54
    45d4:	d802      	bhi.n	45dc <_malloc_r+0x7c>
    45d6:	0b22      	lsrs	r2, r4, #12
    45d8:	326e      	adds	r2, #110	; 0x6e
    45da:	e00d      	b.n	45f8 <_malloc_r+0x98>
    45dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    45e0:	d802      	bhi.n	45e8 <_malloc_r+0x88>
    45e2:	0be2      	lsrs	r2, r4, #15
    45e4:	3277      	adds	r2, #119	; 0x77
    45e6:	e007      	b.n	45f8 <_malloc_r+0x98>
    45e8:	f240 5354 	movw	r3, #1364	; 0x554
    45ec:	429a      	cmp	r2, r3
    45ee:	d802      	bhi.n	45f6 <_malloc_r+0x96>
    45f0:	0ca2      	lsrs	r2, r4, #18
    45f2:	327c      	adds	r2, #124	; 0x7c
    45f4:	e000      	b.n	45f8 <_malloc_r+0x98>
    45f6:	227e      	movs	r2, #126	; 0x7e
    45f8:	4885      	ldr	r0, [pc, #532]	; (4810 <_malloc_r+0x2b0>)
    45fa:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
    45fe:	68dd      	ldr	r5, [r3, #12]
    4600:	429d      	cmp	r5, r3
    4602:	d015      	beq.n	4630 <_malloc_r+0xd0>
    4604:	6869      	ldr	r1, [r5, #4]
    4606:	f021 0103 	bic.w	r1, r1, #3
    460a:	1b08      	subs	r0, r1, r4
    460c:	280f      	cmp	r0, #15
    460e:	dd01      	ble.n	4614 <_malloc_r+0xb4>
    4610:	3a01      	subs	r2, #1
    4612:	e00d      	b.n	4630 <_malloc_r+0xd0>
    4614:	2800      	cmp	r0, #0
    4616:	db09      	blt.n	462c <_malloc_r+0xcc>
    4618:	68eb      	ldr	r3, [r5, #12]
    461a:	68aa      	ldr	r2, [r5, #8]
    461c:	60d3      	str	r3, [r2, #12]
    461e:	609a      	str	r2, [r3, #8]
    4620:	186b      	adds	r3, r5, r1
    4622:	685a      	ldr	r2, [r3, #4]
    4624:	f042 0001 	orr.w	r0, r2, #1
    4628:	6058      	str	r0, [r3, #4]
    462a:	e190      	b.n	494e <_malloc_r+0x3ee>
    462c:	68ed      	ldr	r5, [r5, #12]
    462e:	e7e7      	b.n	4600 <_malloc_r+0xa0>
    4630:	3201      	adds	r2, #1
    4632:	4977      	ldr	r1, [pc, #476]	; (4810 <_malloc_r+0x2b0>)
    4634:	690d      	ldr	r5, [r1, #16]
    4636:	f101 0708 	add.w	r7, r1, #8
    463a:	42bd      	cmp	r5, r7
    463c:	d068      	beq.n	4710 <_malloc_r+0x1b0>
    463e:	6868      	ldr	r0, [r5, #4]
    4640:	f020 0303 	bic.w	r3, r0, #3
    4644:	1b18      	subs	r0, r3, r4
    4646:	280f      	cmp	r0, #15
    4648:	dd0c      	ble.n	4664 <_malloc_r+0x104>
    464a:	192b      	adds	r3, r5, r4
    464c:	614b      	str	r3, [r1, #20]
    464e:	610b      	str	r3, [r1, #16]
    4650:	f044 0401 	orr.w	r4, r4, #1
    4654:	f040 0101 	orr.w	r1, r0, #1
    4658:	606c      	str	r4, [r5, #4]
    465a:	60df      	str	r7, [r3, #12]
    465c:	609f      	str	r7, [r3, #8]
    465e:	6059      	str	r1, [r3, #4]
    4660:	5018      	str	r0, [r3, r0]
    4662:	e174      	b.n	494e <_malloc_r+0x3ee>
    4664:	2800      	cmp	r0, #0
    4666:	614f      	str	r7, [r1, #20]
    4668:	610f      	str	r7, [r1, #16]
    466a:	db01      	blt.n	4670 <_malloc_r+0x110>
    466c:	18eb      	adds	r3, r5, r3
    466e:	e7d8      	b.n	4622 <_malloc_r+0xc2>
    4670:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4674:	d20f      	bcs.n	4696 <_malloc_r+0x136>
    4676:	08db      	lsrs	r3, r3, #3
    4678:	1098      	asrs	r0, r3, #2
    467a:	2701      	movs	r7, #1
    467c:	fa07 f700 	lsl.w	r7, r7, r0
    4680:	6848      	ldr	r0, [r1, #4]
    4682:	4307      	orrs	r7, r0
    4684:	604f      	str	r7, [r1, #4]
    4686:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
    468a:	60e9      	str	r1, [r5, #12]
    468c:	688b      	ldr	r3, [r1, #8]
    468e:	60ab      	str	r3, [r5, #8]
    4690:	60dd      	str	r5, [r3, #12]
    4692:	608d      	str	r5, [r1, #8]
    4694:	e03c      	b.n	4710 <_malloc_r+0x1b0>
    4696:	0a58      	lsrs	r0, r3, #9
    4698:	2804      	cmp	r0, #4
    469a:	d802      	bhi.n	46a2 <_malloc_r+0x142>
    469c:	0998      	lsrs	r0, r3, #6
    469e:	3038      	adds	r0, #56	; 0x38
    46a0:	e016      	b.n	46d0 <_malloc_r+0x170>
    46a2:	2814      	cmp	r0, #20
    46a4:	d801      	bhi.n	46aa <_malloc_r+0x14a>
    46a6:	305b      	adds	r0, #91	; 0x5b
    46a8:	e012      	b.n	46d0 <_malloc_r+0x170>
    46aa:	2854      	cmp	r0, #84	; 0x54
    46ac:	d802      	bhi.n	46b4 <_malloc_r+0x154>
    46ae:	0b18      	lsrs	r0, r3, #12
    46b0:	306e      	adds	r0, #110	; 0x6e
    46b2:	e00d      	b.n	46d0 <_malloc_r+0x170>
    46b4:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
    46b8:	d802      	bhi.n	46c0 <_malloc_r+0x160>
    46ba:	0bd8      	lsrs	r0, r3, #15
    46bc:	3077      	adds	r0, #119	; 0x77
    46be:	e007      	b.n	46d0 <_malloc_r+0x170>
    46c0:	f240 5754 	movw	r7, #1364	; 0x554
    46c4:	42b8      	cmp	r0, r7
    46c6:	d802      	bhi.n	46ce <_malloc_r+0x16e>
    46c8:	0c98      	lsrs	r0, r3, #18
    46ca:	307c      	adds	r0, #124	; 0x7c
    46cc:	e000      	b.n	46d0 <_malloc_r+0x170>
    46ce:	207e      	movs	r0, #126	; 0x7e
    46d0:	f8df e13c 	ldr.w	lr, [pc, #316]	; 4810 <_malloc_r+0x2b0>
    46d4:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
    46d8:	68b9      	ldr	r1, [r7, #8]
    46da:	42b9      	cmp	r1, r7
    46dc:	d10e      	bne.n	46fc <_malloc_r+0x19c>
    46de:	1087      	asrs	r7, r0, #2
    46e0:	2301      	movs	r3, #1
    46e2:	fa03 f007 	lsl.w	r0, r3, r7
    46e6:	f8de 7004 	ldr.w	r7, [lr, #4]
    46ea:	ea40 0307 	orr.w	r3, r0, r7
    46ee:	f8ce 3004 	str.w	r3, [lr, #4]
    46f2:	4608      	mov	r0, r1
    46f4:	e008      	b.n	4708 <_malloc_r+0x1a8>
    46f6:	6889      	ldr	r1, [r1, #8]
    46f8:	42b9      	cmp	r1, r7
    46fa:	d004      	beq.n	4706 <_malloc_r+0x1a6>
    46fc:	6848      	ldr	r0, [r1, #4]
    46fe:	f020 0003 	bic.w	r0, r0, #3
    4702:	4283      	cmp	r3, r0
    4704:	d3f7      	bcc.n	46f6 <_malloc_r+0x196>
    4706:	68c8      	ldr	r0, [r1, #12]
    4708:	60e8      	str	r0, [r5, #12]
    470a:	60a9      	str	r1, [r5, #8]
    470c:	60cd      	str	r5, [r1, #12]
    470e:	6085      	str	r5, [r0, #8]
    4710:	4f3f      	ldr	r7, [pc, #252]	; (4810 <_malloc_r+0x2b0>)
    4712:	1095      	asrs	r5, r2, #2
    4714:	2001      	movs	r0, #1
    4716:	6879      	ldr	r1, [r7, #4]
    4718:	fa00 f305 	lsl.w	r3, r0, r5
    471c:	428b      	cmp	r3, r1
    471e:	d85d      	bhi.n	47dc <_malloc_r+0x27c>
    4720:	420b      	tst	r3, r1
    4722:	d105      	bne.n	4730 <_malloc_r+0x1d0>
    4724:	f022 0203 	bic.w	r2, r2, #3
    4728:	005b      	lsls	r3, r3, #1
    472a:	3204      	adds	r2, #4
    472c:	420b      	tst	r3, r1
    472e:	d0fb      	beq.n	4728 <_malloc_r+0x1c8>
    4730:	4d37      	ldr	r5, [pc, #220]	; (4810 <_malloc_r+0x2b0>)
    4732:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
    4736:	4677      	mov	r7, lr
    4738:	4610      	mov	r0, r2
    473a:	68fd      	ldr	r5, [r7, #12]
    473c:	42bd      	cmp	r5, r7
    473e:	d02d      	beq.n	479c <_malloc_r+0x23c>
    4740:	6869      	ldr	r1, [r5, #4]
    4742:	f021 0c03 	bic.w	ip, r1, #3
    4746:	ebc4 010c 	rsb	r1, r4, ip
    474a:	290f      	cmp	r1, #15
    474c:	dd13      	ble.n	4776 <_malloc_r+0x216>
    474e:	192b      	adds	r3, r5, r4
    4750:	f044 0401 	orr.w	r4, r4, #1
    4754:	68ea      	ldr	r2, [r5, #12]
    4756:	606c      	str	r4, [r5, #4]
    4758:	f855 0f08 	ldr.w	r0, [r5, #8]!
    475c:	5059      	str	r1, [r3, r1]
    475e:	60c2      	str	r2, [r0, #12]
    4760:	6090      	str	r0, [r2, #8]
    4762:	4a2b      	ldr	r2, [pc, #172]	; (4810 <_malloc_r+0x2b0>)
    4764:	f041 0001 	orr.w	r0, r1, #1
    4768:	6153      	str	r3, [r2, #20]
    476a:	6113      	str	r3, [r2, #16]
    476c:	3208      	adds	r2, #8
    476e:	60da      	str	r2, [r3, #12]
    4770:	609a      	str	r2, [r3, #8]
    4772:	6058      	str	r0, [r3, #4]
    4774:	e00c      	b.n	4790 <_malloc_r+0x230>
    4776:	2900      	cmp	r1, #0
    4778:	db0e      	blt.n	4798 <_malloc_r+0x238>
    477a:	eb05 000c 	add.w	r0, r5, ip
    477e:	68e9      	ldr	r1, [r5, #12]
    4780:	6842      	ldr	r2, [r0, #4]
    4782:	f042 0301 	orr.w	r3, r2, #1
    4786:	6043      	str	r3, [r0, #4]
    4788:	f855 0f08 	ldr.w	r0, [r5, #8]!
    478c:	60c1      	str	r1, [r0, #12]
    478e:	6088      	str	r0, [r1, #8]
    4790:	4630      	mov	r0, r6
    4792:	f000 f979 	bl	4a88 <__malloc_unlock>
    4796:	e0de      	b.n	4956 <_malloc_r+0x3f6>
    4798:	68ed      	ldr	r5, [r5, #12]
    479a:	e7cf      	b.n	473c <_malloc_r+0x1dc>
    479c:	3001      	adds	r0, #1
    479e:	0781      	lsls	r1, r0, #30
    47a0:	f105 0708 	add.w	r7, r5, #8
    47a4:	d1c9      	bne.n	473a <_malloc_r+0x1da>
    47a6:	4671      	mov	r1, lr
    47a8:	0795      	lsls	r5, r2, #30
    47aa:	d105      	bne.n	47b8 <_malloc_r+0x258>
    47ac:	4a18      	ldr	r2, [pc, #96]	; (4810 <_malloc_r+0x2b0>)
    47ae:	6855      	ldr	r5, [r2, #4]
    47b0:	ea25 0503 	bic.w	r5, r5, r3
    47b4:	6055      	str	r5, [r2, #4]
    47b6:	e005      	b.n	47c4 <_malloc_r+0x264>
    47b8:	f1a1 0708 	sub.w	r7, r1, #8
    47bc:	6809      	ldr	r1, [r1, #0]
    47be:	3a01      	subs	r2, #1
    47c0:	42b9      	cmp	r1, r7
    47c2:	d0f1      	beq.n	47a8 <_malloc_r+0x248>
    47c4:	4f12      	ldr	r7, [pc, #72]	; (4810 <_malloc_r+0x2b0>)
    47c6:	687f      	ldr	r7, [r7, #4]
    47c8:	005b      	lsls	r3, r3, #1
    47ca:	42bb      	cmp	r3, r7
    47cc:	d806      	bhi.n	47dc <_malloc_r+0x27c>
    47ce:	b12b      	cbz	r3, 47dc <_malloc_r+0x27c>
    47d0:	4602      	mov	r2, r0
    47d2:	423b      	tst	r3, r7
    47d4:	d1ac      	bne.n	4730 <_malloc_r+0x1d0>
    47d6:	3204      	adds	r2, #4
    47d8:	005b      	lsls	r3, r3, #1
    47da:	e7fa      	b.n	47d2 <_malloc_r+0x272>
    47dc:	4b0c      	ldr	r3, [pc, #48]	; (4810 <_malloc_r+0x2b0>)
    47de:	689f      	ldr	r7, [r3, #8]
    47e0:	6878      	ldr	r0, [r7, #4]
    47e2:	f020 0903 	bic.w	r9, r0, #3
    47e6:	45a1      	cmp	r9, r4
    47e8:	4619      	mov	r1, r3
    47ea:	d304      	bcc.n	47f6 <_malloc_r+0x296>
    47ec:	ebc4 0009 	rsb	r0, r4, r9
    47f0:	280f      	cmp	r0, #15
    47f2:	f300 80a2 	bgt.w	493a <_malloc_r+0x3da>
    47f6:	4a07      	ldr	r2, [pc, #28]	; (4814 <_malloc_r+0x2b4>)
    47f8:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
    47fc:	6815      	ldr	r5, [r2, #0]
    47fe:	3301      	adds	r3, #1
    4800:	eb07 0a09 	add.w	sl, r7, r9
    4804:	eb04 0805 	add.w	r8, r4, r5
    4808:	d106      	bne.n	4818 <_malloc_r+0x2b8>
    480a:	f108 0810 	add.w	r8, r8, #16
    480e:	e00b      	b.n	4828 <_malloc_r+0x2c8>
    4810:	20000500 	.word	0x20000500
    4814:	20000940 	.word	0x20000940
    4818:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
    481c:	f100 010f 	add.w	r1, r0, #15
    4820:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
    4824:	f022 080f 	bic.w	r8, r2, #15
    4828:	4630      	mov	r0, r6
    482a:	4641      	mov	r1, r8
    482c:	f000 fb1e 	bl	4e6c <_sbrk_r>
    4830:	1c42      	adds	r2, r0, #1
    4832:	4605      	mov	r5, r0
    4834:	d071      	beq.n	491a <_malloc_r+0x3ba>
    4836:	4550      	cmp	r0, sl
    4838:	d202      	bcs.n	4840 <_malloc_r+0x2e0>
    483a:	4b48      	ldr	r3, [pc, #288]	; (495c <_malloc_r+0x3fc>)
    483c:	429f      	cmp	r7, r3
    483e:	d16c      	bne.n	491a <_malloc_r+0x3ba>
    4840:	4847      	ldr	r0, [pc, #284]	; (4960 <_malloc_r+0x400>)
    4842:	4a46      	ldr	r2, [pc, #280]	; (495c <_malloc_r+0x3fc>)
    4844:	6841      	ldr	r1, [r0, #4]
    4846:	4555      	cmp	r5, sl
    4848:	eb08 0301 	add.w	r3, r8, r1
    484c:	6043      	str	r3, [r0, #4]
    484e:	d107      	bne.n	4860 <_malloc_r+0x300>
    4850:	0529      	lsls	r1, r5, #20
    4852:	d105      	bne.n	4860 <_malloc_r+0x300>
    4854:	6895      	ldr	r5, [r2, #8]
    4856:	44c8      	add	r8, r9
    4858:	f048 0001 	orr.w	r0, r8, #1
    485c:	6068      	str	r0, [r5, #4]
    485e:	e051      	b.n	4904 <_malloc_r+0x3a4>
    4860:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
    4864:	1c42      	adds	r2, r0, #1
    4866:	d103      	bne.n	4870 <_malloc_r+0x310>
    4868:	4a3c      	ldr	r2, [pc, #240]	; (495c <_malloc_r+0x3fc>)
    486a:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
    486e:	e005      	b.n	487c <_malloc_r+0x31c>
    4870:	ebca 0a05 	rsb	sl, sl, r5
    4874:	eb03 010a 	add.w	r1, r3, sl
    4878:	4b39      	ldr	r3, [pc, #228]	; (4960 <_malloc_r+0x400>)
    487a:	6059      	str	r1, [r3, #4]
    487c:	f015 0007 	ands.w	r0, r5, #7
    4880:	bf1c      	itt	ne
    4882:	f1c0 0008 	rsbne	r0, r0, #8
    4886:	182d      	addne	r5, r5, r0
    4888:	eb05 0c08 	add.w	ip, r5, r8
    488c:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
    4890:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
    4894:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
    4898:	4641      	mov	r1, r8
    489a:	4630      	mov	r0, r6
    489c:	f000 fae6 	bl	4e6c <_sbrk_r>
    48a0:	4a2f      	ldr	r2, [pc, #188]	; (4960 <_malloc_r+0x400>)
    48a2:	1c43      	adds	r3, r0, #1
    48a4:	6853      	ldr	r3, [r2, #4]
    48a6:	bf08      	it	eq
    48a8:	f04f 0800 	moveq.w	r8, #0
    48ac:	eb08 0103 	add.w	r1, r8, r3
    48b0:	bf08      	it	eq
    48b2:	4628      	moveq	r0, r5
    48b4:	6051      	str	r1, [r2, #4]
    48b6:	1b40      	subs	r0, r0, r5
    48b8:	4a28      	ldr	r2, [pc, #160]	; (495c <_malloc_r+0x3fc>)
    48ba:	eb00 0308 	add.w	r3, r0, r8
    48be:	f043 0101 	orr.w	r1, r3, #1
    48c2:	4297      	cmp	r7, r2
    48c4:	6095      	str	r5, [r2, #8]
    48c6:	6069      	str	r1, [r5, #4]
    48c8:	d01c      	beq.n	4904 <_malloc_r+0x3a4>
    48ca:	f1b9 0f0f 	cmp.w	r9, #15
    48ce:	d802      	bhi.n	48d6 <_malloc_r+0x376>
    48d0:	2201      	movs	r2, #1
    48d2:	606a      	str	r2, [r5, #4]
    48d4:	e021      	b.n	491a <_malloc_r+0x3ba>
    48d6:	687d      	ldr	r5, [r7, #4]
    48d8:	f1a9 090c 	sub.w	r9, r9, #12
    48dc:	f029 0907 	bic.w	r9, r9, #7
    48e0:	eb07 0309 	add.w	r3, r7, r9
    48e4:	f005 0201 	and.w	r2, r5, #1
    48e8:	2105      	movs	r1, #5
    48ea:	ea49 0002 	orr.w	r0, r9, r2
    48ee:	f1b9 0f0f 	cmp.w	r9, #15
    48f2:	6078      	str	r0, [r7, #4]
    48f4:	6059      	str	r1, [r3, #4]
    48f6:	6099      	str	r1, [r3, #8]
    48f8:	d904      	bls.n	4904 <_malloc_r+0x3a4>
    48fa:	4630      	mov	r0, r6
    48fc:	f107 0108 	add.w	r1, r7, #8
    4900:	f7ff fb0c 	bl	3f1c <_free_r>
    4904:	4a16      	ldr	r2, [pc, #88]	; (4960 <_malloc_r+0x400>)
    4906:	6853      	ldr	r3, [r2, #4]
    4908:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    490a:	6b15      	ldr	r5, [r2, #48]	; 0x30
    490c:	428b      	cmp	r3, r1
    490e:	bf88      	it	hi
    4910:	62d3      	strhi	r3, [r2, #44]	; 0x2c
    4912:	42ab      	cmp	r3, r5
    4914:	bf84      	itt	hi
    4916:	4d12      	ldrhi	r5, [pc, #72]	; (4960 <_malloc_r+0x400>)
    4918:	632b      	strhi	r3, [r5, #48]	; 0x30
    491a:	4810      	ldr	r0, [pc, #64]	; (495c <_malloc_r+0x3fc>)
    491c:	6882      	ldr	r2, [r0, #8]
    491e:	6853      	ldr	r3, [r2, #4]
    4920:	f023 0103 	bic.w	r1, r3, #3
    4924:	42a1      	cmp	r1, r4
    4926:	ebc4 0001 	rsb	r0, r4, r1
    492a:	d301      	bcc.n	4930 <_malloc_r+0x3d0>
    492c:	280f      	cmp	r0, #15
    492e:	dc04      	bgt.n	493a <_malloc_r+0x3da>
    4930:	4630      	mov	r0, r6
    4932:	f000 f8a9 	bl	4a88 <__malloc_unlock>
    4936:	2500      	movs	r5, #0
    4938:	e00d      	b.n	4956 <_malloc_r+0x3f6>
    493a:	4a08      	ldr	r2, [pc, #32]	; (495c <_malloc_r+0x3fc>)
    493c:	6895      	ldr	r5, [r2, #8]
    493e:	f044 0301 	orr.w	r3, r4, #1
    4942:	192c      	adds	r4, r5, r4
    4944:	f040 0101 	orr.w	r1, r0, #1
    4948:	606b      	str	r3, [r5, #4]
    494a:	6094      	str	r4, [r2, #8]
    494c:	6061      	str	r1, [r4, #4]
    494e:	4630      	mov	r0, r6
    4950:	f000 f89a 	bl	4a88 <__malloc_unlock>
    4954:	3508      	adds	r5, #8
    4956:	4628      	mov	r0, r5
    4958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    495c:	20000500 	.word	0x20000500
    4960:	20000940 	.word	0x20000940

00004964 <_mbrtowc_r>:
    4964:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    4968:	4616      	mov	r6, r2
    496a:	4a10      	ldr	r2, [pc, #64]	; (49ac <_mbrtowc_r+0x48>)
    496c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    496e:	6817      	ldr	r7, [r2, #0]
    4970:	4604      	mov	r4, r0
    4972:	4689      	mov	r9, r1
    4974:	4698      	mov	r8, r3
    4976:	b946      	cbnz	r6, 498a <_mbrtowc_r+0x26>
    4978:	f7ff fd54 	bl	4424 <__locale_charset>
    497c:	4631      	mov	r1, r6
    497e:	e88d 0021 	stmia.w	sp, {r0, r5}
    4982:	4a0b      	ldr	r2, [pc, #44]	; (49b0 <_mbrtowc_r+0x4c>)
    4984:	4620      	mov	r0, r4
    4986:	2301      	movs	r3, #1
    4988:	e007      	b.n	499a <_mbrtowc_r+0x36>
    498a:	f7ff fd4b 	bl	4424 <__locale_charset>
    498e:	4649      	mov	r1, r9
    4990:	e88d 0021 	stmia.w	sp, {r0, r5}
    4994:	4632      	mov	r2, r6
    4996:	4620      	mov	r0, r4
    4998:	4643      	mov	r3, r8
    499a:	47b8      	blx	r7
    499c:	1c43      	adds	r3, r0, #1
    499e:	d103      	bne.n	49a8 <_mbrtowc_r+0x44>
    49a0:	2300      	movs	r3, #0
    49a2:	218a      	movs	r1, #138	; 0x8a
    49a4:	602b      	str	r3, [r5, #0]
    49a6:	6021      	str	r1, [r4, #0]
    49a8:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
    49ac:	20000910 	.word	0x20000910
    49b0:	00006112 	.word	0x00006112

000049b4 <mbrtowc>:
    49b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    49b6:	9300      	str	r3, [sp, #0]
    49b8:	4b05      	ldr	r3, [pc, #20]	; (49d0 <mbrtowc+0x1c>)
    49ba:	4606      	mov	r6, r0
    49bc:	460d      	mov	r5, r1
    49be:	4614      	mov	r4, r2
    49c0:	6818      	ldr	r0, [r3, #0]
    49c2:	4631      	mov	r1, r6
    49c4:	462a      	mov	r2, r5
    49c6:	4623      	mov	r3, r4
    49c8:	f7ff ffcc 	bl	4964 <_mbrtowc_r>
    49cc:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
    49ce:	bf00      	nop
    49d0:	20000050 	.word	0x20000050

000049d4 <__ascii_mbtowc>:
    49d4:	b082      	sub	sp, #8
    49d6:	b901      	cbnz	r1, 49da <__ascii_mbtowc+0x6>
    49d8:	a901      	add	r1, sp, #4
    49da:	b13a      	cbz	r2, 49ec <__ascii_mbtowc+0x18>
    49dc:	b143      	cbz	r3, 49f0 <__ascii_mbtowc+0x1c>
    49de:	7813      	ldrb	r3, [r2, #0]
    49e0:	600b      	str	r3, [r1, #0]
    49e2:	7810      	ldrb	r0, [r2, #0]
    49e4:	3000      	adds	r0, #0
    49e6:	bf18      	it	ne
    49e8:	2001      	movne	r0, #1
    49ea:	e003      	b.n	49f4 <__ascii_mbtowc+0x20>
    49ec:	4610      	mov	r0, r2
    49ee:	e001      	b.n	49f4 <__ascii_mbtowc+0x20>
    49f0:	f06f 0001 	mvn.w	r0, #1
    49f4:	b002      	add	sp, #8
    49f6:	4770      	bx	lr

000049f8 <_mbtowc_r>:
    49f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    49fc:	461f      	mov	r7, r3
    49fe:	4b08      	ldr	r3, [pc, #32]	; (4a20 <_mbtowc_r+0x28>)
    4a00:	4606      	mov	r6, r0
    4a02:	4689      	mov	r9, r1
    4a04:	4690      	mov	r8, r2
    4a06:	681c      	ldr	r4, [r3, #0]
    4a08:	f7ff fd0c 	bl	4424 <__locale_charset>
    4a0c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4a0e:	9000      	str	r0, [sp, #0]
    4a10:	9501      	str	r5, [sp, #4]
    4a12:	4630      	mov	r0, r6
    4a14:	4649      	mov	r1, r9
    4a16:	4642      	mov	r2, r8
    4a18:	463b      	mov	r3, r7
    4a1a:	47a0      	blx	r4
    4a1c:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
    4a20:	20000910 	.word	0x20000910

00004a24 <memchr>:
    4a24:	b510      	push	{r4, lr}
    4a26:	b2c9      	uxtb	r1, r1
    4a28:	4603      	mov	r3, r0
    4a2a:	1882      	adds	r2, r0, r2
    4a2c:	4293      	cmp	r3, r2
    4a2e:	4618      	mov	r0, r3
    4a30:	d004      	beq.n	4a3c <memchr+0x18>
    4a32:	7804      	ldrb	r4, [r0, #0]
    4a34:	3301      	adds	r3, #1
    4a36:	428c      	cmp	r4, r1
    4a38:	d1f8      	bne.n	4a2c <memchr+0x8>
    4a3a:	e000      	b.n	4a3e <memchr+0x1a>
    4a3c:	2000      	movs	r0, #0
    4a3e:	bd10      	pop	{r4, pc}

00004a40 <memcpy>:
    4a40:	b510      	push	{r4, lr}
    4a42:	2300      	movs	r3, #0
    4a44:	4293      	cmp	r3, r2
    4a46:	d003      	beq.n	4a50 <memcpy+0x10>
    4a48:	5ccc      	ldrb	r4, [r1, r3]
    4a4a:	54c4      	strb	r4, [r0, r3]
    4a4c:	3301      	adds	r3, #1
    4a4e:	e7f9      	b.n	4a44 <memcpy+0x4>
    4a50:	bd10      	pop	{r4, pc}

00004a52 <memmove>:
    4a52:	4281      	cmp	r1, r0
    4a54:	b570      	push	{r4, r5, r6, lr}
    4a56:	d20e      	bcs.n	4a76 <memmove+0x24>
    4a58:	188c      	adds	r4, r1, r2
    4a5a:	42a0      	cmp	r0, r4
    4a5c:	d20b      	bcs.n	4a76 <memmove+0x24>
    4a5e:	1885      	adds	r5, r0, r2
    4a60:	4613      	mov	r3, r2
    4a62:	f113 33ff 	adds.w	r3, r3, #4294967295
    4a66:	d305      	bcc.n	4a74 <memmove+0x22>
    4a68:	4251      	negs	r1, r2
    4a6a:	1866      	adds	r6, r4, r1
    4a6c:	1869      	adds	r1, r5, r1
    4a6e:	5cf6      	ldrb	r6, [r6, r3]
    4a70:	54ce      	strb	r6, [r1, r3]
    4a72:	e7f6      	b.n	4a62 <memmove+0x10>
    4a74:	bd70      	pop	{r4, r5, r6, pc}
    4a76:	2300      	movs	r3, #0
    4a78:	4293      	cmp	r3, r2
    4a7a:	d003      	beq.n	4a84 <memmove+0x32>
    4a7c:	5ccc      	ldrb	r4, [r1, r3]
    4a7e:	54c4      	strb	r4, [r0, r3]
    4a80:	3301      	adds	r3, #1
    4a82:	e7f9      	b.n	4a78 <memmove+0x26>
    4a84:	bd70      	pop	{r4, r5, r6, pc}

00004a86 <__malloc_lock>:
    4a86:	4770      	bx	lr

00004a88 <__malloc_unlock>:
    4a88:	4770      	bx	lr
	...

00004a8c <_realloc_r>:
    4a8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a90:	4681      	mov	r9, r0
    4a92:	4616      	mov	r6, r2
    4a94:	460c      	mov	r4, r1
    4a96:	b921      	cbnz	r1, 4aa2 <_realloc_r+0x16>
    4a98:	4611      	mov	r1, r2
    4a9a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a9e:	f7ff bd5f 	b.w	4560 <_malloc_r>
    4aa2:	f7ff fff0 	bl	4a86 <__malloc_lock>
    4aa6:	f106 070b 	add.w	r7, r6, #11
    4aaa:	f854 5c04 	ldr.w	r5, [r4, #-4]
    4aae:	2f16      	cmp	r7, #22
    4ab0:	f1a4 0b08 	sub.w	fp, r4, #8
    4ab4:	f025 0803 	bic.w	r8, r5, #3
    4ab8:	d903      	bls.n	4ac2 <_realloc_r+0x36>
    4aba:	f037 0707 	bics.w	r7, r7, #7
    4abe:	d501      	bpl.n	4ac4 <_realloc_r+0x38>
    4ac0:	e002      	b.n	4ac8 <_realloc_r+0x3c>
    4ac2:	2710      	movs	r7, #16
    4ac4:	42b7      	cmp	r7, r6
    4ac6:	d204      	bcs.n	4ad2 <_realloc_r+0x46>
    4ac8:	200c      	movs	r0, #12
    4aca:	f8c9 0000 	str.w	r0, [r9]
    4ace:	2600      	movs	r6, #0
    4ad0:	e145      	b.n	4d5e <_realloc_r+0x2d2>
    4ad2:	45b8      	cmp	r8, r7
    4ad4:	f280 811a 	bge.w	4d0c <_realloc_r+0x280>
    4ad8:	4aa2      	ldr	r2, [pc, #648]	; (4d64 <_realloc_r+0x2d8>)
    4ada:	6891      	ldr	r1, [r2, #8]
    4adc:	eb0b 0308 	add.w	r3, fp, r8
    4ae0:	428b      	cmp	r3, r1
    4ae2:	d006      	beq.n	4af2 <_realloc_r+0x66>
    4ae4:	6858      	ldr	r0, [r3, #4]
    4ae6:	f020 0201 	bic.w	r2, r0, #1
    4aea:	1898      	adds	r0, r3, r2
    4aec:	6842      	ldr	r2, [r0, #4]
    4aee:	07d0      	lsls	r0, r2, #31
    4af0:	d426      	bmi.n	4b40 <_realloc_r+0xb4>
    4af2:	685a      	ldr	r2, [r3, #4]
    4af4:	428b      	cmp	r3, r1
    4af6:	f022 0003 	bic.w	r0, r2, #3
    4afa:	eb00 0a08 	add.w	sl, r0, r8
    4afe:	d118      	bne.n	4b32 <_realloc_r+0xa6>
    4b00:	f107 0210 	add.w	r2, r7, #16
    4b04:	4592      	cmp	sl, r2
    4b06:	db1d      	blt.n	4b44 <_realloc_r+0xb8>
    4b08:	eb0b 0507 	add.w	r5, fp, r7
    4b0c:	ebc7 0a0a 	rsb	sl, r7, sl
    4b10:	f04a 0101 	orr.w	r1, sl, #1
    4b14:	6069      	str	r1, [r5, #4]
    4b16:	f854 2c04 	ldr.w	r2, [r4, #-4]
    4b1a:	4e92      	ldr	r6, [pc, #584]	; (4d64 <_realloc_r+0x2d8>)
    4b1c:	f002 0301 	and.w	r3, r2, #1
    4b20:	431f      	orrs	r7, r3
    4b22:	60b5      	str	r5, [r6, #8]
    4b24:	f844 7c04 	str.w	r7, [r4, #-4]
    4b28:	4648      	mov	r0, r9
    4b2a:	f7ff ffad 	bl	4a88 <__malloc_unlock>
    4b2e:	4626      	mov	r6, r4
    4b30:	e115      	b.n	4d5e <_realloc_r+0x2d2>
    4b32:	45ba      	cmp	sl, r7
    4b34:	db06      	blt.n	4b44 <_realloc_r+0xb8>
    4b36:	68dd      	ldr	r5, [r3, #12]
    4b38:	689e      	ldr	r6, [r3, #8]
    4b3a:	60f5      	str	r5, [r6, #12]
    4b3c:	60ae      	str	r6, [r5, #8]
    4b3e:	e0e6      	b.n	4d0e <_realloc_r+0x282>
    4b40:	2000      	movs	r0, #0
    4b42:	4603      	mov	r3, r0
    4b44:	07ea      	lsls	r2, r5, #31
    4b46:	f100 8091 	bmi.w	4c6c <_realloc_r+0x1e0>
    4b4a:	f854 5c08 	ldr.w	r5, [r4, #-8]
    4b4e:	ebc5 050b 	rsb	r5, r5, fp
    4b52:	686a      	ldr	r2, [r5, #4]
    4b54:	f022 0203 	bic.w	r2, r2, #3
    4b58:	2b00      	cmp	r3, #0
    4b5a:	d051      	beq.n	4c00 <_realloc_r+0x174>
    4b5c:	eb02 0a08 	add.w	sl, r2, r8
    4b60:	428b      	cmp	r3, r1
    4b62:	4482      	add	sl, r0
    4b64:	d145      	bne.n	4bf2 <_realloc_r+0x166>
    4b66:	f107 0310 	add.w	r3, r7, #16
    4b6a:	459a      	cmp	sl, r3
    4b6c:	db48      	blt.n	4c00 <_realloc_r+0x174>
    4b6e:	462e      	mov	r6, r5
    4b70:	68e9      	ldr	r1, [r5, #12]
    4b72:	f856 3f08 	ldr.w	r3, [r6, #8]!
    4b76:	f1a8 0204 	sub.w	r2, r8, #4
    4b7a:	2a24      	cmp	r2, #36	; 0x24
    4b7c:	60d9      	str	r1, [r3, #12]
    4b7e:	608b      	str	r3, [r1, #8]
    4b80:	d825      	bhi.n	4bce <_realloc_r+0x142>
    4b82:	2a13      	cmp	r2, #19
    4b84:	d91b      	bls.n	4bbe <_realloc_r+0x132>
    4b86:	6821      	ldr	r1, [r4, #0]
    4b88:	60a9      	str	r1, [r5, #8]
    4b8a:	6863      	ldr	r3, [r4, #4]
    4b8c:	2a1b      	cmp	r2, #27
    4b8e:	60eb      	str	r3, [r5, #12]
    4b90:	d803      	bhi.n	4b9a <_realloc_r+0x10e>
    4b92:	f105 0010 	add.w	r0, r5, #16
    4b96:	3408      	adds	r4, #8
    4b98:	e012      	b.n	4bc0 <_realloc_r+0x134>
    4b9a:	68a0      	ldr	r0, [r4, #8]
    4b9c:	6128      	str	r0, [r5, #16]
    4b9e:	68e1      	ldr	r1, [r4, #12]
    4ba0:	2a24      	cmp	r2, #36	; 0x24
    4ba2:	6169      	str	r1, [r5, #20]
    4ba4:	d003      	beq.n	4bae <_realloc_r+0x122>
    4ba6:	f105 0018 	add.w	r0, r5, #24
    4baa:	3410      	adds	r4, #16
    4bac:	e008      	b.n	4bc0 <_realloc_r+0x134>
    4bae:	6922      	ldr	r2, [r4, #16]
    4bb0:	61aa      	str	r2, [r5, #24]
    4bb2:	6963      	ldr	r3, [r4, #20]
    4bb4:	f105 0020 	add.w	r0, r5, #32
    4bb8:	61eb      	str	r3, [r5, #28]
    4bba:	3418      	adds	r4, #24
    4bbc:	e000      	b.n	4bc0 <_realloc_r+0x134>
    4bbe:	4630      	mov	r0, r6
    4bc0:	6821      	ldr	r1, [r4, #0]
    4bc2:	6001      	str	r1, [r0, #0]
    4bc4:	6862      	ldr	r2, [r4, #4]
    4bc6:	6042      	str	r2, [r0, #4]
    4bc8:	68a3      	ldr	r3, [r4, #8]
    4bca:	6083      	str	r3, [r0, #8]
    4bcc:	e003      	b.n	4bd6 <_realloc_r+0x14a>
    4bce:	4630      	mov	r0, r6
    4bd0:	4621      	mov	r1, r4
    4bd2:	f7ff ff3e 	bl	4a52 <memmove>
    4bd6:	19e8      	adds	r0, r5, r7
    4bd8:	ebc7 0a0a 	rsb	sl, r7, sl
    4bdc:	f04a 0201 	orr.w	r2, sl, #1
    4be0:	6042      	str	r2, [r0, #4]
    4be2:	686b      	ldr	r3, [r5, #4]
    4be4:	495f      	ldr	r1, [pc, #380]	; (4d64 <_realloc_r+0x2d8>)
    4be6:	6088      	str	r0, [r1, #8]
    4be8:	f003 0001 	and.w	r0, r3, #1
    4bec:	4307      	orrs	r7, r0
    4bee:	606f      	str	r7, [r5, #4]
    4bf0:	e088      	b.n	4d04 <_realloc_r+0x278>
    4bf2:	45ba      	cmp	sl, r7
    4bf4:	db04      	blt.n	4c00 <_realloc_r+0x174>
    4bf6:	68d9      	ldr	r1, [r3, #12]
    4bf8:	6898      	ldr	r0, [r3, #8]
    4bfa:	60c1      	str	r1, [r0, #12]
    4bfc:	6088      	str	r0, [r1, #8]
    4bfe:	e003      	b.n	4c08 <_realloc_r+0x17c>
    4c00:	eb02 0a08 	add.w	sl, r2, r8
    4c04:	45ba      	cmp	sl, r7
    4c06:	db31      	blt.n	4c6c <_realloc_r+0x1e0>
    4c08:	4628      	mov	r0, r5
    4c0a:	68eb      	ldr	r3, [r5, #12]
    4c0c:	f850 1f08 	ldr.w	r1, [r0, #8]!
    4c10:	f1a8 0204 	sub.w	r2, r8, #4
    4c14:	2a24      	cmp	r2, #36	; 0x24
    4c16:	60cb      	str	r3, [r1, #12]
    4c18:	6099      	str	r1, [r3, #8]
    4c1a:	d823      	bhi.n	4c64 <_realloc_r+0x1d8>
    4c1c:	2a13      	cmp	r2, #19
    4c1e:	d91a      	bls.n	4c56 <_realloc_r+0x1ca>
    4c20:	6820      	ldr	r0, [r4, #0]
    4c22:	60a8      	str	r0, [r5, #8]
    4c24:	6866      	ldr	r6, [r4, #4]
    4c26:	2a1b      	cmp	r2, #27
    4c28:	60ee      	str	r6, [r5, #12]
    4c2a:	d803      	bhi.n	4c34 <_realloc_r+0x1a8>
    4c2c:	f105 0010 	add.w	r0, r5, #16
    4c30:	3408      	adds	r4, #8
    4c32:	e010      	b.n	4c56 <_realloc_r+0x1ca>
    4c34:	68a3      	ldr	r3, [r4, #8]
    4c36:	612b      	str	r3, [r5, #16]
    4c38:	68e1      	ldr	r1, [r4, #12]
    4c3a:	2a24      	cmp	r2, #36	; 0x24
    4c3c:	6169      	str	r1, [r5, #20]
    4c3e:	d003      	beq.n	4c48 <_realloc_r+0x1bc>
    4c40:	f105 0018 	add.w	r0, r5, #24
    4c44:	3410      	adds	r4, #16
    4c46:	e006      	b.n	4c56 <_realloc_r+0x1ca>
    4c48:	6922      	ldr	r2, [r4, #16]
    4c4a:	61aa      	str	r2, [r5, #24]
    4c4c:	6960      	ldr	r0, [r4, #20]
    4c4e:	3418      	adds	r4, #24
    4c50:	61e8      	str	r0, [r5, #28]
    4c52:	f105 0020 	add.w	r0, r5, #32
    4c56:	6826      	ldr	r6, [r4, #0]
    4c58:	6006      	str	r6, [r0, #0]
    4c5a:	6863      	ldr	r3, [r4, #4]
    4c5c:	6043      	str	r3, [r0, #4]
    4c5e:	68a1      	ldr	r1, [r4, #8]
    4c60:	6081      	str	r1, [r0, #8]
    4c62:	e055      	b.n	4d10 <_realloc_r+0x284>
    4c64:	4621      	mov	r1, r4
    4c66:	f7ff fef4 	bl	4a52 <memmove>
    4c6a:	e051      	b.n	4d10 <_realloc_r+0x284>
    4c6c:	4631      	mov	r1, r6
    4c6e:	4648      	mov	r0, r9
    4c70:	f7ff fc76 	bl	4560 <_malloc_r>
    4c74:	4606      	mov	r6, r0
    4c76:	2800      	cmp	r0, #0
    4c78:	d044      	beq.n	4d04 <_realloc_r+0x278>
    4c7a:	f854 1c04 	ldr.w	r1, [r4, #-4]
    4c7e:	f021 0301 	bic.w	r3, r1, #1
    4c82:	f1a0 0208 	sub.w	r2, r0, #8
    4c86:	eb0b 0103 	add.w	r1, fp, r3
    4c8a:	428a      	cmp	r2, r1
    4c8c:	d106      	bne.n	4c9c <_realloc_r+0x210>
    4c8e:	f850 6c04 	ldr.w	r6, [r0, #-4]
    4c92:	f026 0503 	bic.w	r5, r6, #3
    4c96:	eb05 0a08 	add.w	sl, r5, r8
    4c9a:	e038      	b.n	4d0e <_realloc_r+0x282>
    4c9c:	f1a8 0204 	sub.w	r2, r8, #4
    4ca0:	2a24      	cmp	r2, #36	; 0x24
    4ca2:	d828      	bhi.n	4cf6 <_realloc_r+0x26a>
    4ca4:	2a13      	cmp	r2, #19
    4ca6:	d91e      	bls.n	4ce6 <_realloc_r+0x25a>
    4ca8:	6823      	ldr	r3, [r4, #0]
    4caa:	6003      	str	r3, [r0, #0]
    4cac:	6861      	ldr	r1, [r4, #4]
    4cae:	2a1b      	cmp	r2, #27
    4cb0:	6041      	str	r1, [r0, #4]
    4cb2:	d804      	bhi.n	4cbe <_realloc_r+0x232>
    4cb4:	f100 0008 	add.w	r0, r0, #8
    4cb8:	f104 0208 	add.w	r2, r4, #8
    4cbc:	e014      	b.n	4ce8 <_realloc_r+0x25c>
    4cbe:	68a0      	ldr	r0, [r4, #8]
    4cc0:	60b0      	str	r0, [r6, #8]
    4cc2:	68e3      	ldr	r3, [r4, #12]
    4cc4:	2a24      	cmp	r2, #36	; 0x24
    4cc6:	60f3      	str	r3, [r6, #12]
    4cc8:	d004      	beq.n	4cd4 <_realloc_r+0x248>
    4cca:	f106 0010 	add.w	r0, r6, #16
    4cce:	f104 0210 	add.w	r2, r4, #16
    4cd2:	e009      	b.n	4ce8 <_realloc_r+0x25c>
    4cd4:	6922      	ldr	r2, [r4, #16]
    4cd6:	6132      	str	r2, [r6, #16]
    4cd8:	6961      	ldr	r1, [r4, #20]
    4cda:	f106 0018 	add.w	r0, r6, #24
    4cde:	6171      	str	r1, [r6, #20]
    4ce0:	f104 0218 	add.w	r2, r4, #24
    4ce4:	e000      	b.n	4ce8 <_realloc_r+0x25c>
    4ce6:	4622      	mov	r2, r4
    4ce8:	6813      	ldr	r3, [r2, #0]
    4cea:	6003      	str	r3, [r0, #0]
    4cec:	6851      	ldr	r1, [r2, #4]
    4cee:	6041      	str	r1, [r0, #4]
    4cf0:	6892      	ldr	r2, [r2, #8]
    4cf2:	6082      	str	r2, [r0, #8]
    4cf4:	e002      	b.n	4cfc <_realloc_r+0x270>
    4cf6:	4621      	mov	r1, r4
    4cf8:	f7ff feab 	bl	4a52 <memmove>
    4cfc:	4648      	mov	r0, r9
    4cfe:	4621      	mov	r1, r4
    4d00:	f7ff f90c 	bl	3f1c <_free_r>
    4d04:	4648      	mov	r0, r9
    4d06:	f7ff febf 	bl	4a88 <__malloc_unlock>
    4d0a:	e028      	b.n	4d5e <_realloc_r+0x2d2>
    4d0c:	46c2      	mov	sl, r8
    4d0e:	465d      	mov	r5, fp
    4d10:	ebc7 000a 	rsb	r0, r7, sl
    4d14:	280f      	cmp	r0, #15
    4d16:	686a      	ldr	r2, [r5, #4]
    4d18:	d911      	bls.n	4d3e <_realloc_r+0x2b2>
    4d1a:	19e9      	adds	r1, r5, r7
    4d1c:	f002 0601 	and.w	r6, r2, #1
    4d20:	4337      	orrs	r7, r6
    4d22:	f040 0301 	orr.w	r3, r0, #1
    4d26:	1808      	adds	r0, r1, r0
    4d28:	606f      	str	r7, [r5, #4]
    4d2a:	604b      	str	r3, [r1, #4]
    4d2c:	6842      	ldr	r2, [r0, #4]
    4d2e:	f042 0601 	orr.w	r6, r2, #1
    4d32:	6046      	str	r6, [r0, #4]
    4d34:	3108      	adds	r1, #8
    4d36:	4648      	mov	r0, r9
    4d38:	f7ff f8f0 	bl	3f1c <_free_r>
    4d3c:	e00a      	b.n	4d54 <_realloc_r+0x2c8>
    4d3e:	f002 0601 	and.w	r6, r2, #1
    4d42:	eb05 010a 	add.w	r1, r5, sl
    4d46:	ea4a 0306 	orr.w	r3, sl, r6
    4d4a:	606b      	str	r3, [r5, #4]
    4d4c:	6848      	ldr	r0, [r1, #4]
    4d4e:	f040 0201 	orr.w	r2, r0, #1
    4d52:	604a      	str	r2, [r1, #4]
    4d54:	4648      	mov	r0, r9
    4d56:	f7ff fe97 	bl	4a88 <__malloc_unlock>
    4d5a:	f105 0608 	add.w	r6, r5, #8
    4d5e:	4630      	mov	r0, r6
    4d60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4d64:	20000500 	.word	0x20000500

00004d68 <lflush>:
    4d68:	8983      	ldrh	r3, [r0, #12]
    4d6a:	f003 0109 	and.w	r1, r3, #9
    4d6e:	2909      	cmp	r1, #9
    4d70:	d101      	bne.n	4d76 <lflush+0xe>
    4d72:	f7fe bedb 	b.w	3b2c <fflush>
    4d76:	2000      	movs	r0, #0
    4d78:	4770      	bx	lr

00004d7a <__srefill_r>:
    4d7a:	b570      	push	{r4, r5, r6, lr}
    4d7c:	460c      	mov	r4, r1
    4d7e:	4605      	mov	r5, r0
    4d80:	b118      	cbz	r0, 4d8a <__srefill_r+0x10>
    4d82:	6b83      	ldr	r3, [r0, #56]	; 0x38
    4d84:	b90b      	cbnz	r3, 4d8a <__srefill_r+0x10>
    4d86:	f7fe ff2d 	bl	3be4 <__sinit>
    4d8a:	89a0      	ldrh	r0, [r4, #12]
    4d8c:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
    4d90:	b211      	sxth	r1, r2
    4d92:	b931      	cbnz	r1, 4da2 <__srefill_r+0x28>
    4d94:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
    4d98:	6e60      	ldr	r0, [r4, #100]	; 0x64
    4d9a:	81a3      	strh	r3, [r4, #12]
    4d9c:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
    4da0:	6662      	str	r2, [r4, #100]	; 0x64
    4da2:	89a3      	ldrh	r3, [r4, #12]
    4da4:	f003 0020 	and.w	r0, r3, #32
    4da8:	2100      	movs	r1, #0
    4daa:	b202      	sxth	r2, r0
    4dac:	6061      	str	r1, [r4, #4]
    4dae:	2a00      	cmp	r2, #0
    4db0:	d152      	bne.n	4e58 <__srefill_r+0xde>
    4db2:	f003 0104 	and.w	r1, r3, #4
    4db6:	b208      	sxth	r0, r1
    4db8:	b9d8      	cbnz	r0, 4df2 <__srefill_r+0x78>
    4dba:	f003 0010 	and.w	r0, r3, #16
    4dbe:	b202      	sxth	r2, r0
    4dc0:	b912      	cbnz	r2, 4dc8 <__srefill_r+0x4e>
    4dc2:	2109      	movs	r1, #9
    4dc4:	6029      	str	r1, [r5, #0]
    4dc6:	e044      	b.n	4e52 <__srefill_r+0xd8>
    4dc8:	f003 0308 	and.w	r3, r3, #8
    4dcc:	b219      	sxth	r1, r3
    4dce:	b159      	cbz	r1, 4de8 <__srefill_r+0x6e>
    4dd0:	4628      	mov	r0, r5
    4dd2:	4621      	mov	r1, r4
    4dd4:	f7fe fe12 	bl	39fc <_fflush_r>
    4dd8:	2800      	cmp	r0, #0
    4dda:	d13d      	bne.n	4e58 <__srefill_r+0xde>
    4ddc:	89a6      	ldrh	r6, [r4, #12]
    4dde:	60a0      	str	r0, [r4, #8]
    4de0:	f026 0208 	bic.w	r2, r6, #8
    4de4:	81a2      	strh	r2, [r4, #12]
    4de6:	61a0      	str	r0, [r4, #24]
    4de8:	89a0      	ldrh	r0, [r4, #12]
    4dea:	f040 0304 	orr.w	r3, r0, #4
    4dee:	81a3      	strh	r3, [r4, #12]
    4df0:	e010      	b.n	4e14 <__srefill_r+0x9a>
    4df2:	6b21      	ldr	r1, [r4, #48]	; 0x30
    4df4:	b171      	cbz	r1, 4e14 <__srefill_r+0x9a>
    4df6:	f104 0340 	add.w	r3, r4, #64	; 0x40
    4dfa:	4299      	cmp	r1, r3
    4dfc:	d002      	beq.n	4e04 <__srefill_r+0x8a>
    4dfe:	4628      	mov	r0, r5
    4e00:	f7ff f88c 	bl	3f1c <_free_r>
    4e04:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    4e06:	2000      	movs	r0, #0
    4e08:	6320      	str	r0, [r4, #48]	; 0x30
    4e0a:	6062      	str	r2, [r4, #4]
    4e0c:	b112      	cbz	r2, 4e14 <__srefill_r+0x9a>
    4e0e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    4e10:	6021      	str	r1, [r4, #0]
    4e12:	bd70      	pop	{r4, r5, r6, pc}
    4e14:	6921      	ldr	r1, [r4, #16]
    4e16:	b919      	cbnz	r1, 4e20 <__srefill_r+0xa6>
    4e18:	4628      	mov	r0, r5
    4e1a:	4621      	mov	r1, r4
    4e1c:	f7ff fb24 	bl	4468 <__smakebuf_r>
    4e20:	89a6      	ldrh	r6, [r4, #12]
    4e22:	07b3      	lsls	r3, r6, #30
    4e24:	d004      	beq.n	4e30 <__srefill_r+0xb6>
    4e26:	4a0f      	ldr	r2, [pc, #60]	; (4e64 <__srefill_r+0xea>)
    4e28:	490f      	ldr	r1, [pc, #60]	; (4e68 <__srefill_r+0xee>)
    4e2a:	6810      	ldr	r0, [r2, #0]
    4e2c:	f7ff fa87 	bl	433e <_fwalk>
    4e30:	6922      	ldr	r2, [r4, #16]
    4e32:	6a26      	ldr	r6, [r4, #32]
    4e34:	6022      	str	r2, [r4, #0]
    4e36:	4628      	mov	r0, r5
    4e38:	69e1      	ldr	r1, [r4, #28]
    4e3a:	6963      	ldr	r3, [r4, #20]
    4e3c:	47b0      	blx	r6
    4e3e:	2800      	cmp	r0, #0
    4e40:	6060      	str	r0, [r4, #4]
    4e42:	dc0c      	bgt.n	4e5e <__srefill_r+0xe4>
    4e44:	89a3      	ldrh	r3, [r4, #12]
    4e46:	d102      	bne.n	4e4e <__srefill_r+0xd4>
    4e48:	f043 0220 	orr.w	r2, r3, #32
    4e4c:	e003      	b.n	4e56 <__srefill_r+0xdc>
    4e4e:	2000      	movs	r0, #0
    4e50:	6060      	str	r0, [r4, #4]
    4e52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
    4e56:	81a2      	strh	r2, [r4, #12]
    4e58:	f04f 30ff 	mov.w	r0, #4294967295
    4e5c:	bd70      	pop	{r4, r5, r6, pc}
    4e5e:	2000      	movs	r0, #0
    4e60:	bd70      	pop	{r4, r5, r6, pc}
    4e62:	bf00      	nop
    4e64:	00005fa0 	.word	0x00005fa0
    4e68:	00004d69 	.word	0x00004d69

00004e6c <_sbrk_r>:
    4e6c:	b538      	push	{r3, r4, r5, lr}
    4e6e:	4c06      	ldr	r4, [pc, #24]	; (4e88 <_sbrk_r+0x1c>)
    4e70:	2300      	movs	r3, #0
    4e72:	4605      	mov	r5, r0
    4e74:	4608      	mov	r0, r1
    4e76:	6023      	str	r3, [r4, #0]
    4e78:	f7fd f872 	bl	1f60 <_sbrk>
    4e7c:	1c43      	adds	r3, r0, #1
    4e7e:	d102      	bne.n	4e86 <_sbrk_r+0x1a>
    4e80:	6821      	ldr	r1, [r4, #0]
    4e82:	b101      	cbz	r1, 4e86 <_sbrk_r+0x1a>
    4e84:	6029      	str	r1, [r5, #0]
    4e86:	bd38      	pop	{r3, r4, r5, pc}
    4e88:	20000980 	.word	0x20000980

00004e8c <__sccl>:
    4e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e8e:	780b      	ldrb	r3, [r1, #0]
    4e90:	2b5e      	cmp	r3, #94	; 0x5e
    4e92:	d002      	beq.n	4e9a <__sccl+0xe>
    4e94:	3101      	adds	r1, #1
    4e96:	2400      	movs	r4, #0
    4e98:	e002      	b.n	4ea0 <__sccl+0x14>
    4e9a:	784b      	ldrb	r3, [r1, #1]
    4e9c:	2401      	movs	r4, #1
    4e9e:	3102      	adds	r1, #2
    4ea0:	2200      	movs	r2, #0
    4ea2:	5484      	strb	r4, [r0, r2]
    4ea4:	3201      	adds	r2, #1
    4ea6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    4eaa:	d1fa      	bne.n	4ea2 <__sccl+0x16>
    4eac:	b90b      	cbnz	r3, 4eb2 <__sccl+0x26>
    4eae:	1e4a      	subs	r2, r1, #1
    4eb0:	e01a      	b.n	4ee8 <__sccl+0x5c>
    4eb2:	f1c4 0701 	rsb	r7, r4, #1
    4eb6:	b2fe      	uxtb	r6, r7
    4eb8:	54c6      	strb	r6, [r0, r3]
    4eba:	460a      	mov	r2, r1
    4ebc:	4611      	mov	r1, r2
    4ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
    4ec2:	2c2d      	cmp	r4, #45	; 0x2d
    4ec4:	d004      	beq.n	4ed0 <__sccl+0x44>
    4ec6:	2c5d      	cmp	r4, #93	; 0x5d
    4ec8:	d00d      	beq.n	4ee6 <__sccl+0x5a>
    4eca:	b16c      	cbz	r4, 4ee8 <__sccl+0x5c>
    4ecc:	4623      	mov	r3, r4
    4ece:	e7f2      	b.n	4eb6 <__sccl+0x2a>
    4ed0:	7855      	ldrb	r5, [r2, #1]
    4ed2:	2d5d      	cmp	r5, #93	; 0x5d
    4ed4:	d0fa      	beq.n	4ecc <__sccl+0x40>
    4ed6:	429d      	cmp	r5, r3
    4ed8:	dbf8      	blt.n	4ecc <__sccl+0x40>
    4eda:	3202      	adds	r2, #2
    4edc:	3301      	adds	r3, #1
    4ede:	42ab      	cmp	r3, r5
    4ee0:	54c6      	strb	r6, [r0, r3]
    4ee2:	dbfb      	blt.n	4edc <__sccl+0x50>
    4ee4:	e7ea      	b.n	4ebc <__sccl+0x30>
    4ee6:	460a      	mov	r2, r1
    4ee8:	4610      	mov	r0, r2
    4eea:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004eec <__sread>:
    4eec:	b510      	push	{r4, lr}
    4eee:	460c      	mov	r4, r1
    4ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4ef4:	f000 fcee 	bl	58d4 <_read_r>
    4ef8:	2800      	cmp	r0, #0
    4efa:	db03      	blt.n	4f04 <__sread+0x18>
    4efc:	6d22      	ldr	r2, [r4, #80]	; 0x50
    4efe:	1813      	adds	r3, r2, r0
    4f00:	6523      	str	r3, [r4, #80]	; 0x50
    4f02:	bd10      	pop	{r4, pc}
    4f04:	89a3      	ldrh	r3, [r4, #12]
    4f06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
    4f0a:	81a1      	strh	r1, [r4, #12]
    4f0c:	bd10      	pop	{r4, pc}

00004f0e <__seofread>:
    4f0e:	2000      	movs	r0, #0
    4f10:	4770      	bx	lr

00004f12 <__swrite>:
    4f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f16:	461d      	mov	r5, r3
    4f18:	898b      	ldrh	r3, [r1, #12]
    4f1a:	460c      	mov	r4, r1
    4f1c:	f403 7180 	and.w	r1, r3, #256	; 0x100
    4f20:	4616      	mov	r6, r2
    4f22:	b20a      	sxth	r2, r1
    4f24:	4607      	mov	r7, r0
    4f26:	b12a      	cbz	r2, 4f34 <__swrite+0x22>
    4f28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4f2c:	2200      	movs	r2, #0
    4f2e:	2302      	movs	r3, #2
    4f30:	f000 fcbe 	bl	58b0 <_lseek_r>
    4f34:	89a0      	ldrh	r0, [r4, #12]
    4f36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4f3a:	f420 5380 	bic.w	r3, r0, #4096	; 0x1000
    4f3e:	81a3      	strh	r3, [r4, #12]
    4f40:	4638      	mov	r0, r7
    4f42:	4632      	mov	r2, r6
    4f44:	462b      	mov	r3, r5
    4f46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4f4a:	f000 bc23 	b.w	5794 <_write_r>

00004f4e <__sseek>:
    4f4e:	b510      	push	{r4, lr}
    4f50:	460c      	mov	r4, r1
    4f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4f56:	f000 fcab 	bl	58b0 <_lseek_r>
    4f5a:	1c43      	adds	r3, r0, #1
    4f5c:	89a3      	ldrh	r3, [r4, #12]
    4f5e:	d103      	bne.n	4f68 <__sseek+0x1a>
    4f60:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    4f64:	81a2      	strh	r2, [r4, #12]
    4f66:	bd10      	pop	{r4, pc}
    4f68:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
    4f6c:	81a1      	strh	r1, [r4, #12]
    4f6e:	6520      	str	r0, [r4, #80]	; 0x50
    4f70:	bd10      	pop	{r4, pc}

00004f72 <__sclose>:
    4f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4f76:	f000 bc1f 	b.w	57b8 <_close_r>

00004f7a <strcmp>:
    4f7a:	f810 2b01 	ldrb.w	r2, [r0], #1
    4f7e:	f811 3b01 	ldrb.w	r3, [r1], #1
    4f82:	2a01      	cmp	r2, #1
    4f84:	bf28      	it	cs
    4f86:	429a      	cmpcs	r2, r3
    4f88:	d0f7      	beq.n	4f7a <strcmp>
    4f8a:	eba2 0003 	sub.w	r0, r2, r3
    4f8e:	4770      	bx	lr

00004f90 <strlen>:
    4f90:	4603      	mov	r3, r0
    4f92:	f813 2b01 	ldrb.w	r2, [r3], #1
    4f96:	2a00      	cmp	r2, #0
    4f98:	d1fb      	bne.n	4f92 <strlen+0x2>
    4f9a:	1a18      	subs	r0, r3, r0
    4f9c:	3801      	subs	r0, #1
    4f9e:	4770      	bx	lr

00004fa0 <_strtol_r>:
    4fa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4fa4:	9001      	str	r0, [sp, #4]
    4fa6:	4840      	ldr	r0, [pc, #256]	; (50a8 <_strtol_r+0x108>)
    4fa8:	f8d0 9000 	ldr.w	r9, [r0]
    4fac:	4608      	mov	r0, r1
    4fae:	4604      	mov	r4, r0
    4fb0:	f814 5b01 	ldrb.w	r5, [r4], #1
    4fb4:	eb09 0605 	add.w	r6, r9, r5
    4fb8:	4620      	mov	r0, r4
    4fba:	7877      	ldrb	r7, [r6, #1]
    4fbc:	f007 0608 	and.w	r6, r7, #8
    4fc0:	b2f7      	uxtb	r7, r6
    4fc2:	2f00      	cmp	r7, #0
    4fc4:	d1f3      	bne.n	4fae <_strtol_r+0xe>
    4fc6:	2d2d      	cmp	r5, #45	; 0x2d
    4fc8:	d103      	bne.n	4fd2 <_strtol_r+0x32>
    4fca:	f814 5b01 	ldrb.w	r5, [r4], #1
    4fce:	2701      	movs	r7, #1
    4fd0:	e004      	b.n	4fdc <_strtol_r+0x3c>
    4fd2:	2d2b      	cmp	r5, #43	; 0x2b
    4fd4:	bf04      	itt	eq
    4fd6:	4624      	moveq	r4, r4
    4fd8:	f814 5b01 	ldrbeq.w	r5, [r4], #1
    4fdc:	2b00      	cmp	r3, #0
    4fde:	d05c      	beq.n	509a <_strtol_r+0xfa>
    4fe0:	2b10      	cmp	r3, #16
    4fe2:	d107      	bne.n	4ff4 <_strtol_r+0x54>
    4fe4:	2d30      	cmp	r5, #48	; 0x30
    4fe6:	d105      	bne.n	4ff4 <_strtol_r+0x54>
    4fe8:	7825      	ldrb	r5, [r4, #0]
    4fea:	2d78      	cmp	r5, #120	; 0x78
    4fec:	d14e      	bne.n	508c <_strtol_r+0xec>
    4fee:	7865      	ldrb	r5, [r4, #1]
    4ff0:	2310      	movs	r3, #16
    4ff2:	3402      	adds	r4, #2
    4ff4:	2f00      	cmp	r7, #0
    4ff6:	bf0c      	ite	eq
    4ff8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    4ffc:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
    5000:	fbb0 faf3 	udiv	sl, r0, r3
    5004:	2600      	movs	r6, #0
    5006:	fb03 081a 	mls	r8, r3, sl, r0
    500a:	4630      	mov	r0, r6
    500c:	eb09 0c05 	add.w	ip, r9, r5
    5010:	f89c c001 	ldrb.w	ip, [ip, #1]
    5014:	f00c 0b04 	and.w	fp, ip, #4
    5018:	fa5f fb8b 	uxtb.w	fp, fp
    501c:	f1bb 0f00 	cmp.w	fp, #0
    5020:	d001      	beq.n	5026 <_strtol_r+0x86>
    5022:	3d30      	subs	r5, #48	; 0x30
    5024:	e00b      	b.n	503e <_strtol_r+0x9e>
    5026:	f01c 0c03 	ands.w	ip, ip, #3
    502a:	d01b      	beq.n	5064 <_strtol_r+0xc4>
    502c:	f1bc 0f01 	cmp.w	ip, #1
    5030:	bf14      	ite	ne
    5032:	f04f 0c57 	movne.w	ip, #87	; 0x57
    5036:	f04f 0c37 	moveq.w	ip, #55	; 0x37
    503a:	ebcc 0505 	rsb	r5, ip, r5
    503e:	429d      	cmp	r5, r3
    5040:	da10      	bge.n	5064 <_strtol_r+0xc4>
    5042:	f1b6 3fff 	cmp.w	r6, #4294967295
    5046:	d00a      	beq.n	505e <_strtol_r+0xbe>
    5048:	4550      	cmp	r0, sl
    504a:	d806      	bhi.n	505a <_strtol_r+0xba>
    504c:	d101      	bne.n	5052 <_strtol_r+0xb2>
    504e:	4545      	cmp	r5, r8
    5050:	dc03      	bgt.n	505a <_strtol_r+0xba>
    5052:	fb03 5000 	mla	r0, r3, r0, r5
    5056:	2601      	movs	r6, #1
    5058:	e001      	b.n	505e <_strtol_r+0xbe>
    505a:	f04f 36ff 	mov.w	r6, #4294967295
    505e:	f814 5b01 	ldrb.w	r5, [r4], #1
    5062:	e7d3      	b.n	500c <_strtol_r+0x6c>
    5064:	1c73      	adds	r3, r6, #1
    5066:	d10a      	bne.n	507e <_strtol_r+0xde>
    5068:	2f00      	cmp	r7, #0
    506a:	9901      	ldr	r1, [sp, #4]
    506c:	bf0c      	ite	eq
    506e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    5072:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
    5076:	2322      	movs	r3, #34	; 0x22
    5078:	600b      	str	r3, [r1, #0]
    507a:	b922      	cbnz	r2, 5086 <_strtol_r+0xe6>
    507c:	e011      	b.n	50a2 <_strtol_r+0x102>
    507e:	b107      	cbz	r7, 5082 <_strtol_r+0xe2>
    5080:	4240      	negs	r0, r0
    5082:	b172      	cbz	r2, 50a2 <_strtol_r+0x102>
    5084:	b106      	cbz	r6, 5088 <_strtol_r+0xe8>
    5086:	1e61      	subs	r1, r4, #1
    5088:	6011      	str	r1, [r2, #0]
    508a:	e00a      	b.n	50a2 <_strtol_r+0x102>
    508c:	2d58      	cmp	r5, #88	; 0x58
    508e:	d0ae      	beq.n	4fee <_strtol_r+0x4e>
    5090:	2530      	movs	r5, #48	; 0x30
    5092:	2b00      	cmp	r3, #0
    5094:	d1ae      	bne.n	4ff4 <_strtol_r+0x54>
    5096:	2308      	movs	r3, #8
    5098:	e7ac      	b.n	4ff4 <_strtol_r+0x54>
    509a:	2d30      	cmp	r5, #48	; 0x30
    509c:	d0a4      	beq.n	4fe8 <_strtol_r+0x48>
    509e:	230a      	movs	r3, #10
    50a0:	e7a8      	b.n	4ff4 <_strtol_r+0x54>
    50a2:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    50a6:	bf00      	nop
    50a8:	20000480 	.word	0x20000480

000050ac <strtol>:
    50ac:	b530      	push	{r4, r5, lr}
    50ae:	4613      	mov	r3, r2
    50b0:	4a04      	ldr	r2, [pc, #16]	; (50c4 <strtol+0x18>)
    50b2:	4605      	mov	r5, r0
    50b4:	460c      	mov	r4, r1
    50b6:	6810      	ldr	r0, [r2, #0]
    50b8:	4629      	mov	r1, r5
    50ba:	4622      	mov	r2, r4
    50bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    50c0:	f7ff bf6e 	b.w	4fa0 <_strtol_r>
    50c4:	20000050 	.word	0x20000050

000050c8 <_strtoll_r>:
    50c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    50cc:	4698      	mov	r8, r3
    50ce:	b089      	sub	sp, #36	; 0x24
    50d0:	4b60      	ldr	r3, [pc, #384]	; (5254 <_strtoll_r+0x18c>)
    50d2:	9007      	str	r0, [sp, #28]
    50d4:	6818      	ldr	r0, [r3, #0]
    50d6:	9104      	str	r1, [sp, #16]
    50d8:	4694      	mov	ip, r2
    50da:	9005      	str	r0, [sp, #20]
    50dc:	460e      	mov	r6, r1
    50de:	9c05      	ldr	r4, [sp, #20]
    50e0:	f816 7b01 	ldrb.w	r7, [r6], #1
    50e4:	19e2      	adds	r2, r4, r7
    50e6:	4631      	mov	r1, r6
    50e8:	f892 a001 	ldrb.w	sl, [r2, #1]
    50ec:	f00a 0508 	and.w	r5, sl, #8
    50f0:	b2eb      	uxtb	r3, r5
    50f2:	2b00      	cmp	r3, #0
    50f4:	d1f2      	bne.n	50dc <_strtoll_r+0x14>
    50f6:	2f2d      	cmp	r7, #45	; 0x2d
    50f8:	d104      	bne.n	5104 <_strtoll_r+0x3c>
    50fa:	f816 7b01 	ldrb.w	r7, [r6], #1
    50fe:	f04f 0a01 	mov.w	sl, #1
    5102:	e006      	b.n	5112 <_strtoll_r+0x4a>
    5104:	2f2b      	cmp	r7, #43	; 0x2b
    5106:	bf08      	it	eq
    5108:	4636      	moveq	r6, r6
    510a:	469a      	mov	sl, r3
    510c:	bf08      	it	eq
    510e:	f816 7b01 	ldrbeq.w	r7, [r6], #1
    5112:	f1b8 0f00 	cmp.w	r8, #0
    5116:	f000 8092 	beq.w	523e <_strtoll_r+0x176>
    511a:	f1b8 0f10 	cmp.w	r8, #16
    511e:	d108      	bne.n	5132 <_strtoll_r+0x6a>
    5120:	2f30      	cmp	r7, #48	; 0x30
    5122:	d106      	bne.n	5132 <_strtoll_r+0x6a>
    5124:	7837      	ldrb	r7, [r6, #0]
    5126:	2f78      	cmp	r7, #120	; 0x78
    5128:	d17e      	bne.n	5228 <_strtoll_r+0x160>
    512a:	7877      	ldrb	r7, [r6, #1]
    512c:	f04f 0810 	mov.w	r8, #16
    5130:	3602      	adds	r6, #2
    5132:	f1ba 0f00 	cmp.w	sl, #0
    5136:	d003      	beq.n	5140 <_strtoll_r+0x78>
    5138:	2400      	movs	r4, #0
    513a:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
    513e:	e003      	b.n	5148 <_strtoll_r+0x80>
    5140:	f04f 34ff 	mov.w	r4, #4294967295
    5144:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    5148:	ea4f 7be8 	mov.w	fp, r8, asr #31
    514c:	4620      	mov	r0, r4
    514e:	4629      	mov	r1, r5
    5150:	4642      	mov	r2, r8
    5152:	465b      	mov	r3, fp
    5154:	f8cd c004 	str.w	ip, [sp, #4]
    5158:	f000 fbce 	bl	58f8 <__aeabi_uldivmod>
    515c:	465b      	mov	r3, fp
    515e:	9206      	str	r2, [sp, #24]
    5160:	4620      	mov	r0, r4
    5162:	4642      	mov	r2, r8
    5164:	4629      	mov	r1, r5
    5166:	f000 fbc7 	bl	58f8 <__aeabi_uldivmod>
    516a:	f8dd c004 	ldr.w	ip, [sp, #4]
    516e:	9103      	str	r1, [sp, #12]
    5170:	46c1      	mov	r9, r8
    5172:	9002      	str	r0, [sp, #8]
    5174:	2100      	movs	r1, #0
    5176:	2200      	movs	r2, #0
    5178:	2300      	movs	r3, #0
    517a:	9805      	ldr	r0, [sp, #20]
    517c:	19c4      	adds	r4, r0, r7
    517e:	7860      	ldrb	r0, [r4, #1]
    5180:	f000 0404 	and.w	r4, r0, #4
    5184:	b2e4      	uxtb	r4, r4
    5186:	b10c      	cbz	r4, 518c <_strtoll_r+0xc4>
    5188:	3f30      	subs	r7, #48	; 0x30
    518a:	e007      	b.n	519c <_strtoll_r+0xd4>
    518c:	f010 0003 	ands.w	r0, r0, #3
    5190:	d026      	beq.n	51e0 <_strtoll_r+0x118>
    5192:	2801      	cmp	r0, #1
    5194:	bf14      	ite	ne
    5196:	2057      	movne	r0, #87	; 0x57
    5198:	2037      	moveq	r0, #55	; 0x37
    519a:	1a3f      	subs	r7, r7, r0
    519c:	4547      	cmp	r7, r8
    519e:	da1f      	bge.n	51e0 <_strtoll_r+0x118>
    51a0:	1c4c      	adds	r4, r1, #1
    51a2:	d01a      	beq.n	51da <_strtoll_r+0x112>
    51a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    51a8:	4299      	cmp	r1, r3
    51aa:	bf08      	it	eq
    51ac:	4290      	cmpeq	r0, r2
    51ae:	d312      	bcc.n	51d6 <_strtoll_r+0x10e>
    51b0:	428b      	cmp	r3, r1
    51b2:	bf08      	it	eq
    51b4:	4282      	cmpeq	r2, r0
    51b6:	d102      	bne.n	51be <_strtoll_r+0xf6>
    51b8:	9906      	ldr	r1, [sp, #24]
    51ba:	428f      	cmp	r7, r1
    51bc:	dc0b      	bgt.n	51d6 <_strtoll_r+0x10e>
    51be:	fb02 f40b 	mul.w	r4, r2, fp
    51c2:	fb09 4003 	mla	r0, r9, r3, r4
    51c6:	fba2 2309 	umull	r2, r3, r2, r9
    51ca:	19d2      	adds	r2, r2, r7
    51cc:	4403      	add	r3, r0
    51ce:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
    51d2:	2101      	movs	r1, #1
    51d4:	e001      	b.n	51da <_strtoll_r+0x112>
    51d6:	f04f 31ff 	mov.w	r1, #4294967295
    51da:	f816 7b01 	ldrb.w	r7, [r6], #1
    51de:	e7cc      	b.n	517a <_strtoll_r+0xb2>
    51e0:	1c48      	adds	r0, r1, #1
    51e2:	d111      	bne.n	5208 <_strtoll_r+0x140>
    51e4:	f1ba 0f00 	cmp.w	sl, #0
    51e8:	d003      	beq.n	51f2 <_strtoll_r+0x12a>
    51ea:	2200      	movs	r2, #0
    51ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    51f0:	e003      	b.n	51fa <_strtoll_r+0x132>
    51f2:	f04f 32ff 	mov.w	r2, #4294967295
    51f6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    51fa:	9c07      	ldr	r4, [sp, #28]
    51fc:	2022      	movs	r0, #34	; 0x22
    51fe:	6020      	str	r0, [r4, #0]
    5200:	f1bc 0f00 	cmp.w	ip, #0
    5204:	d10a      	bne.n	521c <_strtoll_r+0x154>
    5206:	e020      	b.n	524a <_strtoll_r+0x182>
    5208:	f1ba 0f00 	cmp.w	sl, #0
    520c:	d002      	beq.n	5214 <_strtoll_r+0x14c>
    520e:	4252      	negs	r2, r2
    5210:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    5214:	f1bc 0f00 	cmp.w	ip, #0
    5218:	d017      	beq.n	524a <_strtoll_r+0x182>
    521a:	b109      	cbz	r1, 5220 <_strtoll_r+0x158>
    521c:	3e01      	subs	r6, #1
    521e:	9604      	str	r6, [sp, #16]
    5220:	9c04      	ldr	r4, [sp, #16]
    5222:	f8cc 4000 	str.w	r4, [ip]
    5226:	e010      	b.n	524a <_strtoll_r+0x182>
    5228:	2f58      	cmp	r7, #88	; 0x58
    522a:	f43f af7e 	beq.w	512a <_strtoll_r+0x62>
    522e:	2730      	movs	r7, #48	; 0x30
    5230:	f1b8 0f00 	cmp.w	r8, #0
    5234:	f47f af7d 	bne.w	5132 <_strtoll_r+0x6a>
    5238:	f04f 0808 	mov.w	r8, #8
    523c:	e779      	b.n	5132 <_strtoll_r+0x6a>
    523e:	2f30      	cmp	r7, #48	; 0x30
    5240:	f43f af70 	beq.w	5124 <_strtoll_r+0x5c>
    5244:	f04f 080a 	mov.w	r8, #10
    5248:	e773      	b.n	5132 <_strtoll_r+0x6a>
    524a:	4610      	mov	r0, r2
    524c:	4619      	mov	r1, r3
    524e:	b009      	add	sp, #36	; 0x24
    5250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5254:	20000480 	.word	0x20000480

00005258 <_strtoul_r>:
    5258:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    525c:	9001      	str	r0, [sp, #4]
    525e:	483c      	ldr	r0, [pc, #240]	; (5350 <_strtoul_r+0xf8>)
    5260:	f8d0 9000 	ldr.w	r9, [r0]
    5264:	4608      	mov	r0, r1
    5266:	4604      	mov	r4, r0
    5268:	f814 5b01 	ldrb.w	r5, [r4], #1
    526c:	eb09 0605 	add.w	r6, r9, r5
    5270:	4620      	mov	r0, r4
    5272:	7877      	ldrb	r7, [r6, #1]
    5274:	f007 0608 	and.w	r6, r7, #8
    5278:	b2f7      	uxtb	r7, r6
    527a:	2f00      	cmp	r7, #0
    527c:	d1f3      	bne.n	5266 <_strtoul_r+0xe>
    527e:	2d2d      	cmp	r5, #45	; 0x2d
    5280:	d103      	bne.n	528a <_strtoul_r+0x32>
    5282:	f814 5b01 	ldrb.w	r5, [r4], #1
    5286:	2701      	movs	r7, #1
    5288:	e004      	b.n	5294 <_strtoul_r+0x3c>
    528a:	2d2b      	cmp	r5, #43	; 0x2b
    528c:	bf04      	itt	eq
    528e:	4624      	moveq	r4, r4
    5290:	f814 5b01 	ldrbeq.w	r5, [r4], #1
    5294:	2b00      	cmp	r3, #0
    5296:	d055      	beq.n	5344 <_strtoul_r+0xec>
    5298:	2b10      	cmp	r3, #16
    529a:	d107      	bne.n	52ac <_strtoul_r+0x54>
    529c:	2d30      	cmp	r5, #48	; 0x30
    529e:	d105      	bne.n	52ac <_strtoul_r+0x54>
    52a0:	7825      	ldrb	r5, [r4, #0]
    52a2:	2d78      	cmp	r5, #120	; 0x78
    52a4:	d147      	bne.n	5336 <_strtoul_r+0xde>
    52a6:	7865      	ldrb	r5, [r4, #1]
    52a8:	2310      	movs	r3, #16
    52aa:	3402      	adds	r4, #2
    52ac:	f04f 3aff 	mov.w	sl, #4294967295
    52b0:	fbba faf3 	udiv	sl, sl, r3
    52b4:	fb03 f00a 	mul.w	r0, r3, sl
    52b8:	2600      	movs	r6, #0
    52ba:	ea6f 0800 	mvn.w	r8, r0
    52be:	4630      	mov	r0, r6
    52c0:	eb09 0c05 	add.w	ip, r9, r5
    52c4:	f89c c001 	ldrb.w	ip, [ip, #1]
    52c8:	f00c 0b04 	and.w	fp, ip, #4
    52cc:	fa5f fb8b 	uxtb.w	fp, fp
    52d0:	f1bb 0f00 	cmp.w	fp, #0
    52d4:	d001      	beq.n	52da <_strtoul_r+0x82>
    52d6:	3d30      	subs	r5, #48	; 0x30
    52d8:	e00b      	b.n	52f2 <_strtoul_r+0x9a>
    52da:	f01c 0c03 	ands.w	ip, ip, #3
    52de:	d01b      	beq.n	5318 <_strtoul_r+0xc0>
    52e0:	f1bc 0f01 	cmp.w	ip, #1
    52e4:	bf14      	ite	ne
    52e6:	f04f 0c57 	movne.w	ip, #87	; 0x57
    52ea:	f04f 0c37 	moveq.w	ip, #55	; 0x37
    52ee:	ebcc 0505 	rsb	r5, ip, r5
    52f2:	429d      	cmp	r5, r3
    52f4:	da10      	bge.n	5318 <_strtoul_r+0xc0>
    52f6:	f1b6 3fff 	cmp.w	r6, #4294967295
    52fa:	d00a      	beq.n	5312 <_strtoul_r+0xba>
    52fc:	4550      	cmp	r0, sl
    52fe:	d806      	bhi.n	530e <_strtoul_r+0xb6>
    5300:	d101      	bne.n	5306 <_strtoul_r+0xae>
    5302:	4545      	cmp	r5, r8
    5304:	dc03      	bgt.n	530e <_strtoul_r+0xb6>
    5306:	fb03 5000 	mla	r0, r3, r0, r5
    530a:	2601      	movs	r6, #1
    530c:	e001      	b.n	5312 <_strtoul_r+0xba>
    530e:	f04f 36ff 	mov.w	r6, #4294967295
    5312:	f814 5b01 	ldrb.w	r5, [r4], #1
    5316:	e7d3      	b.n	52c0 <_strtoul_r+0x68>
    5318:	1c73      	adds	r3, r6, #1
    531a:	d105      	bne.n	5328 <_strtoul_r+0xd0>
    531c:	9901      	ldr	r1, [sp, #4]
    531e:	2322      	movs	r3, #34	; 0x22
    5320:	600b      	str	r3, [r1, #0]
    5322:	4630      	mov	r0, r6
    5324:	b922      	cbnz	r2, 5330 <_strtoul_r+0xd8>
    5326:	e011      	b.n	534c <_strtoul_r+0xf4>
    5328:	b107      	cbz	r7, 532c <_strtoul_r+0xd4>
    532a:	4240      	negs	r0, r0
    532c:	b172      	cbz	r2, 534c <_strtoul_r+0xf4>
    532e:	b106      	cbz	r6, 5332 <_strtoul_r+0xda>
    5330:	1e61      	subs	r1, r4, #1
    5332:	6011      	str	r1, [r2, #0]
    5334:	e00a      	b.n	534c <_strtoul_r+0xf4>
    5336:	2d58      	cmp	r5, #88	; 0x58
    5338:	d0b5      	beq.n	52a6 <_strtoul_r+0x4e>
    533a:	2530      	movs	r5, #48	; 0x30
    533c:	2b00      	cmp	r3, #0
    533e:	d1b5      	bne.n	52ac <_strtoul_r+0x54>
    5340:	2308      	movs	r3, #8
    5342:	e7b3      	b.n	52ac <_strtoul_r+0x54>
    5344:	2d30      	cmp	r5, #48	; 0x30
    5346:	d0ab      	beq.n	52a0 <_strtoul_r+0x48>
    5348:	230a      	movs	r3, #10
    534a:	e7af      	b.n	52ac <_strtoul_r+0x54>
    534c:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5350:	20000480 	.word	0x20000480

00005354 <strtoul>:
    5354:	b530      	push	{r4, r5, lr}
    5356:	4613      	mov	r3, r2
    5358:	4a04      	ldr	r2, [pc, #16]	; (536c <strtoul+0x18>)
    535a:	4605      	mov	r5, r0
    535c:	460c      	mov	r4, r1
    535e:	6810      	ldr	r0, [r2, #0]
    5360:	4629      	mov	r1, r5
    5362:	4622      	mov	r2, r4
    5364:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    5368:	f7ff bf76 	b.w	5258 <_strtoul_r>
    536c:	20000050 	.word	0x20000050

00005370 <_strtoull_r>:
    5370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5374:	461e      	mov	r6, r3
    5376:	b087      	sub	sp, #28
    5378:	4b54      	ldr	r3, [pc, #336]	; (54cc <_strtoull_r+0x15c>)
    537a:	9005      	str	r0, [sp, #20]
    537c:	6818      	ldr	r0, [r3, #0]
    537e:	468a      	mov	sl, r1
    5380:	4693      	mov	fp, r2
    5382:	9003      	str	r0, [sp, #12]
    5384:	460c      	mov	r4, r1
    5386:	9a03      	ldr	r2, [sp, #12]
    5388:	f814 5b01 	ldrb.w	r5, [r4], #1
    538c:	1957      	adds	r7, r2, r5
    538e:	4621      	mov	r1, r4
    5390:	f897 9001 	ldrb.w	r9, [r7, #1]
    5394:	f009 0308 	and.w	r3, r9, #8
    5398:	b2d8      	uxtb	r0, r3
    539a:	2800      	cmp	r0, #0
    539c:	d1f2      	bne.n	5384 <_strtoull_r+0x14>
    539e:	2d2d      	cmp	r5, #45	; 0x2d
    53a0:	d104      	bne.n	53ac <_strtoull_r+0x3c>
    53a2:	f814 5b01 	ldrb.w	r5, [r4], #1
    53a6:	f04f 0901 	mov.w	r9, #1
    53aa:	e006      	b.n	53ba <_strtoull_r+0x4a>
    53ac:	2d2b      	cmp	r5, #43	; 0x2b
    53ae:	bf08      	it	eq
    53b0:	4624      	moveq	r4, r4
    53b2:	4681      	mov	r9, r0
    53b4:	bf08      	it	eq
    53b6:	f814 5b01 	ldrbeq.w	r5, [r4], #1
    53ba:	2e00      	cmp	r6, #0
    53bc:	d07d      	beq.n	54ba <_strtoull_r+0x14a>
    53be:	2e10      	cmp	r6, #16
    53c0:	d107      	bne.n	53d2 <_strtoull_r+0x62>
    53c2:	2d30      	cmp	r5, #48	; 0x30
    53c4:	d105      	bne.n	53d2 <_strtoull_r+0x62>
    53c6:	7825      	ldrb	r5, [r4, #0]
    53c8:	2d78      	cmp	r5, #120	; 0x78
    53ca:	d16f      	bne.n	54ac <_strtoull_r+0x13c>
    53cc:	7865      	ldrb	r5, [r4, #1]
    53ce:	2610      	movs	r6, #16
    53d0:	3402      	adds	r4, #2
    53d2:	ea4f 78e6 	mov.w	r8, r6, asr #31
    53d6:	4632      	mov	r2, r6
    53d8:	4643      	mov	r3, r8
    53da:	f04f 30ff 	mov.w	r0, #4294967295
    53de:	f04f 31ff 	mov.w	r1, #4294967295
    53e2:	f000 fa89 	bl	58f8 <__aeabi_uldivmod>
    53e6:	4632      	mov	r2, r6
    53e8:	e88d 0003 	stmia.w	sp, {r0, r1}
    53ec:	4643      	mov	r3, r8
    53ee:	f04f 30ff 	mov.w	r0, #4294967295
    53f2:	f04f 31ff 	mov.w	r1, #4294967295
    53f6:	f000 fa7f 	bl	58f8 <__aeabi_uldivmod>
    53fa:	4637      	mov	r7, r6
    53fc:	9204      	str	r2, [sp, #16]
    53fe:	2100      	movs	r1, #0
    5400:	2200      	movs	r2, #0
    5402:	2300      	movs	r3, #0
    5404:	9803      	ldr	r0, [sp, #12]
    5406:	eb00 0c05 	add.w	ip, r0, r5
    540a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    540e:	f000 0e04 	and.w	lr, r0, #4
    5412:	fa5f fc8e 	uxtb.w	ip, lr
    5416:	f1bc 0f00 	cmp.w	ip, #0
    541a:	d001      	beq.n	5420 <_strtoull_r+0xb0>
    541c:	3d30      	subs	r5, #48	; 0x30
    541e:	e007      	b.n	5430 <_strtoull_r+0xc0>
    5420:	f010 0003 	ands.w	r0, r0, #3
    5424:	d026      	beq.n	5474 <_strtoull_r+0x104>
    5426:	2801      	cmp	r0, #1
    5428:	bf14      	ite	ne
    542a:	2057      	movne	r0, #87	; 0x57
    542c:	2037      	moveq	r0, #55	; 0x37
    542e:	1a2d      	subs	r5, r5, r0
    5430:	42b5      	cmp	r5, r6
    5432:	da1f      	bge.n	5474 <_strtoull_r+0x104>
    5434:	1c48      	adds	r0, r1, #1
    5436:	d01a      	beq.n	546e <_strtoull_r+0xfe>
    5438:	e9dd 0100 	ldrd	r0, r1, [sp]
    543c:	4299      	cmp	r1, r3
    543e:	bf08      	it	eq
    5440:	4290      	cmpeq	r0, r2
    5442:	d312      	bcc.n	546a <_strtoull_r+0xfa>
    5444:	428b      	cmp	r3, r1
    5446:	bf08      	it	eq
    5448:	4282      	cmpeq	r2, r0
    544a:	d102      	bne.n	5452 <_strtoull_r+0xe2>
    544c:	9904      	ldr	r1, [sp, #16]
    544e:	428d      	cmp	r5, r1
    5450:	dc0b      	bgt.n	546a <_strtoull_r+0xfa>
    5452:	fb02 f008 	mul.w	r0, r2, r8
    5456:	fb07 0103 	mla	r1, r7, r3, r0
    545a:	fba2 2307 	umull	r2, r3, r2, r7
    545e:	18cb      	adds	r3, r1, r3
    5460:	1952      	adds	r2, r2, r5
    5462:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
    5466:	2101      	movs	r1, #1
    5468:	e001      	b.n	546e <_strtoull_r+0xfe>
    546a:	f04f 31ff 	mov.w	r1, #4294967295
    546e:	f814 5b01 	ldrb.w	r5, [r4], #1
    5472:	e7c7      	b.n	5404 <_strtoull_r+0x94>
    5474:	1c48      	adds	r0, r1, #1
    5476:	d10a      	bne.n	548e <_strtoull_r+0x11e>
    5478:	9a05      	ldr	r2, [sp, #20]
    547a:	2022      	movs	r0, #34	; 0x22
    547c:	6010      	str	r0, [r2, #0]
    547e:	f04f 33ff 	mov.w	r3, #4294967295
    5482:	f04f 32ff 	mov.w	r2, #4294967295
    5486:	f1bb 0f00 	cmp.w	fp, #0
    548a:	d10a      	bne.n	54a2 <_strtoull_r+0x132>
    548c:	e019      	b.n	54c2 <_strtoull_r+0x152>
    548e:	f1b9 0f00 	cmp.w	r9, #0
    5492:	d002      	beq.n	549a <_strtoull_r+0x12a>
    5494:	4252      	negs	r2, r2
    5496:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    549a:	f1bb 0f00 	cmp.w	fp, #0
    549e:	d010      	beq.n	54c2 <_strtoull_r+0x152>
    54a0:	b109      	cbz	r1, 54a6 <_strtoull_r+0x136>
    54a2:	f104 3aff 	add.w	sl, r4, #4294967295
    54a6:	f8cb a000 	str.w	sl, [fp]
    54aa:	e00a      	b.n	54c2 <_strtoull_r+0x152>
    54ac:	2d58      	cmp	r5, #88	; 0x58
    54ae:	d08d      	beq.n	53cc <_strtoull_r+0x5c>
    54b0:	2530      	movs	r5, #48	; 0x30
    54b2:	2e00      	cmp	r6, #0
    54b4:	d18d      	bne.n	53d2 <_strtoull_r+0x62>
    54b6:	2608      	movs	r6, #8
    54b8:	e78b      	b.n	53d2 <_strtoull_r+0x62>
    54ba:	2d30      	cmp	r5, #48	; 0x30
    54bc:	d083      	beq.n	53c6 <_strtoull_r+0x56>
    54be:	260a      	movs	r6, #10
    54c0:	e787      	b.n	53d2 <_strtoull_r+0x62>
    54c2:	4610      	mov	r0, r2
    54c4:	4619      	mov	r1, r3
    54c6:	b007      	add	sp, #28
    54c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    54cc:	20000480 	.word	0x20000480

000054d0 <__submore>:
    54d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    54d4:	460c      	mov	r4, r1
    54d6:	6b09      	ldr	r1, [r1, #48]	; 0x30
    54d8:	f104 0340 	add.w	r3, r4, #64	; 0x40
    54dc:	4299      	cmp	r1, r3
    54de:	d11c      	bne.n	551a <__submore+0x4a>
    54e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
    54e4:	f7ff f83c 	bl	4560 <_malloc_r>
    54e8:	b918      	cbnz	r0, 54f2 <__submore+0x22>
    54ea:	f04f 30ff 	mov.w	r0, #4294967295
    54ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    54f2:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
    54f6:	6320      	str	r0, [r4, #48]	; 0x30
    54f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
    54fc:	6361      	str	r1, [r4, #52]	; 0x34
    54fe:	f880 23ff 	strb.w	r2, [r0, #1023]	; 0x3ff
    5502:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    5506:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
    550a:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
    550e:	f880 13fd 	strb.w	r1, [r0, #1021]	; 0x3fd
    5512:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
    5516:	6020      	str	r0, [r4, #0]
    5518:	e012      	b.n	5540 <__submore+0x70>
    551a:	6b66      	ldr	r6, [r4, #52]	; 0x34
    551c:	0077      	lsls	r7, r6, #1
    551e:	463a      	mov	r2, r7
    5520:	f7ff fab4 	bl	4a8c <_realloc_r>
    5524:	4605      	mov	r5, r0
    5526:	2800      	cmp	r0, #0
    5528:	d0df      	beq.n	54ea <__submore+0x1a>
    552a:	eb00 0806 	add.w	r8, r0, r6
    552e:	4640      	mov	r0, r8
    5530:	4629      	mov	r1, r5
    5532:	4632      	mov	r2, r6
    5534:	f7ff fa84 	bl	4a40 <memcpy>
    5538:	f8c4 8000 	str.w	r8, [r4]
    553c:	6325      	str	r5, [r4, #48]	; 0x30
    553e:	6367      	str	r7, [r4, #52]	; 0x34
    5540:	2000      	movs	r0, #0
    5542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005546 <_ungetc_r>:
    5546:	1c4b      	adds	r3, r1, #1
    5548:	b570      	push	{r4, r5, r6, lr}
    554a:	4606      	mov	r6, r0
    554c:	460d      	mov	r5, r1
    554e:	4614      	mov	r4, r2
    5550:	d102      	bne.n	5558 <_ungetc_r+0x12>
    5552:	f04f 35ff 	mov.w	r5, #4294967295
    5556:	e062      	b.n	561e <_ungetc_r+0xd8>
    5558:	b118      	cbz	r0, 5562 <_ungetc_r+0x1c>
    555a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    555c:	b90b      	cbnz	r3, 5562 <_ungetc_r+0x1c>
    555e:	f7fe fb41 	bl	3be4 <__sinit>
    5562:	89a0      	ldrh	r0, [r4, #12]
    5564:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
    5568:	b211      	sxth	r1, r2
    556a:	b931      	cbnz	r1, 557a <_ungetc_r+0x34>
    556c:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
    5570:	6e60      	ldr	r0, [r4, #100]	; 0x64
    5572:	81a3      	strh	r3, [r4, #12]
    5574:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
    5578:	6662      	str	r2, [r4, #100]	; 0x64
    557a:	89a1      	ldrh	r1, [r4, #12]
    557c:	f001 0004 	and.w	r0, r1, #4
    5580:	f021 0320 	bic.w	r3, r1, #32
    5584:	b202      	sxth	r2, r0
    5586:	81a3      	strh	r3, [r4, #12]
    5588:	b9c2      	cbnz	r2, 55bc <_ungetc_r+0x76>
    558a:	f001 0310 	and.w	r3, r1, #16
    558e:	b218      	sxth	r0, r3
    5590:	2800      	cmp	r0, #0
    5592:	d0de      	beq.n	5552 <_ungetc_r+0xc>
    5594:	f001 0108 	and.w	r1, r1, #8
    5598:	b20a      	sxth	r2, r1
    559a:	b15a      	cbz	r2, 55b4 <_ungetc_r+0x6e>
    559c:	4630      	mov	r0, r6
    559e:	4621      	mov	r1, r4
    55a0:	f7fe fa2c 	bl	39fc <_fflush_r>
    55a4:	2800      	cmp	r0, #0
    55a6:	d1d4      	bne.n	5552 <_ungetc_r+0xc>
    55a8:	89a3      	ldrh	r3, [r4, #12]
    55aa:	60a0      	str	r0, [r4, #8]
    55ac:	f023 0108 	bic.w	r1, r3, #8
    55b0:	81a1      	strh	r1, [r4, #12]
    55b2:	61a0      	str	r0, [r4, #24]
    55b4:	89a0      	ldrh	r0, [r4, #12]
    55b6:	f040 0204 	orr.w	r2, r0, #4
    55ba:	81a2      	strh	r2, [r4, #12]
    55bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
    55be:	b2ed      	uxtb	r5, r5
    55c0:	b183      	cbz	r3, 55e4 <_ungetc_r+0x9e>
    55c2:	6862      	ldr	r2, [r4, #4]
    55c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    55c6:	429a      	cmp	r2, r3
    55c8:	da05      	bge.n	55d6 <_ungetc_r+0x90>
    55ca:	6821      	ldr	r1, [r4, #0]
    55cc:	1e48      	subs	r0, r1, #1
    55ce:	6020      	str	r0, [r4, #0]
    55d0:	f801 5c01 	strb.w	r5, [r1, #-1]
    55d4:	e011      	b.n	55fa <_ungetc_r+0xb4>
    55d6:	4630      	mov	r0, r6
    55d8:	4621      	mov	r1, r4
    55da:	f7ff ff79 	bl	54d0 <__submore>
    55de:	2800      	cmp	r0, #0
    55e0:	d0f3      	beq.n	55ca <_ungetc_r+0x84>
    55e2:	e7b6      	b.n	5552 <_ungetc_r+0xc>
    55e4:	6921      	ldr	r1, [r4, #16]
    55e6:	b159      	cbz	r1, 5600 <_ungetc_r+0xba>
    55e8:	6820      	ldr	r0, [r4, #0]
    55ea:	4288      	cmp	r0, r1
    55ec:	d908      	bls.n	5600 <_ungetc_r+0xba>
    55ee:	f810 2c01 	ldrb.w	r2, [r0, #-1]
    55f2:	42aa      	cmp	r2, r5
    55f4:	d104      	bne.n	5600 <_ungetc_r+0xba>
    55f6:	3801      	subs	r0, #1
    55f8:	6020      	str	r0, [r4, #0]
    55fa:	6862      	ldr	r2, [r4, #4]
    55fc:	1c51      	adds	r1, r2, #1
    55fe:	e00d      	b.n	561c <_ungetc_r+0xd6>
    5600:	6863      	ldr	r3, [r4, #4]
    5602:	6821      	ldr	r1, [r4, #0]
    5604:	63e3      	str	r3, [r4, #60]	; 0x3c
    5606:	4623      	mov	r3, r4
    5608:	f104 0040 	add.w	r0, r4, #64	; 0x40
    560c:	f803 5f42 	strb.w	r5, [r3, #66]!
    5610:	2203      	movs	r2, #3
    5612:	63a1      	str	r1, [r4, #56]	; 0x38
    5614:	6320      	str	r0, [r4, #48]	; 0x30
    5616:	6362      	str	r2, [r4, #52]	; 0x34
    5618:	6023      	str	r3, [r4, #0]
    561a:	2101      	movs	r1, #1
    561c:	6061      	str	r1, [r4, #4]
    561e:	4628      	mov	r0, r5
    5620:	bd70      	pop	{r4, r5, r6, pc}

00005622 <ungetc>:
    5622:	460a      	mov	r2, r1
    5624:	4902      	ldr	r1, [pc, #8]	; (5630 <ungetc+0xe>)
    5626:	4603      	mov	r3, r0
    5628:	6808      	ldr	r0, [r1, #0]
    562a:	4619      	mov	r1, r3
    562c:	f7ff bf8b 	b.w	5546 <_ungetc_r>
    5630:	20000050 	.word	0x20000050

00005634 <__swbuf_r>:
    5634:	b570      	push	{r4, r5, r6, lr}
    5636:	460d      	mov	r5, r1
    5638:	4614      	mov	r4, r2
    563a:	4606      	mov	r6, r0
    563c:	b118      	cbz	r0, 5646 <__swbuf_r+0x12>
    563e:	6b83      	ldr	r3, [r0, #56]	; 0x38
    5640:	b90b      	cbnz	r3, 5646 <__swbuf_r+0x12>
    5642:	f7fe facf 	bl	3be4 <__sinit>
    5646:	89a1      	ldrh	r1, [r4, #12]
    5648:	69a0      	ldr	r0, [r4, #24]
    564a:	f001 0208 	and.w	r2, r1, #8
    564e:	b213      	sxth	r3, r2
    5650:	60a0      	str	r0, [r4, #8]
    5652:	b10b      	cbz	r3, 5658 <__swbuf_r+0x24>
    5654:	6920      	ldr	r0, [r4, #16]
    5656:	b958      	cbnz	r0, 5670 <__swbuf_r+0x3c>
    5658:	4630      	mov	r0, r6
    565a:	4621      	mov	r1, r4
    565c:	f7fe f962 	bl	3924 <__swsetup_r>
    5660:	b130      	cbz	r0, 5670 <__swbuf_r+0x3c>
    5662:	89a5      	ldrh	r5, [r4, #12]
    5664:	2009      	movs	r0, #9
    5666:	f045 0140 	orr.w	r1, r5, #64	; 0x40
    566a:	81a1      	strh	r1, [r4, #12]
    566c:	6030      	str	r0, [r6, #0]
    566e:	e017      	b.n	56a0 <__swbuf_r+0x6c>
    5670:	89a1      	ldrh	r1, [r4, #12]
    5672:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
    5676:	b213      	sxth	r3, r2
    5678:	b2ed      	uxtb	r5, r5
    567a:	b933      	cbnz	r3, 568a <__swbuf_r+0x56>
    567c:	f441 5000 	orr.w	r0, r1, #8192	; 0x2000
    5680:	6e61      	ldr	r1, [r4, #100]	; 0x64
    5682:	81a0      	strh	r0, [r4, #12]
    5684:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
    5688:	6662      	str	r2, [r4, #100]	; 0x64
    568a:	6820      	ldr	r0, [r4, #0]
    568c:	6923      	ldr	r3, [r4, #16]
    568e:	6961      	ldr	r1, [r4, #20]
    5690:	1ac0      	subs	r0, r0, r3
    5692:	4288      	cmp	r0, r1
    5694:	db07      	blt.n	56a6 <__swbuf_r+0x72>
    5696:	4630      	mov	r0, r6
    5698:	4621      	mov	r1, r4
    569a:	f7fe f9af 	bl	39fc <_fflush_r>
    569e:	b110      	cbz	r0, 56a6 <__swbuf_r+0x72>
    56a0:	f04f 35ff 	mov.w	r5, #4294967295
    56a4:	e015      	b.n	56d2 <__swbuf_r+0x9e>
    56a6:	68a2      	ldr	r2, [r4, #8]
    56a8:	6821      	ldr	r1, [r4, #0]
    56aa:	1e53      	subs	r3, r2, #1
    56ac:	60a3      	str	r3, [r4, #8]
    56ae:	f801 5b01 	strb.w	r5, [r1], #1
    56b2:	6962      	ldr	r2, [r4, #20]
    56b4:	6021      	str	r1, [r4, #0]
    56b6:	3001      	adds	r0, #1
    56b8:	4290      	cmp	r0, r2
    56ba:	d004      	beq.n	56c6 <__swbuf_r+0x92>
    56bc:	89a3      	ldrh	r3, [r4, #12]
    56be:	07db      	lsls	r3, r3, #31
    56c0:	d507      	bpl.n	56d2 <__swbuf_r+0x9e>
    56c2:	2d0a      	cmp	r5, #10
    56c4:	d105      	bne.n	56d2 <__swbuf_r+0x9e>
    56c6:	4630      	mov	r0, r6
    56c8:	4621      	mov	r1, r4
    56ca:	f7fe f997 	bl	39fc <_fflush_r>
    56ce:	2800      	cmp	r0, #0
    56d0:	d1e6      	bne.n	56a0 <__swbuf_r+0x6c>
    56d2:	4628      	mov	r0, r5
    56d4:	bd70      	pop	{r4, r5, r6, pc}

000056d6 <__swbuf>:
    56d6:	460a      	mov	r2, r1
    56d8:	4902      	ldr	r1, [pc, #8]	; (56e4 <__swbuf+0xe>)
    56da:	4603      	mov	r3, r0
    56dc:	6808      	ldr	r0, [r1, #0]
    56de:	4619      	mov	r1, r3
    56e0:	f7ff bfa8 	b.w	5634 <__swbuf_r>
    56e4:	20000050 	.word	0x20000050

000056e8 <_wcrtomb_r>:
    56e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    56ec:	461d      	mov	r5, r3
    56ee:	4b10      	ldr	r3, [pc, #64]	; (5730 <_wcrtomb_r+0x48>)
    56f0:	b086      	sub	sp, #24
    56f2:	4604      	mov	r4, r0
    56f4:	4690      	mov	r8, r2
    56f6:	460e      	mov	r6, r1
    56f8:	681f      	ldr	r7, [r3, #0]
    56fa:	b939      	cbnz	r1, 570c <_wcrtomb_r+0x24>
    56fc:	f7fe fe92 	bl	4424 <__locale_charset>
    5700:	9500      	str	r5, [sp, #0]
    5702:	4603      	mov	r3, r0
    5704:	a903      	add	r1, sp, #12
    5706:	4620      	mov	r0, r4
    5708:	4632      	mov	r2, r6
    570a:	e006      	b.n	571a <_wcrtomb_r+0x32>
    570c:	f7fe fe8a 	bl	4424 <__locale_charset>
    5710:	9500      	str	r5, [sp, #0]
    5712:	4603      	mov	r3, r0
    5714:	4631      	mov	r1, r6
    5716:	4620      	mov	r0, r4
    5718:	4642      	mov	r2, r8
    571a:	47b8      	blx	r7
    571c:	1c43      	adds	r3, r0, #1
    571e:	d103      	bne.n	5728 <_wcrtomb_r+0x40>
    5720:	2100      	movs	r1, #0
    5722:	228a      	movs	r2, #138	; 0x8a
    5724:	6029      	str	r1, [r5, #0]
    5726:	6022      	str	r2, [r4, #0]
    5728:	b006      	add	sp, #24
    572a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    572e:	bf00      	nop
    5730:	20000914 	.word	0x20000914

00005734 <wcrtomb>:
    5734:	b530      	push	{r4, r5, lr}
    5736:	4613      	mov	r3, r2
    5738:	4a04      	ldr	r2, [pc, #16]	; (574c <wcrtomb+0x18>)
    573a:	4605      	mov	r5, r0
    573c:	460c      	mov	r4, r1
    573e:	6810      	ldr	r0, [r2, #0]
    5740:	4629      	mov	r1, r5
    5742:	4622      	mov	r2, r4
    5744:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    5748:	f7ff bfce 	b.w	56e8 <_wcrtomb_r>
    574c:	20000050 	.word	0x20000050

00005750 <__ascii_wctomb>:
    5750:	b149      	cbz	r1, 5766 <__ascii_wctomb+0x16>
    5752:	2aff      	cmp	r2, #255	; 0xff
    5754:	d904      	bls.n	5760 <__ascii_wctomb+0x10>
    5756:	238a      	movs	r3, #138	; 0x8a
    5758:	6003      	str	r3, [r0, #0]
    575a:	f04f 30ff 	mov.w	r0, #4294967295
    575e:	4770      	bx	lr
    5760:	700a      	strb	r2, [r1, #0]
    5762:	2001      	movs	r0, #1
    5764:	4770      	bx	lr
    5766:	4608      	mov	r0, r1
    5768:	4770      	bx	lr

0000576a <_wctomb_r>:
    576a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    576e:	4698      	mov	r8, r3
    5770:	4b07      	ldr	r3, [pc, #28]	; (5790 <_wctomb_r+0x26>)
    5772:	4605      	mov	r5, r0
    5774:	460f      	mov	r7, r1
    5776:	4616      	mov	r6, r2
    5778:	681c      	ldr	r4, [r3, #0]
    577a:	f7fe fe53 	bl	4424 <__locale_charset>
    577e:	f8cd 8000 	str.w	r8, [sp]
    5782:	4603      	mov	r3, r0
    5784:	4639      	mov	r1, r7
    5786:	4628      	mov	r0, r5
    5788:	4632      	mov	r2, r6
    578a:	47a0      	blx	r4
    578c:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
    5790:	20000914 	.word	0x20000914

00005794 <_write_r>:
    5794:	b538      	push	{r3, r4, r5, lr}
    5796:	4c07      	ldr	r4, [pc, #28]	; (57b4 <_write_r+0x20>)
    5798:	4605      	mov	r5, r0
    579a:	2000      	movs	r0, #0
    579c:	6020      	str	r0, [r4, #0]
    579e:	4608      	mov	r0, r1
    57a0:	4611      	mov	r1, r2
    57a2:	461a      	mov	r2, r3
    57a4:	f7fb fff6 	bl	1794 <_write>
    57a8:	1c43      	adds	r3, r0, #1
    57aa:	d102      	bne.n	57b2 <_write_r+0x1e>
    57ac:	6823      	ldr	r3, [r4, #0]
    57ae:	b103      	cbz	r3, 57b2 <_write_r+0x1e>
    57b0:	602b      	str	r3, [r5, #0]
    57b2:	bd38      	pop	{r3, r4, r5, pc}
    57b4:	20000980 	.word	0x20000980

000057b8 <_close_r>:
    57b8:	b538      	push	{r3, r4, r5, lr}
    57ba:	4c06      	ldr	r4, [pc, #24]	; (57d4 <_close_r+0x1c>)
    57bc:	2300      	movs	r3, #0
    57be:	4605      	mov	r5, r0
    57c0:	4608      	mov	r0, r1
    57c2:	6023      	str	r3, [r4, #0]
    57c4:	f7fc fbe4 	bl	1f90 <_close>
    57c8:	1c43      	adds	r3, r0, #1
    57ca:	d102      	bne.n	57d2 <_close_r+0x1a>
    57cc:	6821      	ldr	r1, [r4, #0]
    57ce:	b101      	cbz	r1, 57d2 <_close_r+0x1a>
    57d0:	6029      	str	r1, [r5, #0]
    57d2:	bd38      	pop	{r3, r4, r5, pc}
    57d4:	20000980 	.word	0x20000980

000057d8 <_fclose_r>:
    57d8:	b570      	push	{r4, r5, r6, lr}
    57da:	4605      	mov	r5, r0
    57dc:	460c      	mov	r4, r1
    57de:	2900      	cmp	r1, #0
    57e0:	d039      	beq.n	5856 <_fclose_r+0x7e>
    57e2:	f7fe fa63 	bl	3cac <__sfp_lock_acquire>
    57e6:	b125      	cbz	r5, 57f2 <_fclose_r+0x1a>
    57e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
    57ea:	b913      	cbnz	r3, 57f2 <_fclose_r+0x1a>
    57ec:	4628      	mov	r0, r5
    57ee:	f7fe f9f9 	bl	3be4 <__sinit>
    57f2:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    57f6:	b35e      	cbz	r6, 5850 <_fclose_r+0x78>
    57f8:	4628      	mov	r0, r5
    57fa:	4621      	mov	r1, r4
    57fc:	f7fe f8fe 	bl	39fc <_fflush_r>
    5800:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5802:	4606      	mov	r6, r0
    5804:	b13a      	cbz	r2, 5816 <_fclose_r+0x3e>
    5806:	4628      	mov	r0, r5
    5808:	69e1      	ldr	r1, [r4, #28]
    580a:	4790      	blx	r2
    580c:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    5810:	bf28      	it	cs
    5812:	f04f 36ff 	movcs.w	r6, #4294967295
    5816:	89a0      	ldrh	r0, [r4, #12]
    5818:	f000 0180 	and.w	r1, r0, #128	; 0x80
    581c:	b20b      	sxth	r3, r1
    581e:	b11b      	cbz	r3, 5828 <_fclose_r+0x50>
    5820:	4628      	mov	r0, r5
    5822:	6921      	ldr	r1, [r4, #16]
    5824:	f7fe fb7a 	bl	3f1c <_free_r>
    5828:	6b21      	ldr	r1, [r4, #48]	; 0x30
    582a:	b141      	cbz	r1, 583e <_fclose_r+0x66>
    582c:	f104 0240 	add.w	r2, r4, #64	; 0x40
    5830:	4291      	cmp	r1, r2
    5832:	d002      	beq.n	583a <_fclose_r+0x62>
    5834:	4628      	mov	r0, r5
    5836:	f7fe fb71 	bl	3f1c <_free_r>
    583a:	2000      	movs	r0, #0
    583c:	6320      	str	r0, [r4, #48]	; 0x30
    583e:	6c61      	ldr	r1, [r4, #68]	; 0x44
    5840:	b121      	cbz	r1, 584c <_fclose_r+0x74>
    5842:	4628      	mov	r0, r5
    5844:	f7fe fb6a 	bl	3f1c <_free_r>
    5848:	2100      	movs	r1, #0
    584a:	6461      	str	r1, [r4, #68]	; 0x44
    584c:	2300      	movs	r3, #0
    584e:	81a3      	strh	r3, [r4, #12]
    5850:	f7fe fa2d 	bl	3cae <__sfp_lock_release>
    5854:	e000      	b.n	5858 <_fclose_r+0x80>
    5856:	460e      	mov	r6, r1
    5858:	4630      	mov	r0, r6
    585a:	bd70      	pop	{r4, r5, r6, pc}

0000585c <fclose>:
    585c:	4b02      	ldr	r3, [pc, #8]	; (5868 <fclose+0xc>)
    585e:	4601      	mov	r1, r0
    5860:	6818      	ldr	r0, [r3, #0]
    5862:	f7ff bfb9 	b.w	57d8 <_fclose_r>
    5866:	bf00      	nop
    5868:	20000050 	.word	0x20000050

0000586c <_fstat_r>:
    586c:	b538      	push	{r3, r4, r5, lr}
    586e:	4c07      	ldr	r4, [pc, #28]	; (588c <_fstat_r+0x20>)
    5870:	2300      	movs	r3, #0
    5872:	4605      	mov	r5, r0
    5874:	4608      	mov	r0, r1
    5876:	4611      	mov	r1, r2
    5878:	6023      	str	r3, [r4, #0]
    587a:	f7fc fb8d 	bl	1f98 <_fstat>
    587e:	1c43      	adds	r3, r0, #1
    5880:	d102      	bne.n	5888 <_fstat_r+0x1c>
    5882:	6821      	ldr	r1, [r4, #0]
    5884:	b101      	cbz	r1, 5888 <_fstat_r+0x1c>
    5886:	6029      	str	r1, [r5, #0]
    5888:	bd38      	pop	{r3, r4, r5, pc}
    588a:	bf00      	nop
    588c:	20000980 	.word	0x20000980

00005890 <_isatty_r>:
    5890:	b538      	push	{r3, r4, r5, lr}
    5892:	4c06      	ldr	r4, [pc, #24]	; (58ac <_isatty_r+0x1c>)
    5894:	2300      	movs	r3, #0
    5896:	4605      	mov	r5, r0
    5898:	4608      	mov	r0, r1
    589a:	6023      	str	r3, [r4, #0]
    589c:	f7fc fb82 	bl	1fa4 <_isatty>
    58a0:	1c43      	adds	r3, r0, #1
    58a2:	d102      	bne.n	58aa <_isatty_r+0x1a>
    58a4:	6821      	ldr	r1, [r4, #0]
    58a6:	b101      	cbz	r1, 58aa <_isatty_r+0x1a>
    58a8:	6029      	str	r1, [r5, #0]
    58aa:	bd38      	pop	{r3, r4, r5, pc}
    58ac:	20000980 	.word	0x20000980

000058b0 <_lseek_r>:
    58b0:	b538      	push	{r3, r4, r5, lr}
    58b2:	4c07      	ldr	r4, [pc, #28]	; (58d0 <_lseek_r+0x20>)
    58b4:	4605      	mov	r5, r0
    58b6:	2000      	movs	r0, #0
    58b8:	6020      	str	r0, [r4, #0]
    58ba:	4608      	mov	r0, r1
    58bc:	4611      	mov	r1, r2
    58be:	461a      	mov	r2, r3
    58c0:	f7fc fb74 	bl	1fac <_lseek>
    58c4:	1c43      	adds	r3, r0, #1
    58c6:	d102      	bne.n	58ce <_lseek_r+0x1e>
    58c8:	6823      	ldr	r3, [r4, #0]
    58ca:	b103      	cbz	r3, 58ce <_lseek_r+0x1e>
    58cc:	602b      	str	r3, [r5, #0]
    58ce:	bd38      	pop	{r3, r4, r5, pc}
    58d0:	20000980 	.word	0x20000980

000058d4 <_read_r>:
    58d4:	b538      	push	{r3, r4, r5, lr}
    58d6:	4c07      	ldr	r4, [pc, #28]	; (58f4 <_read_r+0x20>)
    58d8:	4605      	mov	r5, r0
    58da:	2000      	movs	r0, #0
    58dc:	6020      	str	r0, [r4, #0]
    58de:	4608      	mov	r0, r1
    58e0:	4611      	mov	r1, r2
    58e2:	461a      	mov	r2, r3
    58e4:	f7fb ff12 	bl	170c <_read>
    58e8:	1c43      	adds	r3, r0, #1
    58ea:	d102      	bne.n	58f2 <_read_r+0x1e>
    58ec:	6823      	ldr	r3, [r4, #0]
    58ee:	b103      	cbz	r3, 58f2 <_read_r+0x1e>
    58f0:	602b      	str	r3, [r5, #0]
    58f2:	bd38      	pop	{r3, r4, r5, pc}
    58f4:	20000980 	.word	0x20000980

000058f8 <__aeabi_uldivmod>:
    58f8:	b94b      	cbnz	r3, 590e <__aeabi_uldivmod+0x16>
    58fa:	b942      	cbnz	r2, 590e <__aeabi_uldivmod+0x16>
    58fc:	2900      	cmp	r1, #0
    58fe:	bf08      	it	eq
    5900:	2800      	cmpeq	r0, #0
    5902:	d002      	beq.n	590a <__aeabi_uldivmod+0x12>
    5904:	f04f 31ff 	mov.w	r1, #4294967295
    5908:	4608      	mov	r0, r1
    590a:	f000 b837 	b.w	597c <__aeabi_idiv0>
    590e:	b082      	sub	sp, #8
    5910:	46ec      	mov	ip, sp
    5912:	e92d 5000 	stmdb	sp!, {ip, lr}
    5916:	f000 f81b 	bl	5950 <__gnu_uldivmod_helper>
    591a:	f8dd e004 	ldr.w	lr, [sp, #4]
    591e:	b002      	add	sp, #8
    5920:	bc0c      	pop	{r2, r3}
    5922:	4770      	bx	lr

00005924 <__gnu_ldivmod_helper>:
    5924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5926:	4616      	mov	r6, r2
    5928:	4604      	mov	r4, r0
    592a:	460d      	mov	r5, r1
    592c:	461f      	mov	r7, r3
    592e:	f000 f827 	bl	5980 <__divdi3>
    5932:	fb06 f301 	mul.w	r3, r6, r1
    5936:	fb00 3707 	mla	r7, r0, r7, r3
    593a:	fba6 2300 	umull	r2, r3, r6, r0
    593e:	18fb      	adds	r3, r7, r3
    5940:	1aa2      	subs	r2, r4, r2
    5942:	eb65 0303 	sbc.w	r3, r5, r3
    5946:	9c06      	ldr	r4, [sp, #24]
    5948:	e9c4 2300 	strd	r2, r3, [r4]
    594c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    594e:	bf00      	nop

00005950 <__gnu_uldivmod_helper>:
    5950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5952:	4616      	mov	r6, r2
    5954:	4604      	mov	r4, r0
    5956:	460d      	mov	r5, r1
    5958:	461f      	mov	r7, r3
    595a:	f000 f96f 	bl	5c3c <__udivdi3>
    595e:	fb00 f707 	mul.w	r7, r0, r7
    5962:	fba0 2306 	umull	r2, r3, r0, r6
    5966:	fb06 7701 	mla	r7, r6, r1, r7
    596a:	18fb      	adds	r3, r7, r3
    596c:	1aa2      	subs	r2, r4, r2
    596e:	eb65 0303 	sbc.w	r3, r5, r3
    5972:	9c06      	ldr	r4, [sp, #24]
    5974:	e9c4 2300 	strd	r2, r3, [r4]
    5978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    597a:	bf00      	nop

0000597c <__aeabi_idiv0>:
    597c:	4770      	bx	lr
    597e:	bf00      	nop

00005980 <__divdi3>:
    5980:	2900      	cmp	r1, #0
    5982:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    5986:	461d      	mov	r5, r3
    5988:	f2c0 809d 	blt.w	5ac6 <__divdi3+0x146>
    598c:	2400      	movs	r4, #0
    598e:	2d00      	cmp	r5, #0
    5990:	f2c0 8094 	blt.w	5abc <__divdi3+0x13c>
    5994:	4680      	mov	r8, r0
    5996:	460f      	mov	r7, r1
    5998:	4694      	mov	ip, r2
    599a:	461e      	mov	r6, r3
    599c:	bbe3      	cbnz	r3, 5a18 <__divdi3+0x98>
    599e:	428a      	cmp	r2, r1
    59a0:	d955      	bls.n	5a4e <__divdi3+0xce>
    59a2:	fab2 f782 	clz	r7, r2
    59a6:	b147      	cbz	r7, 59ba <__divdi3+0x3a>
    59a8:	f1c7 0520 	rsb	r5, r7, #32
    59ac:	fa20 f605 	lsr.w	r6, r0, r5
    59b0:	fa01 f107 	lsl.w	r1, r1, r7
    59b4:	40ba      	lsls	r2, r7
    59b6:	4331      	orrs	r1, r6
    59b8:	40b8      	lsls	r0, r7
    59ba:	0c17      	lsrs	r7, r2, #16
    59bc:	fbb1 f6f7 	udiv	r6, r1, r7
    59c0:	0c03      	lsrs	r3, r0, #16
    59c2:	fa1f fc82 	uxth.w	ip, r2
    59c6:	fb07 1116 	mls	r1, r7, r6, r1
    59ca:	fb0c f506 	mul.w	r5, ip, r6
    59ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    59d2:	429d      	cmp	r5, r3
    59d4:	d908      	bls.n	59e8 <__divdi3+0x68>
    59d6:	1e71      	subs	r1, r6, #1
    59d8:	189b      	adds	r3, r3, r2
    59da:	f080 8113 	bcs.w	5c04 <__divdi3+0x284>
    59de:	429d      	cmp	r5, r3
    59e0:	f240 8110 	bls.w	5c04 <__divdi3+0x284>
    59e4:	3e02      	subs	r6, #2
    59e6:	189b      	adds	r3, r3, r2
    59e8:	1b59      	subs	r1, r3, r5
    59ea:	fbb1 f5f7 	udiv	r5, r1, r7
    59ee:	fb07 1315 	mls	r3, r7, r5, r1
    59f2:	b280      	uxth	r0, r0
    59f4:	fb0c fc05 	mul.w	ip, ip, r5
    59f8:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
    59fc:	458c      	cmp	ip, r1
    59fe:	d907      	bls.n	5a10 <__divdi3+0x90>
    5a00:	1e6b      	subs	r3, r5, #1
    5a02:	188a      	adds	r2, r1, r2
    5a04:	f080 8100 	bcs.w	5c08 <__divdi3+0x288>
    5a08:	4594      	cmp	ip, r2
    5a0a:	f240 80fd 	bls.w	5c08 <__divdi3+0x288>
    5a0e:	3d02      	subs	r5, #2
    5a10:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
    5a14:	2500      	movs	r5, #0
    5a16:	e003      	b.n	5a20 <__divdi3+0xa0>
    5a18:	428b      	cmp	r3, r1
    5a1a:	d90c      	bls.n	5a36 <__divdi3+0xb6>
    5a1c:	2500      	movs	r5, #0
    5a1e:	4629      	mov	r1, r5
    5a20:	460a      	mov	r2, r1
    5a22:	462b      	mov	r3, r5
    5a24:	b114      	cbz	r4, 5a2c <__divdi3+0xac>
    5a26:	4252      	negs	r2, r2
    5a28:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    5a2c:	4610      	mov	r0, r2
    5a2e:	4619      	mov	r1, r3
    5a30:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    5a34:	4770      	bx	lr
    5a36:	fab3 f583 	clz	r5, r3
    5a3a:	2d00      	cmp	r5, #0
    5a3c:	f040 8087 	bne.w	5b4e <__divdi3+0x1ce>
    5a40:	428b      	cmp	r3, r1
    5a42:	d301      	bcc.n	5a48 <__divdi3+0xc8>
    5a44:	4282      	cmp	r2, r0
    5a46:	d8ea      	bhi.n	5a1e <__divdi3+0x9e>
    5a48:	2500      	movs	r5, #0
    5a4a:	2101      	movs	r1, #1
    5a4c:	e7e8      	b.n	5a20 <__divdi3+0xa0>
    5a4e:	b912      	cbnz	r2, 5a56 <__divdi3+0xd6>
    5a50:	2601      	movs	r6, #1
    5a52:	fbb6 f2f2 	udiv	r2, r6, r2
    5a56:	fab2 f682 	clz	r6, r2
    5a5a:	2e00      	cmp	r6, #0
    5a5c:	d139      	bne.n	5ad2 <__divdi3+0x152>
    5a5e:	1a8e      	subs	r6, r1, r2
    5a60:	0c13      	lsrs	r3, r2, #16
    5a62:	fa1f fc82 	uxth.w	ip, r2
    5a66:	2501      	movs	r5, #1
    5a68:	fbb6 f7f3 	udiv	r7, r6, r3
    5a6c:	fb03 6117 	mls	r1, r3, r7, r6
    5a70:	ea4f 4910 	mov.w	r9, r0, lsr #16
    5a74:	fb0c f807 	mul.w	r8, ip, r7
    5a78:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
    5a7c:	45b0      	cmp	r8, r6
    5a7e:	d906      	bls.n	5a8e <__divdi3+0x10e>
    5a80:	1e79      	subs	r1, r7, #1
    5a82:	18b6      	adds	r6, r6, r2
    5a84:	d202      	bcs.n	5a8c <__divdi3+0x10c>
    5a86:	45b0      	cmp	r8, r6
    5a88:	f200 80d3 	bhi.w	5c32 <__divdi3+0x2b2>
    5a8c:	460f      	mov	r7, r1
    5a8e:	ebc8 0606 	rsb	r6, r8, r6
    5a92:	fbb6 f1f3 	udiv	r1, r6, r3
    5a96:	fb03 6311 	mls	r3, r3, r1, r6
    5a9a:	b280      	uxth	r0, r0
    5a9c:	fb0c fc01 	mul.w	ip, ip, r1
    5aa0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    5aa4:	459c      	cmp	ip, r3
    5aa6:	d906      	bls.n	5ab6 <__divdi3+0x136>
    5aa8:	1e4e      	subs	r6, r1, #1
    5aaa:	189a      	adds	r2, r3, r2
    5aac:	d202      	bcs.n	5ab4 <__divdi3+0x134>
    5aae:	4594      	cmp	ip, r2
    5ab0:	f200 80c2 	bhi.w	5c38 <__divdi3+0x2b8>
    5ab4:	4631      	mov	r1, r6
    5ab6:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
    5aba:	e7b1      	b.n	5a20 <__divdi3+0xa0>
    5abc:	43e4      	mvns	r4, r4
    5abe:	4252      	negs	r2, r2
    5ac0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    5ac4:	e766      	b.n	5994 <__divdi3+0x14>
    5ac6:	4240      	negs	r0, r0
    5ac8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    5acc:	f04f 34ff 	mov.w	r4, #4294967295
    5ad0:	e75d      	b.n	598e <__divdi3+0xe>
    5ad2:	40b2      	lsls	r2, r6
    5ad4:	f1c6 0920 	rsb	r9, r6, #32
    5ad8:	fa21 f709 	lsr.w	r7, r1, r9
    5adc:	fa20 f509 	lsr.w	r5, r0, r9
    5ae0:	0c13      	lsrs	r3, r2, #16
    5ae2:	fa01 f106 	lsl.w	r1, r1, r6
    5ae6:	fbb7 f8f3 	udiv	r8, r7, r3
    5aea:	ea45 0901 	orr.w	r9, r5, r1
    5aee:	fa1f fc82 	uxth.w	ip, r2
    5af2:	fb03 7718 	mls	r7, r3, r8, r7
    5af6:	ea4f 4119 	mov.w	r1, r9, lsr #16
    5afa:	fb0c f508 	mul.w	r5, ip, r8
    5afe:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
    5b02:	40b0      	lsls	r0, r6
    5b04:	42bd      	cmp	r5, r7
    5b06:	d90a      	bls.n	5b1e <__divdi3+0x19e>
    5b08:	18bf      	adds	r7, r7, r2
    5b0a:	f108 36ff 	add.w	r6, r8, #4294967295
    5b0e:	f080 808e 	bcs.w	5c2e <__divdi3+0x2ae>
    5b12:	42bd      	cmp	r5, r7
    5b14:	f240 808b 	bls.w	5c2e <__divdi3+0x2ae>
    5b18:	f1a8 0802 	sub.w	r8, r8, #2
    5b1c:	18bf      	adds	r7, r7, r2
    5b1e:	1b79      	subs	r1, r7, r5
    5b20:	fbb1 f5f3 	udiv	r5, r1, r3
    5b24:	fb03 1715 	mls	r7, r3, r5, r1
    5b28:	fa1f f989 	uxth.w	r9, r9
    5b2c:	fb0c f605 	mul.w	r6, ip, r5
    5b30:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
    5b34:	428e      	cmp	r6, r1
    5b36:	d906      	bls.n	5b46 <__divdi3+0x1c6>
    5b38:	1e6f      	subs	r7, r5, #1
    5b3a:	1889      	adds	r1, r1, r2
    5b3c:	d271      	bcs.n	5c22 <__divdi3+0x2a2>
    5b3e:	428e      	cmp	r6, r1
    5b40:	d96f      	bls.n	5c22 <__divdi3+0x2a2>
    5b42:	3d02      	subs	r5, #2
    5b44:	1889      	adds	r1, r1, r2
    5b46:	1b8e      	subs	r6, r1, r6
    5b48:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
    5b4c:	e78c      	b.n	5a68 <__divdi3+0xe8>
    5b4e:	f1c5 0120 	rsb	r1, r5, #32
    5b52:	fa22 f301 	lsr.w	r3, r2, r1
    5b56:	fa06 f605 	lsl.w	r6, r6, r5
    5b5a:	431e      	orrs	r6, r3
    5b5c:	fa27 f201 	lsr.w	r2, r7, r1
    5b60:	ea4f 4916 	mov.w	r9, r6, lsr #16
    5b64:	fa07 f705 	lsl.w	r7, r7, r5
    5b68:	fa20 f101 	lsr.w	r1, r0, r1
    5b6c:	fbb2 f8f9 	udiv	r8, r2, r9
    5b70:	430f      	orrs	r7, r1
    5b72:	0c3b      	lsrs	r3, r7, #16
    5b74:	fa1f fa86 	uxth.w	sl, r6
    5b78:	fb09 2218 	mls	r2, r9, r8, r2
    5b7c:	fb0a fb08 	mul.w	fp, sl, r8
    5b80:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    5b84:	4593      	cmp	fp, r2
    5b86:	fa0c fc05 	lsl.w	ip, ip, r5
    5b8a:	d908      	bls.n	5b9e <__divdi3+0x21e>
    5b8c:	1992      	adds	r2, r2, r6
    5b8e:	f108 31ff 	add.w	r1, r8, #4294967295
    5b92:	d24a      	bcs.n	5c2a <__divdi3+0x2aa>
    5b94:	4593      	cmp	fp, r2
    5b96:	d948      	bls.n	5c2a <__divdi3+0x2aa>
    5b98:	f1a8 0802 	sub.w	r8, r8, #2
    5b9c:	1992      	adds	r2, r2, r6
    5b9e:	ebcb 0302 	rsb	r3, fp, r2
    5ba2:	fbb3 f1f9 	udiv	r1, r3, r9
    5ba6:	fb09 3211 	mls	r2, r9, r1, r3
    5baa:	b2bf      	uxth	r7, r7
    5bac:	fb0a fa01 	mul.w	sl, sl, r1
    5bb0:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
    5bb4:	459a      	cmp	sl, r3
    5bb6:	d906      	bls.n	5bc6 <__divdi3+0x246>
    5bb8:	1e4a      	subs	r2, r1, #1
    5bba:	199b      	adds	r3, r3, r6
    5bbc:	d233      	bcs.n	5c26 <__divdi3+0x2a6>
    5bbe:	459a      	cmp	sl, r3
    5bc0:	d931      	bls.n	5c26 <__divdi3+0x2a6>
    5bc2:	3902      	subs	r1, #2
    5bc4:	199b      	adds	r3, r3, r6
    5bc6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
    5bca:	0c0f      	lsrs	r7, r1, #16
    5bcc:	fa1f f88c 	uxth.w	r8, ip
    5bd0:	fb08 f607 	mul.w	r6, r8, r7
    5bd4:	b28a      	uxth	r2, r1
    5bd6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    5bda:	fb08 f802 	mul.w	r8, r8, r2
    5bde:	fb0c 6202 	mla	r2, ip, r2, r6
    5be2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
    5be6:	fb0c fc07 	mul.w	ip, ip, r7
    5bea:	4296      	cmp	r6, r2
    5bec:	bf88      	it	hi
    5bee:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
    5bf2:	ebca 0303 	rsb	r3, sl, r3
    5bf6:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
    5bfa:	4563      	cmp	r3, ip
    5bfc:	d30e      	bcc.n	5c1c <__divdi3+0x29c>
    5bfe:	d005      	beq.n	5c0c <__divdi3+0x28c>
    5c00:	2500      	movs	r5, #0
    5c02:	e70d      	b.n	5a20 <__divdi3+0xa0>
    5c04:	460e      	mov	r6, r1
    5c06:	e6ef      	b.n	59e8 <__divdi3+0x68>
    5c08:	461d      	mov	r5, r3
    5c0a:	e701      	b.n	5a10 <__divdi3+0x90>
    5c0c:	fa1f f888 	uxth.w	r8, r8
    5c10:	fa00 f005 	lsl.w	r0, r0, r5
    5c14:	eb08 4502 	add.w	r5, r8, r2, lsl #16
    5c18:	42a8      	cmp	r0, r5
    5c1a:	d2f1      	bcs.n	5c00 <__divdi3+0x280>
    5c1c:	3901      	subs	r1, #1
    5c1e:	2500      	movs	r5, #0
    5c20:	e6fe      	b.n	5a20 <__divdi3+0xa0>
    5c22:	463d      	mov	r5, r7
    5c24:	e78f      	b.n	5b46 <__divdi3+0x1c6>
    5c26:	4611      	mov	r1, r2
    5c28:	e7cd      	b.n	5bc6 <__divdi3+0x246>
    5c2a:	4688      	mov	r8, r1
    5c2c:	e7b7      	b.n	5b9e <__divdi3+0x21e>
    5c2e:	46b0      	mov	r8, r6
    5c30:	e775      	b.n	5b1e <__divdi3+0x19e>
    5c32:	3f02      	subs	r7, #2
    5c34:	18b6      	adds	r6, r6, r2
    5c36:	e72a      	b.n	5a8e <__divdi3+0x10e>
    5c38:	3902      	subs	r1, #2
    5c3a:	e73c      	b.n	5ab6 <__divdi3+0x136>

00005c3c <__udivdi3>:
    5c3c:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5c40:	4614      	mov	r4, r2
    5c42:	4605      	mov	r5, r0
    5c44:	460e      	mov	r6, r1
    5c46:	2b00      	cmp	r3, #0
    5c48:	d13d      	bne.n	5cc6 <__udivdi3+0x8a>
    5c4a:	428a      	cmp	r2, r1
    5c4c:	d949      	bls.n	5ce2 <__udivdi3+0xa6>
    5c4e:	fab2 f782 	clz	r7, r2
    5c52:	b147      	cbz	r7, 5c66 <__udivdi3+0x2a>
    5c54:	f1c7 0120 	rsb	r1, r7, #32
    5c58:	fa20 f201 	lsr.w	r2, r0, r1
    5c5c:	fa06 f607 	lsl.w	r6, r6, r7
    5c60:	40bc      	lsls	r4, r7
    5c62:	4316      	orrs	r6, r2
    5c64:	40bd      	lsls	r5, r7
    5c66:	0c22      	lsrs	r2, r4, #16
    5c68:	fbb6 f0f2 	udiv	r0, r6, r2
    5c6c:	0c2f      	lsrs	r7, r5, #16
    5c6e:	b2a1      	uxth	r1, r4
    5c70:	fb02 6610 	mls	r6, r2, r0, r6
    5c74:	fb01 f300 	mul.w	r3, r1, r0
    5c78:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
    5c7c:	42b3      	cmp	r3, r6
    5c7e:	d908      	bls.n	5c92 <__udivdi3+0x56>
    5c80:	1e47      	subs	r7, r0, #1
    5c82:	1936      	adds	r6, r6, r4
    5c84:	f080 80f8 	bcs.w	5e78 <__udivdi3+0x23c>
    5c88:	42b3      	cmp	r3, r6
    5c8a:	f240 80f5 	bls.w	5e78 <__udivdi3+0x23c>
    5c8e:	3802      	subs	r0, #2
    5c90:	1936      	adds	r6, r6, r4
    5c92:	1af6      	subs	r6, r6, r3
    5c94:	fbb6 f3f2 	udiv	r3, r6, r2
    5c98:	fb02 6213 	mls	r2, r2, r3, r6
    5c9c:	b2ad      	uxth	r5, r5
    5c9e:	fb01 f103 	mul.w	r1, r1, r3
    5ca2:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
    5ca6:	4291      	cmp	r1, r2
    5ca8:	d907      	bls.n	5cba <__udivdi3+0x7e>
    5caa:	1e5e      	subs	r6, r3, #1
    5cac:	1912      	adds	r2, r2, r4
    5cae:	f080 80e5 	bcs.w	5e7c <__udivdi3+0x240>
    5cb2:	4291      	cmp	r1, r2
    5cb4:	f240 80e2 	bls.w	5e7c <__udivdi3+0x240>
    5cb8:	3b02      	subs	r3, #2
    5cba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    5cbe:	2100      	movs	r1, #0
    5cc0:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5cc4:	4770      	bx	lr
    5cc6:	428b      	cmp	r3, r1
    5cc8:	d843      	bhi.n	5d52 <__udivdi3+0x116>
    5cca:	fab3 f483 	clz	r4, r3
    5cce:	2c00      	cmp	r4, #0
    5cd0:	d142      	bne.n	5d58 <__udivdi3+0x11c>
    5cd2:	428b      	cmp	r3, r1
    5cd4:	d302      	bcc.n	5cdc <__udivdi3+0xa0>
    5cd6:	4282      	cmp	r2, r0
    5cd8:	f200 80df 	bhi.w	5e9a <__udivdi3+0x25e>
    5cdc:	2100      	movs	r1, #0
    5cde:	2001      	movs	r0, #1
    5ce0:	e7ee      	b.n	5cc0 <__udivdi3+0x84>
    5ce2:	b912      	cbnz	r2, 5cea <__udivdi3+0xae>
    5ce4:	2701      	movs	r7, #1
    5ce6:	fbb7 f4f2 	udiv	r4, r7, r2
    5cea:	fab4 f284 	clz	r2, r4
    5cee:	2a00      	cmp	r2, #0
    5cf0:	f040 8088 	bne.w	5e04 <__udivdi3+0x1c8>
    5cf4:	1b0a      	subs	r2, r1, r4
    5cf6:	0c23      	lsrs	r3, r4, #16
    5cf8:	b2a7      	uxth	r7, r4
    5cfa:	2101      	movs	r1, #1
    5cfc:	fbb2 f6f3 	udiv	r6, r2, r3
    5d00:	fb03 2216 	mls	r2, r3, r6, r2
    5d04:	ea4f 4c15 	mov.w	ip, r5, lsr #16
    5d08:	fb07 f006 	mul.w	r0, r7, r6
    5d0c:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
    5d10:	4290      	cmp	r0, r2
    5d12:	d907      	bls.n	5d24 <__udivdi3+0xe8>
    5d14:	1912      	adds	r2, r2, r4
    5d16:	f106 3cff 	add.w	ip, r6, #4294967295
    5d1a:	d202      	bcs.n	5d22 <__udivdi3+0xe6>
    5d1c:	4290      	cmp	r0, r2
    5d1e:	f200 80ce 	bhi.w	5ebe <__udivdi3+0x282>
    5d22:	4666      	mov	r6, ip
    5d24:	1a12      	subs	r2, r2, r0
    5d26:	fbb2 f0f3 	udiv	r0, r2, r3
    5d2a:	fb03 2310 	mls	r3, r3, r0, r2
    5d2e:	b2ad      	uxth	r5, r5
    5d30:	fb07 f700 	mul.w	r7, r7, r0
    5d34:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
    5d38:	429f      	cmp	r7, r3
    5d3a:	d907      	bls.n	5d4c <__udivdi3+0x110>
    5d3c:	1e42      	subs	r2, r0, #1
    5d3e:	191b      	adds	r3, r3, r4
    5d40:	f080 809e 	bcs.w	5e80 <__udivdi3+0x244>
    5d44:	429f      	cmp	r7, r3
    5d46:	f240 809b 	bls.w	5e80 <__udivdi3+0x244>
    5d4a:	3802      	subs	r0, #2
    5d4c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
    5d50:	e7b6      	b.n	5cc0 <__udivdi3+0x84>
    5d52:	2100      	movs	r1, #0
    5d54:	4608      	mov	r0, r1
    5d56:	e7b3      	b.n	5cc0 <__udivdi3+0x84>
    5d58:	f1c4 0620 	rsb	r6, r4, #32
    5d5c:	fa22 f506 	lsr.w	r5, r2, r6
    5d60:	fa03 f304 	lsl.w	r3, r3, r4
    5d64:	432b      	orrs	r3, r5
    5d66:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    5d6a:	fa21 f506 	lsr.w	r5, r1, r6
    5d6e:	fa01 f104 	lsl.w	r1, r1, r4
    5d72:	fa20 f606 	lsr.w	r6, r0, r6
    5d76:	fbb5 f7fc 	udiv	r7, r5, ip
    5d7a:	ea46 0a01 	orr.w	sl, r6, r1
    5d7e:	fa1f f883 	uxth.w	r8, r3
    5d82:	fb0c 5517 	mls	r5, ip, r7, r5
    5d86:	ea4f 411a 	mov.w	r1, sl, lsr #16
    5d8a:	fb08 f907 	mul.w	r9, r8, r7
    5d8e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
    5d92:	45a9      	cmp	r9, r5
    5d94:	fa02 f204 	lsl.w	r2, r2, r4
    5d98:	d903      	bls.n	5da2 <__udivdi3+0x166>
    5d9a:	1e7e      	subs	r6, r7, #1
    5d9c:	18ed      	adds	r5, r5, r3
    5d9e:	d37f      	bcc.n	5ea0 <__udivdi3+0x264>
    5da0:	4637      	mov	r7, r6
    5da2:	ebc9 0105 	rsb	r1, r9, r5
    5da6:	fbb1 f6fc 	udiv	r6, r1, ip
    5daa:	fb0c 1516 	mls	r5, ip, r6, r1
    5dae:	fa1f fa8a 	uxth.w	sl, sl
    5db2:	fb08 f806 	mul.w	r8, r8, r6
    5db6:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
    5dba:	4588      	cmp	r8, r1
    5dbc:	d903      	bls.n	5dc6 <__udivdi3+0x18a>
    5dbe:	1e75      	subs	r5, r6, #1
    5dc0:	18c9      	adds	r1, r1, r3
    5dc2:	d373      	bcc.n	5eac <__udivdi3+0x270>
    5dc4:	462e      	mov	r6, r5
    5dc6:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
    5dca:	0c37      	lsrs	r7, r6, #16
    5dcc:	fa1f fc82 	uxth.w	ip, r2
    5dd0:	fb0c f507 	mul.w	r5, ip, r7
    5dd4:	0c12      	lsrs	r2, r2, #16
    5dd6:	b2b3      	uxth	r3, r6
    5dd8:	fb0c fc03 	mul.w	ip, ip, r3
    5ddc:	fb02 5303 	mla	r3, r2, r3, r5
    5de0:	eb03 431c 	add.w	r3, r3, ip, lsr #16
    5de4:	fb02 f207 	mul.w	r2, r2, r7
    5de8:	429d      	cmp	r5, r3
    5dea:	bf88      	it	hi
    5dec:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    5df0:	ebc8 0101 	rsb	r1, r8, r1
    5df4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
    5df8:	4291      	cmp	r1, r2
    5dfa:	d34b      	bcc.n	5e94 <__udivdi3+0x258>
    5dfc:	d042      	beq.n	5e84 <__udivdi3+0x248>
    5dfe:	4630      	mov	r0, r6
    5e00:	2100      	movs	r1, #0
    5e02:	e75d      	b.n	5cc0 <__udivdi3+0x84>
    5e04:	4094      	lsls	r4, r2
    5e06:	f1c2 0520 	rsb	r5, r2, #32
    5e0a:	fa21 f605 	lsr.w	r6, r1, r5
    5e0e:	0c23      	lsrs	r3, r4, #16
    5e10:	fa20 f705 	lsr.w	r7, r0, r5
    5e14:	fa01 f102 	lsl.w	r1, r1, r2
    5e18:	fbb6 fcf3 	udiv	ip, r6, r3
    5e1c:	4339      	orrs	r1, r7
    5e1e:	0c0d      	lsrs	r5, r1, #16
    5e20:	b2a7      	uxth	r7, r4
    5e22:	fb03 661c 	mls	r6, r3, ip, r6
    5e26:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
    5e2a:	fb07 f80c 	mul.w	r8, r7, ip
    5e2e:	45b0      	cmp	r8, r6
    5e30:	fa00 f502 	lsl.w	r5, r0, r2
    5e34:	d908      	bls.n	5e48 <__udivdi3+0x20c>
    5e36:	1936      	adds	r6, r6, r4
    5e38:	f10c 30ff 	add.w	r0, ip, #4294967295
    5e3c:	d23d      	bcs.n	5eba <__udivdi3+0x27e>
    5e3e:	45b0      	cmp	r8, r6
    5e40:	d93b      	bls.n	5eba <__udivdi3+0x27e>
    5e42:	f1ac 0c02 	sub.w	ip, ip, #2
    5e46:	1936      	adds	r6, r6, r4
    5e48:	ebc8 0206 	rsb	r2, r8, r6
    5e4c:	fbb2 f0f3 	udiv	r0, r2, r3
    5e50:	fb03 2610 	mls	r6, r3, r0, r2
    5e54:	b28a      	uxth	r2, r1
    5e56:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
    5e5a:	fb07 f100 	mul.w	r1, r7, r0
    5e5e:	4291      	cmp	r1, r2
    5e60:	d906      	bls.n	5e70 <__udivdi3+0x234>
    5e62:	1e46      	subs	r6, r0, #1
    5e64:	1912      	adds	r2, r2, r4
    5e66:	d226      	bcs.n	5eb6 <__udivdi3+0x27a>
    5e68:	4291      	cmp	r1, r2
    5e6a:	d924      	bls.n	5eb6 <__udivdi3+0x27a>
    5e6c:	3802      	subs	r0, #2
    5e6e:	1912      	adds	r2, r2, r4
    5e70:	1a52      	subs	r2, r2, r1
    5e72:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
    5e76:	e741      	b.n	5cfc <__udivdi3+0xc0>
    5e78:	4638      	mov	r0, r7
    5e7a:	e70a      	b.n	5c92 <__udivdi3+0x56>
    5e7c:	4633      	mov	r3, r6
    5e7e:	e71c      	b.n	5cba <__udivdi3+0x7e>
    5e80:	4610      	mov	r0, r2
    5e82:	e763      	b.n	5d4c <__udivdi3+0x110>
    5e84:	fa1f fc8c 	uxth.w	ip, ip
    5e88:	fa00 f004 	lsl.w	r0, r0, r4
    5e8c:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
    5e90:	4298      	cmp	r0, r3
    5e92:	d2b4      	bcs.n	5dfe <__udivdi3+0x1c2>
    5e94:	1e70      	subs	r0, r6, #1
    5e96:	2100      	movs	r1, #0
    5e98:	e712      	b.n	5cc0 <__udivdi3+0x84>
    5e9a:	4621      	mov	r1, r4
    5e9c:	4620      	mov	r0, r4
    5e9e:	e70f      	b.n	5cc0 <__udivdi3+0x84>
    5ea0:	45a9      	cmp	r9, r5
    5ea2:	f67f af7d 	bls.w	5da0 <__udivdi3+0x164>
    5ea6:	3f02      	subs	r7, #2
    5ea8:	18ed      	adds	r5, r5, r3
    5eaa:	e77a      	b.n	5da2 <__udivdi3+0x166>
    5eac:	4588      	cmp	r8, r1
    5eae:	d989      	bls.n	5dc4 <__udivdi3+0x188>
    5eb0:	3e02      	subs	r6, #2
    5eb2:	18c9      	adds	r1, r1, r3
    5eb4:	e787      	b.n	5dc6 <__udivdi3+0x18a>
    5eb6:	4630      	mov	r0, r6
    5eb8:	e7da      	b.n	5e70 <__udivdi3+0x234>
    5eba:	4684      	mov	ip, r0
    5ebc:	e7c4      	b.n	5e48 <__udivdi3+0x20c>
    5ebe:	3e02      	subs	r6, #2
    5ec0:	1912      	adds	r2, r2, r4
    5ec2:	e72f      	b.n	5d24 <__udivdi3+0xe8>
    5ec4:	72617453 	.word	0x72617453
    5ec8:	61772074 	.word	0x61772074
    5ecc:	6f666576 	.word	0x6f666576
    5ed0:	203a6d72 	.word	0x203a6d72
    5ed4:	71657246 	.word	0x71657246
    5ed8:	636e6575 	.word	0x636e6575
    5edc:	203d2079 	.word	0x203d2079
    5ee0:	48206425 	.word	0x48206425
    5ee4:	75442c7a 	.word	0x75442c7a
    5ee8:	43207974 	.word	0x43207974
    5eec:	656c6379 	.word	0x656c6379
    5ef0:	25203d20 	.word	0x25203d20
    5ef4:	25256432 	.word	0x25256432
    5ef8:	00000d0a 	.word	0x00000d0a
    5efc:	32202d2d 	.word	0x32202d2d
    5f00:	65532044 	.word	0x65532044
    5f04:	206f7672 	.word	0x206f7672
    5f08:	746e6f63 	.word	0x746e6f63
    5f0c:	206c6f72 	.word	0x206c6f72
    5f10:	0a0d2d2d 	.word	0x0a0d2d2d
    5f14:	00000000 	.word	0x00000000
    5f18:	25202d2d 	.word	0x25202d2d
    5f1c:	000d0a73 	.word	0x000d0a73
    5f20:	344d4153 	.word	0x344d4153
    5f24:	7058204c 	.word	0x7058204c
    5f28:	6e69616c 	.word	0x6e69616c
    5f2c:	50206465 	.word	0x50206465
    5f30:	00006f72 	.word	0x00006f72
    5f34:	43202d2d 	.word	0x43202d2d
    5f38:	69706d6f 	.word	0x69706d6f
    5f3c:	3a64656c 	.word	0x3a64656c
    5f40:	20732520 	.word	0x20732520
    5f44:	2d207325 	.word	0x2d207325
    5f48:	000d0a2d 	.word	0x000d0a2d
    5f4c:	20626546 	.word	0x20626546
    5f50:	32203120 	.word	0x32203120
    5f54:	00343130 	.word	0x00343130
    5f58:	313a3731 	.word	0x313a3731
    5f5c:	35343a34 	.word	0x35343a34
    5f60:	00000000 	.word	0x00000000
    5f64:	666e6f43 	.word	0x666e6f43
    5f68:	72756769 	.word	0x72756769
    5f6c:	43542065 	.word	0x43542065
    5f70:	63206425 	.word	0x63206425
    5f74:	6e6e6168 	.word	0x6e6e6168
    5f78:	25206c65 	.word	0x25206c65
    5f7c:	73612064 	.word	0x73612064
    5f80:	76617720 	.word	0x76617720
    5f84:	726f6665 	.word	0x726f6665
    5f88:	706f206d 	.word	0x706f206d
    5f8c:	74617265 	.word	0x74617265
    5f90:	20676e69 	.word	0x20676e69
    5f94:	65646f6d 	.word	0x65646f6d
    5f98:	000d0a20 	.word	0x000d0a20
    5f9c:	00006325 	.word	0x00006325

00005fa0 <_global_impure_ptr>:
    5fa0:	20000058 20200043                                X.. C.

00005fa6 <blanks.6678>:
    5fa6:	20202020 20202020 20202020 20202020                     

00005fb6 <zeroes.6679>:
    5fb6:	30303030 30303030 30303030 30303030     0000000000000000
    5fc6:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    5fd6:	32313000 36353433 61393837 65646362     .0123456789abcde
    5fe6:	000a0066                                         f.

00005fe8 <basefix.6143>:
    5fe8:	0001000a 00030002 00050004 00070006     ................
    5ff8:	00090008 000b000a 000d000c 000f000e     ................
    6008:	20000010                                         ..

0000600a <_ctype_>:
    600a:	20202000 20202020 28282020 20282828     .         ((((( 
    601a:	20202020 20202020 20202020 20202020                     
    602a:	10108820 10101010 10101010 10101010      ...............
    603a:	04040410 04040404 10040404 10101010     ................
    604a:	41411010 41414141 01010101 01010101     ..AAAAAA........
    605a:	01010101 01010101 01010101 10101010     ................
    606a:	42421010 42424242 02020202 02020202     ..BBBBBB........
    607a:	02020202 02020202 02020202 10101010     ................
    608a:	00000020 00000000 00000000 00000000      ...............
	...
    610a:	534f5000 2e005849 b5f80000                       .POSIX....

00006114 <_init>:
    6114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6116:	bf00      	nop
    6118:	bcf8      	pop	{r3, r4, r5, r6, r7}
    611a:	bc08      	pop	{r3}
    611c:	469e      	mov	lr, r3
    611e:	4770      	bx	lr

00006120 <__init_array_start>:
    6120:	000039dd 	.word	0x000039dd

00006124 <__frame_dummy_init_array_entry>:
    6124:	000001f9                                ....

00006128 <_fini>:
    6128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    612a:	bf00      	nop
    612c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    612e:	bc08      	pop	{r3}
    6130:	469e      	mov	lr, r3
    6132:	4770      	bx	lr

00006134 <__fini_array_start>:
    6134:	000001d1 	.word	0x000001d1

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <bpm_ps_no_halt_exec>:
 */
RAMFUNC bool bpm_ps_no_halt_exec(Bpm *bpm, uint32_t pmcon)
{
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
2000000c:	f04f 0300 	mov.w	r3, #0
20000010:	f2c4 030f 	movt	r3, #16399	; 0x400f
20000014:	f04f 021c 	mov.w	r2, #28
20000018:	f6ca 2200 	movt	r2, #43520	; 0xaa00
2000001c:	619a      	str	r2, [r3, #24]
	bpm->BPM_PMCON = pmcon;
2000001e:	61c1      	str	r1, [r0, #28]
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000020:	f04f 0100 	mov.w	r1, #0
20000024:	f2c4 010f 	movt	r1, #16399	; 0x400f
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
20000028:	f24e 0210 	movw	r2, #57360	; 0xe010
2000002c:	f2ce 0200 	movt	r2, #57344	; 0xe000
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
	bpm->BPM_PMCON = pmcon;
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000030:	6948      	ldr	r0, [r1, #20]
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
20000032:	6813      	ldr	r3, [r2, #0]
20000034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	} while (!b_psok && !b_timeout);
20000038:	f010 0001 	ands.w	r0, r0, #1
2000003c:	d101      	bne.n	20000042 <bpm_ps_no_halt_exec+0x36>
2000003e:	2b00      	cmp	r3, #0
20000040:	d0f6      	beq.n	20000030 <bpm_ps_no_halt_exec+0x24>
	return b_psok;
}
20000042:	4770      	bx	lr

20000044 <g_interrupt_enabled>:
20000044:	0001 0000                                   ....

20000048 <flashcalw_wait_until_ready>:
20000048:	1995 0000 0000 0000                         ........

20000050 <_impure_ptr>:
20000050:	0058 2000 0000 0000                         X.. ....

20000058 <impure_data>:
20000058:	0000 0000 0344 2000 03ac 2000 0414 2000     ....D.. ... ... 
	...
2000008c:	5fa4 0000 0000 0000 0000 0000 0000 0000     ._..............
	...
20000100:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000110:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000480 <__ctype_ptr__>:
20000480:	600a 0000                                   .`..

20000484 <lc_ctype_charset>:
20000484:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200004a4 <__mb_cur_max>:
200004a4:	0001 0000                                   ....

200004a8 <lc_message_charset>:
200004a8:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200004c8 <lconv>:
200004c8:	6111 0000 6112 0000 6112 0000 6112 0000     .a...a...a...a..
200004d8:	6112 0000 6112 0000 6112 0000 6112 0000     .a...a...a...a..
200004e8:	6112 0000 6112 0000 ffff ffff ffff ffff     .a...a..........
200004f8:	ffff ffff ffff 0000                         ........

20000500 <__malloc_av_>:
	...
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 
20000878:	0870 2000 0870 2000 0878 2000 0878 2000     p.. p.. x.. x.. 
20000888:	0880 2000 0880 2000 0888 2000 0888 2000     ... ... ... ... 
20000898:	0890 2000 0890 2000 0898 2000 0898 2000     ... ... ... ... 
200008a8:	08a0 2000 08a0 2000 08a8 2000 08a8 2000     ... ... ... ... 
200008b8:	08b0 2000 08b0 2000 08b8 2000 08b8 2000     ... ... ... ... 
200008c8:	08c0 2000 08c0 2000 08c8 2000 08c8 2000     ... ... ... ... 
200008d8:	08d0 2000 08d0 2000 08d8 2000 08d8 2000     ... ... ... ... 
200008e8:	08e0 2000 08e0 2000 08e8 2000 08e8 2000     ... ... ... ... 
200008f8:	08f0 2000 08f0 2000 08f8 2000 08f8 2000     ... ... ... ... 

20000908 <__malloc_sbrk_base>:
20000908:	ffff ffff                                   ....

2000090c <__malloc_trim_threshold>:
2000090c:	0000 0002                                   ....

20000910 <__mbtowc>:
20000910:	49d5 0000                                   .I..

20000914 <__wctomb>:
20000914:	5751 0000                                   QW..
