INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/reports/maxPool
	Log files: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/logs/maxPool
INFO: [v++ 60-1548] Creating build summary session with primary output /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/maxPool.xo.compile_summary, at Tue Dec 14 21:04:58 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 14 21:04:58 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/reports/maxPool/v++_compile_maxPool_guidance.html', at Tue Dec 14 21:04:59 2021
INFO: [v++ 60-895]   Target platform: /home/zhoujw/FPGA/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/zhoujw/FPGA/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'maxPool'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 300 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: maxPool Log file: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/maxPool/maxPool/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/maxPool.cpp:160) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 150, loop 'VITIS_LOOP_144_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/reports/maxPool/system_estimate_maxPool.xtxt
INFO: [v++ 60-586] Created tmp.hw_emu/maxPool.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw_emu/maxPool.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 53s
INFO: [v++ 60-1653] Closing dispatch client.
