Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 14 18:22:55 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (162)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (162)
--------------------------------
 There are 162 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.422        0.000                      0                  348        0.070        0.000                      0                  348        2.000        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         35.422        0.000                      0                  348        0.230        0.000                      0                  348       19.500        0.000                       0                   164  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       35.435        0.000                      0                  348        0.230        0.000                      0                  348       19.500        0.000                       0                   164  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         35.422        0.000                      0                  348        0.070        0.000                      0                  348  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       35.422        0.000                      0                  348        0.070        0.000                      0                  348  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.468ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.160    38.881    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.357    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.468    

Slack (MET) :             35.468ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.160    38.881    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.357    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.468    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.848%)  route 0.179ns (46.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X102Y87        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDSE (Prop_fdse_C_Q)         0.164    -0.462 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.283    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[0]
    SLICE_X104Y88        LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1_n_0
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.120    -0.468    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/Q
                         net (fo=9, routed)           0.158    -0.325    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[9]
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2_n_0
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y91        FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/Q
                         net (fo=12, routed)          0.209    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[5]
    SLICE_X104Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1_n_0
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[15]
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_4
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.634    -0.597    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.906    -0.834    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.633    -0.598    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.904    -0.836    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_4
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.603    -0.628    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.368    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[3]
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.260    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2_n_4
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.872    -0.868    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.105    -0.523    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[7]
    SLICE_X105Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_4
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.239    -0.627    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.875    -0.865    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X105Y87        FDRE (Hold_fdre_C_D)         0.105    -0.521    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y87    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y87    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y89    design_1_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y89    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.147    38.889    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.460    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.147    38.889    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.460    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.147    38.889    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.460    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.147    38.889    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.460    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.481ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.147    38.894    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.370    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.481    

Slack (MET) :             35.481ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.147    38.894    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.370    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.481    

Slack (MET) :             35.485ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.147    38.890    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.461    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.485    

Slack (MET) :             35.485ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.147    38.890    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.461    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.485    

Slack (MET) :             35.485ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.147    38.890    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.461    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.485    

Slack (MET) :             35.485ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.147    38.890    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.461    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.848%)  route 0.179ns (46.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X102Y87        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDSE (Prop_fdse_C_Q)         0.164    -0.462 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.283    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[0]
    SLICE_X104Y88        LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1_n_0
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.120    -0.468    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/Q
                         net (fo=9, routed)           0.158    -0.325    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[9]
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2_n_0
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y91        FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/Q
                         net (fo=12, routed)          0.209    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[5]
    SLICE_X104Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1_n_0
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[15]
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_4
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.634    -0.597    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.906    -0.834    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.633    -0.598    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.904    -0.836    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_4
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.603    -0.628    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.368    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[3]
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.260    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2_n_4
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.872    -0.868    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.105    -0.523    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[7]
    SLICE_X105Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_4
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.239    -0.627    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.875    -0.865    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X105Y87        FDRE (Hold_fdre_C_D)         0.105    -0.521    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y87    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y87    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y89    design_1_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y89    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y86    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.468ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.160    38.881    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.357    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.468    

Slack (MET) :             35.468ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.160    38.881    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.357    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.468    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.848%)  route 0.179ns (46.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X102Y87        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDSE (Prop_fdse_C_Q)         0.164    -0.462 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.283    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[0]
    SLICE_X104Y88        LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1_n_0
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.160    -0.428    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.120    -0.308    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/Q
                         net (fo=9, routed)           0.158    -0.325    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[9]
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2_n_0
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X105Y91        FDRE (Hold_fdre_C_D)         0.092    -0.372    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/Q
                         net (fo=12, routed)          0.209    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[5]
    SLICE_X104Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1_n_0
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.121    -0.327    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[15]
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_4
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.634    -0.597    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.906    -0.834    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.105    -0.332    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.633    -0.598    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.904    -0.836    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.160    -0.438    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.333    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_4
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.603    -0.628    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.368    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[3]
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.260    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2_n_4
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.872    -0.868    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.160    -0.468    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.105    -0.363    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[7]
    SLICE_X105Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_4
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.239    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.875    -0.865    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.160    -0.466    
    SLICE_X105Y87        FDRE (Hold_fdre_C_D)         0.105    -0.361    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.905%)  route 3.133ns (79.095%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.945     3.025    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.602    38.433    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.604    39.037    
                         clock uncertainty           -0.160    38.876    
    SLICE_X105Y83        FDRE (Setup_fdre_C_R)       -0.429    38.447    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.447    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.468ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.160    38.881    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.357    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.468    

Slack (MET) :             35.468ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.766ns (20.046%)  route 3.055ns (79.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.784    -0.932    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           1.697     1.283    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X102Y91        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.817     2.224    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I4_O)        0.124     2.348 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.541     2.889    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.607    38.438    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X102Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.604    39.042    
                         clock uncertainty           -0.160    38.881    
    SLICE_X102Y90        FDRE (Setup_fdre_C_R)       -0.524    38.357    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 35.468    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.167%)  route 3.084ns (78.833%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.781    -0.935    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.692     0.213    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X104Y87        LUT4 (Prop_lut4_I2_O)        0.124     0.337 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5/O
                         net (fo=2, routed)           0.815     1.152    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_5_n_0
    SLICE_X104Y85        LUT6 (Prop_lut6_I3_O)        0.124     1.276 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           0.681     1.956    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y87        LUT4 (Prop_lut4_I2_O)        0.124     2.080 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.896     2.976    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.603    38.434    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.038    
                         clock uncertainty           -0.160    38.877    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    38.448    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 35.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.848%)  route 0.179ns (46.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X102Y87        FDSE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDSE (Prop_fdse_C_Q)         0.164    -0.462 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.283    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[0]
    SLICE_X104Y88        LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[0]_i_1_n_0
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.160    -0.428    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.120    -0.308    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/Q
                         net (fo=9, routed)           0.158    -0.325    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[9]
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[9]_i_2_n_0
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y91        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X105Y91        FDRE (Hold_fdre_C_D)         0.092    -0.372    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X105Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[5]/Q
                         net (fo=12, routed)          0.209    -0.276    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/oShapeY[5]
    SLICE_X104Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current[6]_i_1_n_0
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X104Y90        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.121    -0.327    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[15]
    SLICE_X105Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_4
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y86        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.634    -0.597    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.906    -0.834    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.105    -0.332    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.633    -0.598    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.904    -0.836    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.160    -0.438    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.333    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_4
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.874    -0.866    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y85        FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.603    -0.628    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.368    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[3]
    SLICE_X105Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.260    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]_i_2_n_4
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.872    -0.868    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.160    -0.468    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.105    -0.363    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[7]
    SLICE_X105Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_4
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.239    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.605    -0.626    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[19]
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.875    -0.865    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.160    -0.466    
    SLICE_X105Y87        FDRE (Hold_fdre_C_D)         0.105    -0.361    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    





