#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000224efeed210 .scope module, "tb_" "tb_" 2 24;
 .timescale 0 0;
P_00000224eff26640 .param/l "CLK_PERIOD" 1 2 44, +C4<00000000000000000000000000110010>;
P_00000224eff26678 .param/l "addr_width" 0 2 26, +C4<00000000000000000000000000000101>;
P_00000224eff266b0 .param/l "width" 0 2 25, +C4<00000000000000000000000000100000>;
v00000224eff32ea0_0 .var "clock", 0 0;
v00000224eff32f40_0 .net "readData1", 31 0, v00000224efeed5d0_0;  1 drivers
v00000224eff32fe0_0 .net "readData2", 31 0, v00000224eff32ae0_0;  1 drivers
v00000224eff33080_0 .var "readRegister1", 4 0;
v00000224eff33120_0 .var "readRegister2", 4 0;
v00000224eff331c0_0 .var "regWrite", 0 0;
v00000224eff338f0_0 .var "writeData", 31 0;
v00000224eff33df0_0 .var "writeRegister", 4 0;
S_00000224efeed3a0 .scope module, "RF" "registerFile" 2 33, 2 1 0, S_00000224efeed210;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "readRegister1";
    .port_info 1 /INPUT 5 "readRegister2";
    .port_info 2 /INPUT 5 "writeRegister";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
    .port_info 7 /INPUT 1 "clock";
P_00000224eff27940 .param/l "addr_width" 0 2 3, +C4<00000000000000000000000000000101>;
P_00000224eff27978 .param/l "number" 0 2 4, +C4<00000000000000000000000000100000>;
P_00000224eff279b0 .param/l "width" 0 2 2, +C4<00000000000000000000000000100000>;
v00000224efeed530_0 .net "clock", 0 0, v00000224eff32ea0_0;  1 drivers
v00000224efee6ed0 .array "memory", 0 31, 31 0;
v00000224efeed5d0_0 .var "readData1", 31 0;
v00000224eff32ae0_0 .var "readData2", 31 0;
v00000224eff32b80_0 .net "readRegister1", 4 0, v00000224eff33080_0;  1 drivers
v00000224eff32c20_0 .net "readRegister2", 4 0, v00000224eff33120_0;  1 drivers
v00000224eff32cc0_0 .net "regWrite", 0 0, v00000224eff331c0_0;  1 drivers
v00000224eff32d60_0 .net "writeData", 31 0, v00000224eff338f0_0;  1 drivers
v00000224eff32e00_0 .net "writeRegister", 4 0, v00000224eff33df0_0;  1 drivers
E_00000224eff277b0 .event posedge, v00000224efeed530_0;
    .scope S_00000224efeed3a0;
T_0 ;
    %wait E_00000224eff277b0;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000224efeed5d0_0, 0, 32;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000224eff32ae0_0, 0, 32;
    %load/vec4 v00000224eff32cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000224eff32d60_0;
    %load/vec4 v00000224eff32e00_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000224efee6ed0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000224eff32b80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000224efee6ed0, 4;
    %store/vec4 v00000224efeed5d0_0, 0, 32;
T_0.1 ;
    %load/vec4 v00000224eff32c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000224efee6ed0, 4;
    %store/vec4 v00000224eff32ae0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000224efeed210;
T_1 ;
    %delay 25, 0;
    %load/vec4 v00000224eff32ea0_0;
    %inv;
    %store/vec4 v00000224eff32ea0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000224efeed210;
T_2 ;
    %vpi_call 2 48 "$dumpfile", "tb_.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000224efeed210 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000224efeed210;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224eff32ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224eff331c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000224eff33080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000224eff33120_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000224eff33df0_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000224eff338f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224eff331c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224eff331c0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000224eff33df0_0, 0, 5;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v00000224eff338f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224eff331c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000224eff33080_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000224eff33120_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000224eff33df0_0, 0, 5;
    %load/vec4 v00000224eff32f40_0;
    %load/vec4 v00000224eff32fe0_0;
    %add;
    %store/vec4 v00000224eff338f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224eff331c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224eff331c0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\registerFile.v";
