{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602428591717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602428591718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 22:03:11 2020 " "Processing started: Sun Oct 11 22:03:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602428591718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428591718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_substractor -c adder_substractor " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_substractor -c adder_substractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428591719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602428592693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602428592694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_substractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_substractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_substractor-Structural " "Found design unit 1: adder_substractor-Structural" {  } { { "adder_substractor.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_substractor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614573 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_substractor " "Found entity 1: adder_substractor" {  } { { "adder_substractor.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_substractor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428614573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Gate_level " "Found design unit 1: fulladder-Gate_level" {  } { { "fulladder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614585 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/fulladder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428614585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubs-Gate_level " "Found design unit 1: fullsubs-Gate_level" {  } { { "fullsubs.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/fullsubs.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614587 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubs " "Found entity 1: fullsubs" {  } { { "fullsubs.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/fullsubs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428614587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file substractor_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 substractor_nbit-Structural " "Found design unit 1: substractor_nbit-Structural" {  } { { "substractor_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/substractor_nbit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614601 ""} { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbit " "Found entity 1: substractor_nbit" {  } { { "substractor_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/substractor_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428614601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_substractor " "Elaborating entity \"adder_substractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602428614725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_nbit.vhd 2 1 " "Using design file adder_nbit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_nbit-Structural " "Found design unit 1: adder_nbit-Structural" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_nbit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614905 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_nbit " "Found entity 1: adder_nbit" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_nbit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602428614905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602428614905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbit adder_nbit:adder " "Elaborating entity \"adder_nbit\" for hierarchy \"adder_nbit:adder\"" {  } { { "adder_substractor.vhd" "adder" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_substractor.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602428614906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder_nbit:adder\|fulladder:Adder_0 " "Elaborating entity \"fulladder\" for hierarchy \"adder_nbit:adder\|fulladder:Adder_0\"" {  } { { "adder_nbit.vhd" "Adder_0" { Text "C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_nbit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602428614918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602428616846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602428618334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602428618334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602428619009 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602428619009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602428619009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602428619009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602428619029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 22:03:39 2020 " "Processing ended: Sun Oct 11 22:03:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602428619029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602428619029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602428619029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602428619029 ""}
