{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544009693717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544009693718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 05:34:53 2018 " "Processing started: Wed Dec 05 05:34:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544009693718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544009693718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Typhoon -c Typhoon " "Command: quartus_sta Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544009693718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1544009693821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544009694197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544009694197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009694279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009694279 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544009695100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Typhoon.sdc 7 myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at Typhoon.sdc(7): myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695116 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Typhoon.sdc 7 Argument <targets> is not an object ID " "Ignored create_generated_clock at Typhoon.sdc(7): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{myTest\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -divide_by 5 -duty_cycle 50.00 -name \{sram\} \{myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{myTest\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -divide_by 5 -duty_cycle 50.00 -name \{sram\} \{myTest\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544009695117 ""}  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 7 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Typhoon.sdc 13 sram clock " "Ignored filter at Typhoon.sdc(13): sram could not be matched with a clock" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Typhoon.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock \[get_clocks \{sram\}\]  3.000 \[get_ports \{SRAM_DQ*\}\] " "set_input_delay -max -clock \[get_clocks \{sram\}\]  3.000 \[get_ports \{SRAM_DQ*\}\]" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544009695118 ""}  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Argument -clock is an empty collection " "Ignored set_input_delay at Typhoon.sdc(14): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock \[get_clocks \{sram\}\]  2.000 \[get_ports \{SRAM_DQ*\}\] " "set_input_delay -min -clock \[get_clocks \{sram\}\]  2.000 \[get_ports \{SRAM_DQ*\}\]" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544009695119 ""}  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Typhoon.sdc 16 Argument -clock is an empty collection " "Ignored set_output_delay at Typhoon.sdc(16): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock \[get_clocks \{sram\}\]  3.000 \[get_ports \{SRAM_ADDR*\}\] " "set_output_delay -max -clock \[get_clocks \{sram\}\]  3.000 \[get_ports \{SRAM_ADDR*\}\]" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544009695119 ""}  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Typhoon.sdc 17 Argument -clock is an empty collection " "Ignored set_output_delay at Typhoon.sdc(17): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock \[get_clocks \{sram\}\]  2.000 \[get_ports \{SRAM_ADDR*\}\] " "set_output_delay -min -clock \[get_clocks \{sram\}\]  2.000 \[get_ports \{SRAM_ADDR*\}\]" {  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544009695119 ""}  } { { "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/kuilin/Desktop/385/385_FPGA/Typhoon/Typhoon.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544009695119 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544009695162 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544009695162 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544009695162 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544009695162 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544009695162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544009695163 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544009695179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.504 " "Worst-case setup slack is 3.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.504               0.000 BOARD_CLK  " "    3.504               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009695312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 BOARD_CLK  " "    0.402               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009695340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544009695394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544009695401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.754 " "Worst-case minimum pulse width slack is 9.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754               0.000 BOARD_CLK  " "    9.754               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009695410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009695410 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544009695572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544009695613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544009696399 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544009696633 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544009696633 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544009696633 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544009696633 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544009696633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.036 " "Worst-case setup slack is 5.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.036               0.000 BOARD_CLK  " "    5.036               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009696706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 BOARD_CLK  " "    0.354               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009696734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544009696737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544009696739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.770 " "Worst-case minimum pulse width slack is 9.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.770               0.000 BOARD_CLK  " "    9.770               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009696743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009696743 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544009696889 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544009697085 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544009697085 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544009697085 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544009697085 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544009697085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.239 " "Worst-case setup slack is 10.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.239               0.000 BOARD_CLK  " "   10.239               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009697111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 BOARD_CLK  " "    0.182               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009697135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544009697138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544009697141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.392 " "Worst-case minimum pulse width slack is 9.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 BOARD_CLK  " "    9.392               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544009697145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544009697145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544009697958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544009697963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544009698079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 05:34:58 2018 " "Processing ended: Wed Dec 05 05:34:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544009698079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544009698079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544009698079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544009698079 ""}
