Reading netlist file: "D:\Verilog\tang\100bit full\100 bit adder\impl\gwsynthesis\100 bit adder.vg"
WARN  (PA1005) : "D:\Verilog\tang\100bit full\100 bit adder\impl\gwsynthesis\100 bit adder.vg":36 | Module 'testbench' contains empty port list
Parsing netlist file "D:\Verilog\tang\100bit full\100 bit adder\impl\gwsynthesis\100 bit adder.vg" completed
Processing netlist completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\Verilog\tang\100bit full\100 bit adder\impl\pnr\100 bit adder.power.html" completed
Generate file "D:\Verilog\tang\100bit full\100 bit adder\impl\pnr\100 bit adder.pin.html" completed
Generate file "D:\Verilog\tang\100bit full\100 bit adder\impl\pnr\100 bit adder.rpt.html" completed
Generate file "D:\Verilog\tang\100bit full\100 bit adder\impl\pnr\100 bit adder.rpt.txt" completed
Generate file "D:\Verilog\tang\100bit full\100 bit adder\impl\pnr\100 bit adder.tr.html" completed
Sat May  3 19:09:31 2025

