# half_adder
half_adder system verilog testbench
