CP_ME_CNTL,VAR_0
DRM_ERROR,FUNC_0
PACKET3,FUNC_1
PACKET3_CLEAR_STATE,VAR_1
PACKET3_ME_INITIALIZE,VAR_2
PACKET3_ME_INITIALIZE_DEVICE_ID,FUNC_2
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE,VAR_3
PACKET3_PREAMBLE_CNTL,VAR_4
PACKET3_PREAMBLE_END_CLEAR_STATE,VAR_5
RADEON_RING_TYPE_GFX_INDEX,VAR_6
WREG32,FUNC_3
evergreen_default_size,VAR_7
evergreen_default_state,VAR_8
radeon_ring_lock,FUNC_4
radeon_ring_unlock_commit,FUNC_5
radeon_ring_write,FUNC_6
evergreen_cp_start,FUNC_7
rdev,VAR_9
ring,VAR_10
r,VAR_11
i,VAR_12
cp_me,VAR_13
