# verilox
A language frontend for Verlog HDL. This project aims to be a reasonable implementation of IEEE standard 1800-2017. 
