$date
  Sun May 10 13:41:00 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 8 ! p[7:0] $end
$var reg 2 " m[1:0] $end
$var reg 1 # sdr $end
$var reg 1 $ sdl $end
$var reg 1 % clr $end
$var reg 1 & clk $end
$var reg 8 ' q[7:0] $end
$scope module s0 $end
$var reg 1 ( clr $end
$var reg 1 ) clk $end
$var reg 1 * sdr $end
$var reg 1 + sdl $end
$var reg 2 , mode[1:0] $end
$var reg 4 - parallel[3:0] $end
$var reg 4 . q[3:0] $end
$upscope $end
$scope module s1 $end
$var reg 1 / clr $end
$var reg 1 0 clk $end
$var reg 1 1 sdr $end
$var reg 1 2 sdl $end
$var reg 2 3 mode[1:0] $end
$var reg 4 4 parallel[3:0] $end
$var reg 4 5 q[3:0] $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUU "
U#
U$
U%
U&
bUUUUUUUU '
U(
U)
U*
U+
bUU ,
bUUUU -
bUUUU .
U/
U0
U1
U2
bUU 3
bUUUU 4
bUUUU 5
