description: 'Implement a module with inputs: [1:0]sel, [7:0]i0, [7:0]i1, [7:0]i2 and output: [7:0]out_o that takes a 2-bit selector and multiplexes between three 8-bit inputs. The default output should be 0. '
interface: |-
  module mux (input [1:0] sel, input [7:0] i0, input [7:0] i1, input [7:0] i2, output reg [7:0] out_o);
bench_response: |
  module mux (
      input [1:0] sel,
      input [7:0] i0,
      input [7:0] i1,
      input [7:0] i2,
      output reg [7:0] out_o
  );
    always @(sel, i0, i1, i2) begin
      case (sel)
        2'b00:   out_o = i0;
        2'b01:   out_o = i1;
        2'b10:   out_o = i2;
        default: out_o = 8'b00000000;
      endcase
    end
  endmodule
bench_stage: '0'
