// Seed: 2040210731
module module_0 (
    output wor id_0,
    output wand id_1,
    input wor id_2,
    output supply1 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  );
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input uwire id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  logic id_9;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    output wire id_1,
    input wand id_2,
    output uwire id_3,
    output wire id_4
    , id_8,
    input wor id_5,
    input uwire id_6
);
  assign id_1 = -1'b0;
  assign module_0.id_2 = 0;
endmodule
