// Seed: 2107380292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_2.id_4 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input tri0 _id_0
);
  wire [id_0 : id_0] id_2 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    inout supply1 id_5,
    input wire id_6,
    output supply1 id_7,
    input supply1 id_8
);
  logic id_10;
  ;
  nor primCall (id_5, id_0, id_2, id_8, id_6, id_10, id_3);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
