{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731419189154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731419189155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:46:29 2024 " "Processing started: Tue Nov 12 13:46:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731419189155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731419189155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSS -c DSS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731419189155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731419189609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSS-mycomp " "Found design unit 1: DSS-mycomp" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190106 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSS " "Found entity 1: DSS" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpmrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpmrom-SYN " "Found design unit 1: lpmrom-SYN" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190110 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPMROM " "Found entity 1: LPMROM" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dss_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSS_TB-DSS_TB_arch " "Found design unit 1: DSS_TB-DSS_TB_arch" {  } { { "DSS_TB.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190114 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSS_TB " "Found entity 1: DSS_TB" {  } { { "DSS_TB.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-comp " "Found design unit 1: LFSR-comp" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190118 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-Behavioral " "Found design unit 1: xor_gate-Behavioral" {  } { { "xor_gate.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190121 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseaccumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phaseaccumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseAccumulator-mycomp " "Found design unit 1: PhaseAccumulator-mycomp" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190125 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseAccumulator " "Found entity 1: PhaseAccumulator" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190125 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1731419190128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mycomp " "Found design unit 1: mux-mycomp" {  } { { "mux.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190128 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nc0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nc0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NC0-mycomp " "Found design unit 1: NC0-mycomp" {  } { { "NC0.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/NC0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190131 ""} { "Info" "ISGN_ENTITY_NAME" "1 NC0 " "Found entity 1: NC0" {  } { { "NC0.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/NC0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR1-comp " "Found design unit 1: LFSR1-comp" {  } { { "LFSR1.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190136 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR1 " "Found entity 1: LFSR1" {  } { { "LFSR1.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSS " "Elaborating entity \"DSS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731419190569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR1 LFSR1:ASK_LFSR " "Elaborating entity \"LFSR1\" for hierarchy \"LFSR1:ASK_LFSR\"" {  } { { "DSS.vhd" "ASK_LFSR" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate LFSR1:ASK_LFSR\|xor_gate:xo1 " "Elaborating entity \"xor_gate\" for hierarchy \"LFSR1:ASK_LFSR\|xor_gate:xo1\"" {  } { { "LFSR1.vhd" "xo1" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LFSR1:ASK_LFSR\|LPM_SHIFTREG:shift_reg " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LFSR1:ASK_LFSR\|LPM_SHIFTREG:shift_reg\"" {  } { { "LFSR1.vhd" "shift_reg" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR1:ASK_LFSR\|LPM_SHIFTREG:shift_reg " "Elaborated megafunction instantiation \"LFSR1:ASK_LFSR\|LPM_SHIFTREG:shift_reg\"" {  } { { "LFSR1.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419190618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR1:ASK_LFSR\|LPM_SHIFTREG:shift_reg " "Instantiated megafunction \"LFSR1:ASK_LFSR\|LPM_SHIFTREG:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE 1010110111 " "Parameter \"LPM_PVALUE\" = \"1010110111\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE L_SHIFTREG " "Parameter \"LPM_TYPE\" = \"L_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190619 ""}  } { { "LFSR1.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731419190619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseAccumulator PhaseAccumulator:mypa " "Elaborating entity \"PhaseAccumulator\" for hierarchy \"PhaseAccumulator:mypa\"" {  } { { "DSS.vhd" "mypa" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\"" {  } { { "PhaseAccumulator.vhd" "myADD" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD " "Elaborated megafunction instantiation \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\"" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD " "Instantiated megafunction \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190669 ""}  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731419190669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kge " "Found entity 1: add_sub_kge" {  } { { "db/add_sub_kge.tdf" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/add_sub_kge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kge PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\|add_sub_kge:auto_generated " "Elaborating entity \"add_sub_kge\" for hierarchy \"PhaseAccumulator:mypa\|LPM_ADD_SUB:myADD\|add_sub_kge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF PhaseAccumulator:mypa\|LPM_FF:myFF " "Elaborating entity \"LPM_FF\" for hierarchy \"PhaseAccumulator:mypa\|LPM_FF:myFF\"" {  } { { "PhaseAccumulator.vhd" "myFF" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PhaseAccumulator:mypa\|LPM_FF:myFF " "Elaborated megafunction instantiation \"PhaseAccumulator:mypa\|LPM_FF:myFF\"" {  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PhaseAccumulator:mypa\|LPM_FF:myFF " "Instantiated megafunction \"PhaseAccumulator:mypa\|LPM_FF:myFF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190768 ""}  } { { "PhaseAccumulator.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731419190768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:FF1 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:FF1\"" {  } { { "DSS.vhd" "FF1" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:FF1 " "Elaborated megafunction instantiation \"LPM_FF:FF1\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:FF1 " "Instantiated megafunction \"LPM_FF:FF1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190771 ""}  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731419190771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPMROM LPMROM:MyROM " "Elaborating entity \"LPMROM\" for hierarchy \"LPMROM:MyROM\"" {  } { { "DSS.vhd" "MyROM" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPMROM:MyROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LPMROM:MyROM\|altsyncram:altsyncram_component\"" {  } { { "LPMROM.vhd" "altsyncram_component" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPMROM:MyROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LPMROM:MyROM\|altsyncram:altsyncram_component\"" {  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPMROM:MyROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"LPMROM:MyROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coswavesoted.mif " "Parameter \"init_file\" = \"coswavesoted.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190818 ""}  } { { "LPMROM.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731419190818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp91 " "Found entity 1: altsyncram_jp91" {  } { { "db/altsyncram_jp91.tdf" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/altsyncram_jp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731419190894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731419190894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jp91 LPMROM:MyROM\|altsyncram:altsyncram_component\|altsyncram_jp91:auto_generated " "Elaborating entity \"altsyncram_jp91\" for hierarchy \"LPMROM:MyROM\|altsyncram:altsyncram_component\|altsyncram_jp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:ASK_MUX " "Elaborating entity \"mux\" for hierarchy \"mux:ASK_MUX\"" {  } { { "DSS.vhd" "ASK_MUX" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731419190900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731419191591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731419191726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731419191956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419191956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[0\] " "No output dependent on input pin \"data_port_1\[0\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[1\] " "No output dependent on input pin \"data_port_1\[1\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[2\] " "No output dependent on input pin \"data_port_1\[2\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[3\] " "No output dependent on input pin \"data_port_1\[3\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_1\[4\] " "No output dependent on input pin \"data_port_1\[4\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_0\[4\] " "No output dependent on input pin \"data_port_0\[4\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_0\[3\] " "No output dependent on input pin \"data_port_0\[3\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_0\[2\] " "No output dependent on input pin \"data_port_0\[2\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_port_0\[1\] " "No output dependent on input pin \"data_port_0\[1\]\"" {  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731419192025 "|DSS|data_port_0[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731419192025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731419192028 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731419192028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731419192028 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731419192028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731419192028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731419192086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:46:32 2024 " "Processing ended: Tue Nov 12 13:46:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731419192086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731419192086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731419192086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731419192086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731419194271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731419194272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:46:33 2024 " "Processing started: Tue Nov 12 13:46:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731419194272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731419194272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSS -c DSS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731419194272 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731419194380 ""}
{ "Info" "0" "" "Project  = DSS" {  } {  } 0 0 "Project  = DSS" 0 0 "Fitter" 0 0 1731419194381 ""}
{ "Info" "0" "" "Revision = DSS" {  } {  } 0 0 "Revision = DSS" 0 0 "Fitter" 0 0 1731419194381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731419194471 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DSS EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design DSS" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1731419194603 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1731419194658 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1731419194658 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731419194742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731419194757 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731419195014 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731419195014 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731419195014 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731419195014 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731419195016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731419195016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731419195016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731419195016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731419195016 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731419195016 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731419195018 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731419195018 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_1\[0\] " "Pin data_port_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_1[0] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_1\[1\] " "Pin data_port_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_1[1] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_1\[2\] " "Pin data_port_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_1[2] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_1\[3\] " "Pin data_port_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_1[3] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_1\[4\] " "Pin data_port_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_1[4] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[0\] " "Pin ASK_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[0] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[1\] " "Pin ASK_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[1] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[2\] " "Pin ASK_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[2] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[3\] " "Pin ASK_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[3] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[4\] " "Pin ASK_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[4] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[5\] " "Pin ASK_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[5] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[6\] " "Pin ASK_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[6] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ASK_OUT\[7\] " "Pin ASK_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ASK_OUT[7] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ASK_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LFSR_ASK\[0\] " "Pin LFSR_ASK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LFSR_ASK[0] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_ASK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LFSR_ASK\[1\] " "Pin LFSR_ASK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LFSR_ASK[1] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_ASK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LFSR_ASK\[2\] " "Pin LFSR_ASK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LFSR_ASK[2] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_ASK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LFSR_ASK\[3\] " "Pin LFSR_ASK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LFSR_ASK[3] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_ASK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LFSR_ASK\[4\] " "Pin LFSR_ASK\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LFSR_ASK[4] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LFSR_ASK[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[0\] " "Pin LUT_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[0] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[1\] " "Pin LUT_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[1] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[2\] " "Pin LUT_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[2] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[3\] " "Pin LUT_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[3] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[4\] " "Pin LUT_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[4] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[5\] " "Pin LUT_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[5] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[6\] " "Pin LUT_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[6] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LUT_OUT\[7\] " "Pin LUT_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LUT_OUT[7] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LUT_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_0\[4\] " "Pin data_port_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_0[4] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_0\[3\] " "Pin data_port_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_0[3] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_0\[2\] " "Pin data_port_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_0[2] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_0\[1\] " "Pin data_port_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_0[1] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkin " "Pin clkin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clkin } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_port_0\[0\] " "Pin data_port_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_port_0[0] } } } { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_port_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731419195571 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731419195571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSS.sdc " "Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731419195724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731419195725 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731419195727 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1731419195727 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731419195728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clkin~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731419195738 ""}  } { { "DSS.vhd" "" { Text "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731419195738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731419195918 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731419195918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731419195918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731419195919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731419195920 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731419195920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731419195921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731419195921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731419195933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731419195933 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731419195933 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 10 21 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 10 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731419195936 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731419195936 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731419195936 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731419195936 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731419195936 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731419195936 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731419195971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731419196615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731419196694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731419196705 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731419197438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731419197438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731419197627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731419198057 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731419198057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731419198505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731419198506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731419198506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731419198516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731419198564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731419198858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731419198896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731419199004 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731419199448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/output_files/DSS.fit.smsg " "Generated suppressed messages file C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/output_files/DSS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731419200069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731419200422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:46:40 2024 " "Processing ended: Tue Nov 12 13:46:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731419200422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731419200422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731419200422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731419200422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731419202325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731419202325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:46:42 2024 " "Processing started: Tue Nov 12 13:46:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731419202325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731419202325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSS -c DSS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731419202326 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731419203101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731419203123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731419203512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:46:43 2024 " "Processing ended: Tue Nov 12 13:46:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731419203512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731419203512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731419203512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731419203512 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731419204155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731419205666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731419205667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:46:45 2024 " "Processing started: Tue Nov 12 13:46:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731419205667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731419205667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSS -c DSS " "Command: quartus_sta DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731419205667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731419205787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731419206008 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1731419206065 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1731419206066 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSS.sdc " "Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731419206259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731419206260 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin clkin " "create_clock -period 1.000 -name clkin clkin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206261 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1731419206369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206369 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731419206371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1731419206379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731419206388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731419206388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.756 " "Worst-case setup slack is -1.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756             -14.132 clkin  " "   -1.756             -14.132 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419206392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clkin  " "    0.319               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419206400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731419206404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731419206414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.566 clkin  " "   -3.000             -32.566 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419206418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731419206483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731419206511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731419206925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731419206966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731419206966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.484 " "Worst-case setup slack is -1.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -11.872 clkin  " "   -1.484             -11.872 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419206976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clkin  " "    0.310               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419206982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419206982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731419206994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731419207001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.566 clkin  " "   -3.000             -32.566 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419207012 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731419207066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1731419207161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731419207161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.324 " "Worst-case setup slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -2.592 clkin  " "   -0.324              -2.592 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419207165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clkin  " "    0.158               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419207174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731419207179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731419207211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.699 clkin  " "   -3.000             -23.699 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731419207214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731419207214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731419207443 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731419207444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731419207557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:46:47 2024 " "Processing ended: Tue Nov 12 13:46:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731419207557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731419207557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731419207557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731419207557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731419209519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731419209520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 13:46:49 2024 " "Processing started: Tue Nov 12 13:46:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731419209520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731419209520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DSS -c DSS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DSS -c DSS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731419209520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSS.vo C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/simulation/qsim// simulation " "Generated file DSS.vo in folder \"C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731419209957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731419210030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 13:46:50 2024 " "Processing ended: Tue Nov 12 13:46:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731419210030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731419210030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731419210030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731419210030 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731419210676 ""}
