{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461873363218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461873363219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 14:56:02 2016 " "Processing started: Thu Apr 28 14:56:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461873363219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461873363219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461873363219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461873363470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conor_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file conor_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conor_rom " "Found entity 1: conor_rom" {  } { { "conor_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/conor_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "18_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 18_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_18 " "Found entity 1: reg_18" {  } { { "18_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/18_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_1 " "Found entity 1: lookuptable_rom_1" {  } { { "lookuptable_rom_1.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flippers " "Found entity 1: flippers" {  } { { "flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shape_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file shape_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "shape_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/shape_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/dlim15/FinalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371560 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461873371561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461873371561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/dlim15/FinalProject/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/dlim15/FinalProject/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "error ERROR thegame.sv(8) " "Verilog HDL Declaration information at thegame.sv(8): object \"error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461873371565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET thegame.sv(2) " "Verilog HDL Declaration information at thegame.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461873371565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thegame.sv 1 1 " "Found 1 design units, including 1 entities, in source file thegame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thegame " "Found entity 1: thegame" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_2 " "Found entity 1: lookuptable_rom_2" {  } { { "lookuptable_rom_2.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_3 " "Found entity 1: lookuptable_rom_3" {  } { { "lookuptable_rom_3.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_5 " "Found entity 1: lookuptable_rom_5" {  } { { "lookuptable_rom_5.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookuptable_rom_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookuptable_rom_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookuptable_rom_4 " "Found entity 1: lookuptable_rom_4" {  } { { "lookuptable_rom_4.sv" "" { Text "C:/Users/dlim15/FinalProject/lookuptable_rom_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_flippers.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_flippers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_flippers " "Found entity 1: back_flippers" {  } { { "back_flippers.sv" "" { Text "C:/Users/dlim15/FinalProject/back_flippers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.sv 1 1 " "Found 1 design units, including 1 entities, in source file parity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "parity.sv" "" { Text "C:/Users/dlim15/FinalProject/parity.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debjit_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file debjit_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debjit_rom " "Found entity 1: debjit_rom" {  } { { "debjit_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/debjit_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_addr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_addr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_addr_rom " "Found entity 1: sprite_addr_rom" {  } { { "sprite_addr_rom.sv" "" { Text "C:/Users/dlim15/FinalProject/sprite_addr_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461873371578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461873371578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461873371629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thegame thegame:thegame " "Elaborating entity \"thegame\" for hierarchy \"thegame:thegame\"" {  } { { "finalproject.sv" "thegame" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371631 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(364) " "Verilog HDL Case Statement information at thegame.sv(364): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1461873371648 "|finalproject|thegame:thegame"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement warning at thegame.sv(675): incomplete case statement has no default case item" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1461873371649 "|finalproject|thegame:thegame"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thegame.sv(675) " "Verilog HDL Case Statement information at thegame.sv(675): all case item expressions in this case statement are onehot" {  } { { "thegame.sv" "" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 675 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1461873371649 "|finalproject|thegame:thegame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_1 thegame:thegame\|lookuptable_rom_1:table1 " "Elaborating entity \"lookuptable_rom_1\" for hierarchy \"thegame:thegame\|lookuptable_rom_1:table1\"" {  } { { "thegame.sv" "table1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_2 thegame:thegame\|lookuptable_rom_2:table2 " "Elaborating entity \"lookuptable_rom_2\" for hierarchy \"thegame:thegame\|lookuptable_rom_2:table2\"" {  } { { "thegame.sv" "table2" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_3 thegame:thegame\|lookuptable_rom_3:table3 " "Elaborating entity \"lookuptable_rom_3\" for hierarchy \"thegame:thegame\|lookuptable_rom_3:table3\"" {  } { { "thegame.sv" "table3" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_4 thegame:thegame\|lookuptable_rom_4:table4 " "Elaborating entity \"lookuptable_rom_4\" for hierarchy \"thegame:thegame\|lookuptable_rom_4:table4\"" {  } { { "thegame.sv" "table4" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookuptable_rom_5 thegame:thegame\|lookuptable_rom_5:table5 " "Elaborating entity \"lookuptable_rom_5\" for hierarchy \"thegame:thegame\|lookuptable_rom_5:table5\"" {  } { { "thegame.sv" "table5" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity thegame:thegame\|parity:parity " "Elaborating entity \"parity\" for hierarchy \"thegame:thegame\|parity:parity\"" {  } { { "thegame.sv" "parity" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_18 thegame:thegame\|reg_18:board_reg " "Elaborating entity \"reg_18\" for hierarchy \"thegame:thegame\|reg_18:board_reg\"" {  } { { "thegame.sv" "board_reg" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flippers thegame:thegame\|flippers:flippers " "Elaborating entity \"flippers\" for hierarchy \"thegame:thegame\|flippers:flippers\"" {  } { { "thegame.sv" "flippers" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_flippers thegame:thegame\|back_flippers:back1 " "Elaborating entity \"back_flippers\" for hierarchy \"thegame:thegame\|back_flippers:back1\"" {  } { { "thegame.sv" "back1" { Text "C:/Users/dlim15/FinalProject/thegame.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_instance " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_instance\"" {  } { { "finalproject.sv" "keyboard_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:keyboard_instance\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:keyboard_instance\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:keyboard_instance\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:keyboard_instance\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "finalproject.sv" "vgasync_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "finalproject.sv" "color_instance" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371896 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(99) " "Verilog HDL assignment warning at Color_Mapper.sv(99): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371896 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(119) " "Verilog HDL assignment warning at Color_Mapper.sv(119): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371897 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(120) " "Verilog HDL assignment warning at Color_Mapper.sv(120): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371897 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371897 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(141) " "Verilog HDL assignment warning at Color_Mapper.sv(141): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371897 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(161) " "Verilog HDL assignment warning at Color_Mapper.sv(161): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371897 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(162) " "Verilog HDL assignment warning at Color_Mapper.sv(162): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371898 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(182) " "Verilog HDL assignment warning at Color_Mapper.sv(182): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371898 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371898 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(203) " "Verilog HDL assignment warning at Color_Mapper.sv(203): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371898 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371898 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(224) " "Verilog HDL assignment warning at Color_Mapper.sv(224): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371899 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(225) " "Verilog HDL assignment warning at Color_Mapper.sv(225): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371899 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(245) " "Verilog HDL assignment warning at Color_Mapper.sv(245): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371899 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(246) " "Verilog HDL assignment warning at Color_Mapper.sv(246): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371899 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(266) " "Verilog HDL assignment warning at Color_Mapper.sv(266): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371900 "|finalproject|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Color_Mapper.sv(267) " "Verilog HDL assignment warning at Color_Mapper.sv(267): truncated value with size 10 to match size of target (7)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461873371900 "|finalproject|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conor_rom color_mapper:color_instance\|conor_rom:conor " "Elaborating entity \"conor_rom\" for hierarchy \"color_mapper:color_instance\|conor_rom:conor\"" {  } { { "Color_Mapper.sv" "conor" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debjit_rom color_mapper:color_instance\|debjit_rom:debjit " "Elaborating entity \"debjit_rom\" for hierarchy \"color_mapper:color_instance\|debjit_rom:debjit\"" {  } { { "Color_Mapper.sv" "debjit" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_addr_rom color_mapper:color_instance\|sprite_addr_rom:mult_table " "Elaborating entity \"sprite_addr_rom\" for hierarchy \"color_mapper:color_instance\|sprite_addr_rom:mult_table\"" {  } { { "Color_Mapper.sv" "mult_table" { Text "C:/Users/dlim15/FinalProject/Color_Mapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461873371949 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461873440461 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard.sv" "" { Text "C:/Users/dlim15/FinalProject/keyboard.sv" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461873440569 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461873440569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461874222676 "|finalproject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461874222676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461874222879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461874247275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dlim15/FinalProject/output_files/Final.map.smsg " "Generated suppressed messages file C:/Users/dlim15/FinalProject/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461874247475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461874247845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874247845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[16\] " "No output dependent on input pin \"switches\[16\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[17\] " "No output dependent on input pin \"switches\[17\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/dlim15/FinalProject/finalproject.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461874248218 "|finalproject|switches[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461874248218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9154 " "Implemented 9154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461874248219 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461874248219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9076 " "Implemented 9076 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461874248219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461874248219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461874248291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 15:10:48 2016 " "Processing ended: Thu Apr 28 15:10:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461874248291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:46 " "Elapsed time: 00:14:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461874248291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:58 " "Total CPU time (on all processors): 00:14:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461874248291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461874248291 ""}
