Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mem_streaming_top glbl -Oenable_linking_all_libraries -prj mem_streaming.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s mem_streaming 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_master_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_master_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mem_streaming_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_data_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_data_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_in_r_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_load
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_store
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_read
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_write
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_srl
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_out_r_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_load
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_store
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_read
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_write
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_srl
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_sparsemux_11_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_sparsemux_11_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mem_streaming_data_buf_RAM_AUTO_...
Compiling module xil_defaultlib.mem_streaming_flow_control_loop_...
Compiling module xil_defaultlib.mem_streaming_mem_streaming_Pipe...
Compiling module xil_defaultlib.mem_streaming_sparsemux_11_3_16_...
Compiling module xil_defaultlib.mem_streaming_mem_streaming_Pipe...
Compiling module xil_defaultlib.mem_streaming_mem_streaming_Pipe...
Compiling module xil_defaultlib.mem_streaming_control_s_axi
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_mem(MEM...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(ME...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_store(N...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_mem(MEM...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(ME...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_load(NU...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_burst_c...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_throttl...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_write(C...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_read(C_...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi(CONSERV...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_mem(ME...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(M...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_store(...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_mem(ME...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(M...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_load(N...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_burst_...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_thrott...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_write(...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_read(C...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi(CONSER...
Compiling module xil_defaultlib.mem_streaming
Compiling module xil_defaultlib.AESL_axi_master_out_r
Compiling module xil_defaultlib.AESL_axi_master_in_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mem_streaming_top
Compiling module work.glbl
Built simulation snapshot mem_streaming
