// Seed: 1720455180
module module_0 (
    output wor id_0,
    input tri1 module_0,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8
    , id_15,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    input wire id_12,
    output wand id_13
);
  logic id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3
);
  wire id_5;
  always @(id_3) begin : LABEL_0
    #id_6;
  end
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
