// Seed: 3618593503
module module_0 (
    output id_0,
    input reg id_1
);
  always @(posedge 1 or negedge id_1) begin
    id_0 <= 1;
    id_0 <= 1'd0;
    id_0 <= 1;
    id_0 <= id_1;
  end
endmodule
