{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605666683909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605666683910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 09:31:23 2020 " "Processing started: Wed Nov 18 09:31:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605666683910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605666683910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605666683910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605666684395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFile " "Found entity 1: REGFile" {  } { { "REGFile.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/REGFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshiftonebit.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshiftonebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShiftOneBit " "Found entity 1: LeftShiftOneBit" {  } { { "LeftShiftOneBit.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/LeftShiftOneBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datablock.v 1 1 " "Found 1 design units, including 1 entities, in source file datablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATABLOCK " "Found entity 1: DATABLOCK" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_3bit " "Found entity 1: MUX2to1_3bit" {  } { { "MUX2to1_3bit.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/MUX2to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.v 1 1 " "Found 1 design units, including 1 entities, in source file controlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLBLOCK " "Found entity 1: CONTROLBLOCK" {  } { { "CONTROLBLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/CONTROLBLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605666684531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605666684531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATABLOCK " "Elaborating entity \"DATABLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605666684579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:PC " "Elaborating entity \"REG\" for hierarchy \"REG:PC\"" {  } { { "DATABLOCK.v" "PC" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 MUX2to1:PCSrc_Sel " "Elaborating entity \"MUX2to1\" for hierarchy \"MUX2to1:PCSrc_Sel\"" {  } { { "DATABLOCK.v" "PCSrc_Sel" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:Add_Two " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:Add_Two\"" {  } { { "DATABLOCK.v" "Add_Two" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:IMEM_Inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:IMEM_Inst\"" {  } { { "DATABLOCK.v" "IMEM_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684649 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 IMEM.v(6) " "Net \"rom.data_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605666684651 "|DATABLOCK|IMEM:IMEM_Inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 IMEM.v(6) " "Net \"rom.waddr_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605666684651 "|DATABLOCK|IMEM:IMEM_Inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 IMEM.v(6) " "Net \"rom.we_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605666684651 "|DATABLOCK|IMEM:IMEM_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_3bit MUX2to1_3bit:RegSrc_Sel " "Elaborating entity \"MUX2to1_3bit\" for hierarchy \"MUX2to1_3bit:RegSrc_Sel\"" {  } { { "DATABLOCK.v" "RegSrc_Sel" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFile REGFile:REGFile_Inst " "Elaborating entity \"REGFile\" for hierarchy \"REGFile:REGFile_Inst\"" {  } { { "DATABLOCK.v" "REGFile_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Inst\"" {  } { { "DATABLOCK.v" "ALU_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DMEM_Inst " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DMEM_Inst\"" {  } { { "DATABLOCK.v" "DMEM_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtend_Inst " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtend_Inst\"" {  } { { "DATABLOCK.v" "SignExtend_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShiftOneBit LeftShiftOneBit:LSOB_Inst " "Elaborating entity \"LeftShiftOneBit\" for hierarchy \"LeftShiftOneBit:LSOB_Inst\"" {  } { { "DATABLOCK.v" "LSOB_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605666684674 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IMEM:IMEM_Inst\|rom " "RAM logic \"IMEM:IMEM_Inst\|rom\" is uninferred due to inappropriate RAM size" {  } { { "IMEM.v" "rom" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1605666684938 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1605666684938 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1605666685264 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1605666685341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605666685622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSrc_i " "No output dependent on input pin \"RegSrc_i\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|RegSrc_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegEn_i " "No output dependent on input pin \"RegEn_i\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|RegEn_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrc_i " "No output dependent on input pin \"ALUSrc_i\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|ALUSrc_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp_i\[0\] " "No output dependent on input pin \"ALUOp_i\[0\]\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|ALUOp_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp_i\[1\] " "No output dependent on input pin \"ALUOp_i\[1\]\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|ALUOp_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp_i\[2\] " "No output dependent on input pin \"ALUOp_i\[2\]\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|ALUOp_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp_i\[3\] " "No output dependent on input pin \"ALUOp_i\[3\]\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|ALUOp_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DMEMWr_i " "No output dependent on input pin \"DMEMWr_i\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|DMEMWr_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WrSrc_i " "No output dependent on input pin \"WrSrc_i\"" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605666685757 "|DATABLOCK|WrSrc_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1605666685757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605666685758 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605666685758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605666685758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605666685758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605666685862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 09:31:25 2020 " "Processing ended: Wed Nov 18 09:31:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605666685862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605666685862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605666685862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605666685862 ""}
