<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/blahgeek/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf pin.ucf

</twCmdLine><twDesign>TOP.ncd</twDesign><twDesignPath>TOP.ncd</twDesignPath><twPCF>TOP.pcf</twPCF><twPcfPath>TOP.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2698 - No timing constraints found, doing default enumeration.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twDataSheet anchorID="6" twNameLen="15"><twSUH2ClkList anchorID="7" twDestWidth="15" twPhaseWidth="20"><twDest>CLK11M0592</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.148</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.676</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.136</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.922</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.649</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.767</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.078</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.646</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.637</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.543</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.468</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.391</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.753</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.104</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.723</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.233</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.936</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.442</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.121</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.107</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.931</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.059</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.789</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.985</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.900</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.350</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.759</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.480</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.049</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.954</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.810</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.260</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.549</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.877</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.409</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.112</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.155</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.926</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.533</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.577</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.256</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.402</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.940</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.773</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.351</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.982</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.457</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.154</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.192</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.554</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.280</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.591</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.515</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.967</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.910</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.138</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.397</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.784</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.445</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.511</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.666</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.022</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.168</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.679</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.925</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.208</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.951</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.896</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.474</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.994</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.069</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.969</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.098</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.891</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.927</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.962</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.701</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.868</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.984</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.790</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.199</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.142</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.851</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.484</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.951</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.600</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.423</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.562</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.932</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.629</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.837</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.337</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.630</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.844</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.980</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.765</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.657</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.632</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>InterConn&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CLK11M0592_IBUF_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.817</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="8" twDestWidth="15" twPhaseWidth="15"><twDest>CLK50M</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.049</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.439</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.925</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.880</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.115</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.766</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.880</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.094</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.364</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.671</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.176</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.987</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.368</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.431</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.282</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.136</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.996</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.367</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.780</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.459</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.334</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.998</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.238</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.455</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.684</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.620</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.404</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.056</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.455</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.215</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.343</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.131</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.829</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.931</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.556</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.163</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.915</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.979</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.652</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.612</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.795</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.822</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.892</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.929</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.597</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.248</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.754</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.888</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.551</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.080</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.414</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.859</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.675</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.341</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.424</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.994</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.074</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.608</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.324</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.299</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.952</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.512</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.639</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.407</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.599</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.436</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.521</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.341</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.592</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.600</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.331</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.092</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.322</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.813</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.631</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.498</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.128</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.860</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.480</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.822</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.630</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.719</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.938</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.761</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.829</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.594</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.270</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.119</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.675</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.260</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.358</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.287</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.970</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="9" twDestWidth="15" twPhaseWidth="15"><twDest>CLK_From_Key</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.154</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">18.106</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.982</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.011</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.823</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.151</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.156</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.233</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.883</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.497</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.924</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.765</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.880</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.902</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.485</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.803</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.579</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.987</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.791</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.957</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.467</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.053</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.263</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.170</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.023</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.676</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.147</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.230</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.835</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.893</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.055</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.512</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.182</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.167</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.218</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.459</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.326</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.188</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.947</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.132</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.783</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.111</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.357</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.766</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.698</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.632</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.875</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.627</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.121</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.691</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.388</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.879</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.967</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.784</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.599</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.447</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.181</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.976</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.631</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.471</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.978</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.755</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.092</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.900</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.291</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.657</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.317</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.970</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.402</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.442</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.529</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.195</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.185</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.966</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.983</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.774</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.128</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.656</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.578</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.161</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.649</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.496</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.457</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.582</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.379</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.341</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.671</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.382</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.244</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.876</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.283</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.632</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.376</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.718</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.341</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.909</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.410</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.651</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.068</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.166</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.015</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.524</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.317</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.290</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.214</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.956</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.999</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.344</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.866</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="10" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;0&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.517</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.476</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.107</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.469</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.345</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.663</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.300</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.514</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.770</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.888</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.453</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.767</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.789</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.229</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.512</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.154</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.844</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.897</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.354</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.386</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.309</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.453</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.510</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.117</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.157</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.109</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.910</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.256</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.106</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.875</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.545</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.880</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.104</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.403</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.543</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.019</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.162</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.525</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.698</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.523</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.461</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.107</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.762</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.990</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.823</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.430</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.586</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.358</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.161</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.675</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.330</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.712</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.565</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.452</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.031</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.962</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.334</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.544</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.616</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.727</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.372</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.642</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.622</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.168</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.103</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.005</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.371</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.204</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.941</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.271</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.517</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.592</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.416</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.082</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.072</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.853</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.870</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.488</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.586</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.190</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.019</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.941</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.012</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.383</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.409</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.820</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.469</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.512</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.704</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.918</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.911</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.460</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.170</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.263</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.901</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.605</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.317</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.072</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.498</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.544</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.080</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.014</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.045</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.679</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.902</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.458</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.177</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.965</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.319</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.886</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.753</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="11" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;1&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.195</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.560</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.774</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.866</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.351</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.762</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.489</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.870</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.670</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.121</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.270</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.409</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.414</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.157</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.869</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.836</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.229</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.369</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.629</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.903</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.516</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.678</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.190</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.352</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.956</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.713</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.496</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.423</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.369</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.717</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.023</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.422</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.995</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.433</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.236</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.244</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.843</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.417</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.566</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.722</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.481</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.154</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.292</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.077</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.431</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.825</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.171</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.277</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.750</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.390</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.804</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.582</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.094</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.361</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.627</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.843</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.872</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.923</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.442</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.076</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.056</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.018</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.004</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.989</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.909</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.938</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.767</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.710</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.843</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.011</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.128</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.080</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.188</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.315</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.178</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.005</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.362</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.889</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.982</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.161</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.379</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.263</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.274</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.621</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.147</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.177</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.940</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.896</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.710</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.038</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.579</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.605</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.967</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.472</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="12" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;2&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.131</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.685</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.431</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.959</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.872</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.800</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.128</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.705</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.979</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.732</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.360</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.474</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.976</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.163</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.069</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.006</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.511</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.359</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.266</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.451</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.923</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.662</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.771</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.119</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.315</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.230</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.489</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.718</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.144</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.203</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.063</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.924</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.228</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.732</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.743</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.923</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.734</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.920</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.076</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.971</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.639</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.200</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.567</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.098</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.484</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.944</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.661</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.880</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.158</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.072</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.556</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.377</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.413</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.875</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.066</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.489</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.582</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.538</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.429</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.291</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.062</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.079</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.422</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.520</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.399</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.633</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.428</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.257</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.356</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.623</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.627</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.648</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.852</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.853</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.379</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.515</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.930</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.733</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.753</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.036</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.164</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.659</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.293</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.111</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.386</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.392</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.933</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.933</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.962</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="13" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;6&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.163</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">18.525</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.401</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.356</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.147</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.484</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.184</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.600</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.855</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.849</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.730</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.442</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.199</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.915</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.566</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.790</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.213</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.417</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.143</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.221</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.474</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.694</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.931</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.601</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.447</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.586</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.148</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.019</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.377</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.692</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.218</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.185</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.198</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.639</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.371</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.362</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.196</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.518</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.051</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.163</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.879</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.642</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.088</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.031</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.948</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.386</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.621</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.125</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.230</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.344</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.018</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.600</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.059</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.315</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.356</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.841</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.148</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.460</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.027</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.877</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.614</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.962</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.461</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.002</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.386</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.755</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.510</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.392</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.075</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.997</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.279</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.807</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.918</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.876</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.142</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.568</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.760</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.416</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.628</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.157</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.051</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.936</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.957</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.278</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.065</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.195</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.217</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.760</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.954</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.328</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.970</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.628</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.726</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.425</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.131</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.850</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.892</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.834</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.397</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.375</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.426</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="14" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;8&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.102</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.012</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.888</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.927</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.162</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.843</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.872</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.411</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.634</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.671</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.031</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.258</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.954</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.164</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.112</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.138</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.959</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.929</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.717</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.053</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.753</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.448</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.370</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.088</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.647</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.369</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.635</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.431</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.968</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.853</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.283</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.934</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.094</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.705</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.540</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.978</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.789</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.962</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.849</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.005</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.849</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.533</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.694</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.622</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.027</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.842</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.704</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.939</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.976</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.560</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.505</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.598</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.731</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.066</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.906</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.651</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.432</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.157</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.155</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.388</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.856</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.121</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.584</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.300</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.637</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.621</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.524</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.488</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.117</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.517</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.859</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.454</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.562</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.993</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.388</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.363</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.055</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.640</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.285</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.860</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.461</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.577</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.288</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.782</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.434</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.869</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.985</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.941</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.557</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.588</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.317</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.166</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.441</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.379</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.229</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.993</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.365</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.862</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.017</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="15" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;9&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.580</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.622</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.098</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.363</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.437</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.577</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.976</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.154</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.872</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.659</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.181</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.980</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.358</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.640</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.717</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.513</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.169</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.075</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.341</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.023</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.960</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.979</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.886</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.449</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.392</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.372</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.946</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.881</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.273</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.013</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.319</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.850</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.938</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.608</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.167</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.232</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.934</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.342</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.425</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.848</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.181</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.499</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.359</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.441</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.225</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.192</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.039</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.354</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.369</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.352</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.525</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.290</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.591</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.053</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.259</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.649</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.301</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.095</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.547</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.407</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.224</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.104</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.541</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.080</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.860</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.025</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.163</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.692</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.347</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.088</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.201</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.977</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.562</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.997</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.066</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.616</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.953</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.881</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.515</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.770</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.118</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.211</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.457</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.245</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.435</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.911</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.424</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.019</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.004</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.877</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.513</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.953</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.075</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.814</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.238</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.298</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.925</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.425</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.243</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.981</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.247</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.999</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.434</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.221</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.441</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.140</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.077</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.784</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.882</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.731</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.950</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.287</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.743</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.513</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.930</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.382</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.582</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="16" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;10&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.419</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.517</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.065</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.165</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.303</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.841</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.144</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.119</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.258</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.551</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.049</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.986</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.713</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.076</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.327</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.800</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.200</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.106</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.119</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.031</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.455</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.112</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.855</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.374</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.344</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.396</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.468</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.060</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.995</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.067</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.853</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.168</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.376</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.964</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.503</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.062</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.514</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.937</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.394</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.962</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.109</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.473</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.264</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.466</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.065</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.948</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.378</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.544</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.990</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.301</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.442</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.119</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.218</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.200</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.288</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.395</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.975</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.974</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.614</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.920</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.277</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.806</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.461</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.315</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.008</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.111</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.074</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.836</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.730</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.067</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.342</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.535</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.232</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.488</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.272</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.563</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.359</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.015</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.796</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.813</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.538</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.557</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.977</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.162</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.991</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.067</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.352</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.412</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.357</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.876</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.361</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.992</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.854</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.703</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.403</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.113</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.859</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.288</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.015</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.252</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.664</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.109</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.224</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.230</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.972</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.637</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.845</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.638</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.908</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.277</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.829</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.696</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="17" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;11&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.399</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.888</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.927</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.352</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.967</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.277</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.872</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.900</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.184</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.339</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.492</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.919</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.343</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.642</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.935</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.974</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.678</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.484</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.167</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.924</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.372</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.291</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.247</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.938</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.991</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.199</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.656</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.326</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.476</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.657</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.516</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.636</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.128</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.544</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.332</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.406</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.844</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.591</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.888</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.892</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.771</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.602</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.813</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.265</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.942</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.405</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.023</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.842</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.582</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.161</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.955</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.743</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.993</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.969</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.648</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.086</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.502</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.151</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.298</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.917</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.119</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.485</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.334</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.055</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.987</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.419</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.385</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.503</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.459</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.983</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.880</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.800</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.349</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.722</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.231</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.601</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.293</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.726</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.485</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.544</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.041</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.773</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.020</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.431</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.395</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.411</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.053</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.427</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.668</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.461</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.617</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.231</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.854</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.488</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.883</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="18" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;12&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.837</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.879</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.412</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.789</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.278</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.453</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.620</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.223</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.834</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.762</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.658</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.426</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.503</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.489</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.474</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.459</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.969</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.765</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.471</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.629</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.068</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.830</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.429</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.525</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.195</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.424</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.114</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.720</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.225</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.609</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.842</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.075</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.360</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.962</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.871</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.227</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.891</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.449</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.140</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.138</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.782</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.200</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.377</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.310</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.906</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.352</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.973</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.804</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.193</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.890</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.562</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.290</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.067</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.337</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.646</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.282</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.949</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.508</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.167</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.987</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.257</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.062</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.783</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.543</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.566</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.402</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.445</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.819</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.381</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.015</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.556</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.957</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.944</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.031</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.935</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.339</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-3.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.210</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.026</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.339</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.261</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.663</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.332</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.140</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.832</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.062</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.024</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.354</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.065</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.221</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.227</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.360</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.896</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.592</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.912</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.334</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.461</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.999</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.580</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.098</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.639</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.501</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.027</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.368</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="19" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;13&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.077</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.839</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.119</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.632</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.029</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.905</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.860</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.971</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.074</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.510</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.651</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.406</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.678</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.069</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.224</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.130</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.875</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.457</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.717</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.420</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.926</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.703</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.605</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.869</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.816</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.480</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.469</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.978</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.435</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.105</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.243</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.014</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.357</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.232</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.067</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.136</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.361</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.722</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.639</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.077</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.888</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.886</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.022</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.948</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.125</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.835</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.592</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.044</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.815</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.577</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.104</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.881</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.979</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.956</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.851</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.332</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.256</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.355</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.600</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.567</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.804</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.843</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.784</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.652</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.692</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.821</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.724</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.128</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.216</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.233</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.958</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.579</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.582</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.411</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.010</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.572</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.380</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.459</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.959</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.264</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.594</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.305</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.461</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.968</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.510</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.832</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.574</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.416</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.447</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.821</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.540</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.396</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.328</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.010</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.338</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.879</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.116</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="20" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;14&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.104</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.868</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.425</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.850</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.291</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.442</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.823</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.905</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.398</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.076</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.439</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.203</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.395</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.752</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.417</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.140</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.457</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.502</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.982</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.778</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.685</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.452</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.870</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.618</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.081</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.538</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.565</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.734</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.649</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.184</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.854</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.031</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.180</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.974</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.917</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.622</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.009</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.298</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.896</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.860</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.471</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.342</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.285</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.892</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.771</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.304</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.390</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.299</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.132</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.895</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.100</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.341</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.986</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.903</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.639</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.874</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.080</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.326</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.299</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.271</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.962</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.497</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.244</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.270</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.996</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.796</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.379</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.949</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.988</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.929</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.917</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.891</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.957</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.869</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.273</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.481</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-3.140</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.862</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.223</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.960</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.818</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.328</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.847</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.676</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.011</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.821</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.051</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.224</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.042</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.343</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.271</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.088</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.304</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.891</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.233</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.691</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.655</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.349</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.404</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">7.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.909</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.925</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.988</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.989</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.352</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.016</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.381</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="21" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;15&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.004</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.743</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.594</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.956</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.489</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.832</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.930</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.620</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.165</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.787</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.875</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.578</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.083</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.347</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.796</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.155</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.396</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.957</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.565</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.111</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.384</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.621</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.417</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.620</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.873</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.630</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.796</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.720</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.997</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.644</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.177</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.451</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.743</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.905</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.362</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.372</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.579</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.176</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.622</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.342</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.971</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.937</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.203</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.038</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.121</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.649</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.616</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.981</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.965</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.790</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.949</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.852</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.594</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.702</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.310</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.845</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.648</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.942</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.979</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.719</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.504</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.298</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.938</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.449</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.031</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.130</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.675</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.888</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.102</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.639</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.909</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.380</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.391</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.859</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.050</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.011</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.208</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.556</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.354</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.640</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.033</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.130</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.349</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.274</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.141</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.862</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.039</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.457</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.315</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.391</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.650</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.999</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.474</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.229</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.685</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.521</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.232</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.726</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.437</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.872</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.496</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.606</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.374</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.167</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.444</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.232</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.368</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.265</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.991</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.806</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.194</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.020</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="22" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;16&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.959</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.843</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.391</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.753</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.705</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.629</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.584</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.375</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.880</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.144</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.294</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.371</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.250</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.272</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.246</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.995</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.392</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.357</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.181</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.540</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.670</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.936</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.600</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.465</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.702</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.954</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.886</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.814</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.376</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.829</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.973</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.477</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.594</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.502</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.481</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.013</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.835</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.759</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.197</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.260</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.181</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.068</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.944</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.391</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.245</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.274</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.918</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.107</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.841</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.445</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.195</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.849</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.301</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.154</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.246</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.828</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.252</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.855</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.562</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.125</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.651</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.376</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.651</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.270</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.896</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.424</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.080</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.204</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.856</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.117</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.020</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.424</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.016</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.291</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.353</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.303</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.702</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.225</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.866</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.104</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.952</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.796</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.315</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.026</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.079</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.988</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.029</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.943</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.533</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.185</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.088</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.293</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.423</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.204</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.649</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.988</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.764</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.556</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.780</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.329</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.171</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.941</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.448</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.062</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.369</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.991</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.236</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="23" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;17&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.658</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.903</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.431</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.610</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.856</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.486</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.297</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.274</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.327</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.655</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.232</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.577</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.423</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.177</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.271</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.038</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.557</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.784</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.274</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.691</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.197</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.651</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.751</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.544</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.351</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.818</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.016</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.671</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.233</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.980</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.628</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.403</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.004</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.632</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.164</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.246</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.303</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.910</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.270</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.117</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.724</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.447</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.157</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.136</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.396</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.131</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.069</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.727</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.106</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.992</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.909</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.471</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.158</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.665</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.103</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.968</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.497</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.329</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.975</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.599</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.965</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.838</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.169</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.923</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.963</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.053</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.360</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.229</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.180</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.853</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.153</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.892</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.230</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.059</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.277</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.380</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.136</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.150</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.280</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.260</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.246</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.915</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.931</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.155</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.820</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.821</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.977</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.358</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.387</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="24" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;18&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.860</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.379</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.245</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.480</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.601</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.190</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.392</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.897</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.352</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.514</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.393</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.470</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.349</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.162</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.371</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.272</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.844</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.456</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.455</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.426</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.198</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.936</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.639</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.610</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.410</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.511</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.557</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.719</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.176</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.462</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.985</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.831</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.431</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.928</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.327</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.787</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.611</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.580</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.112</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.194</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.858</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.277</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.884</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.344</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.291</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.124</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.012</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.333</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.940</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.543</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.257</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.294</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.263</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.916</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.489</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.100</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.198</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.511</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.954</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.821</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.224</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.750</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.369</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.789</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.155</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.786</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.439</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.398</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.523</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.339</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.871</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.055</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.301</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.911</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.376</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.664</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.683</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.452</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.177</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.370</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.320</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.965</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.991</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.121</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.813</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.005</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.042</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.845</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.065</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.194</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.296</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.537</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.980</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.484</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.981</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.759</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.620</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.008</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.335</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="25" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;19&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.707</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.098</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.453</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.894</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.762</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.129</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.407</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.929</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.839</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.378</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.225</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.712</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.042</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.119</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.964</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.407</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.743</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.783</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.045</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.762</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.015</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.473</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.938</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.283</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.337</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.504</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.702</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.111</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.577</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.225</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.589</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.988</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.250</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.229</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.392</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.761</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.180</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.843</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.791</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.507</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.758</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.945</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.212</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.929</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.935</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.816</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.692</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.993</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.666</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.452</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.661</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.871</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.906</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.959</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.943</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.194</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.902</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.847</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.399</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.712</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.957</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.161</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.088</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.200</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.141</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.857</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.604</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.103</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.178</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.647</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.485</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.045</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.352</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.074</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.826</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.648</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.450</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.279</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.614</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.380</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.640</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.449</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.141</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.371</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.333</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.547</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.649</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.142</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.374</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.868</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.691</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.878</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.494</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.836</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.952</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.843</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.512</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.901</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.674</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.308</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.516</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.309</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.408</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.465</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.196</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.332</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.948</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.117</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.984</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="26" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;20&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.456</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.441</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.498</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.762</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.628</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.453</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.112</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.116</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.853</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.414</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.265</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.171</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.477</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.839</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.355</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.115</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.022</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.449</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.082</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.048</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.875</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.195</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.357</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.986</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.814</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.436</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.845</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.368</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.518</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.579</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.959</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.039</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.329</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.963</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.702</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.577</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.241</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.663</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.401</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.426</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.929</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.400</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.762</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.395</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.525</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.437</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.423</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.181</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.640</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.504</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.417</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.956</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.901</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.299</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.127</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.008</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.337</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.658</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.139</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.858</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.162</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.977</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.557</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.611</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.822</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.906</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.294</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.935</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.818</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.835</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.524</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.622</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.155</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.958</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.880</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.013</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.951</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.374</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.434</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.681</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.379</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.857</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.383</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.973</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.684</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.178</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.425</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.228</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.840</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.353</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.317</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.066</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.577</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.044</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.246</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.211</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.920</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.984</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.618</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.867</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.423</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.142</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.930</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.066</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.258</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.718</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="27" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;21&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.371</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.422</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.215</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.743</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.168</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.199</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.609</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.987</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.844</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.154</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.554</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.989</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.972</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.757</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.982</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.713</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.023</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.458</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.008</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.790</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.270</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.987</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.997</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.188</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.163</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.399</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.011</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.002</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.856</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.130</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.967</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.417</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.826</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.958</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.349</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.384</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.940</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.203</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.650</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.164</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.965</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.972</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.616</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.944</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.617</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.476</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.016</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.222</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.830</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.469</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.849</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.407</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.844</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.677</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.376</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.338</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.015</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.221</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.621</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.184</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.658</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.398</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.871</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.977</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.398</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.437</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.521</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.831</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.114</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.897</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.839</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.920</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.165</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.538</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.369</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.349</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.065</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.386</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.362</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.253</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.560</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.816</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.282</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.541</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.380</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.873</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.165</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.304</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.674</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.366</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.958</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.360</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.364</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.888</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.599</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.406</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.103</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.116</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.849</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.209</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.551</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.018</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.973</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.227</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.243</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.868</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.999</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.533</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.848</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.123</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.690</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.911</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.304</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.632</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.699</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="28" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;22&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.618</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.156</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.660</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.949</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.477</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.902</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.287</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.856</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.401</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.615</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.192</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.723</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.450</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.568</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.229</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.447</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.469</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.151</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.370</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.856</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.320</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.192</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.297</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.554</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.998</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.517</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.737</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.243</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.922</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.410</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.611</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.797</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.258</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.864</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.357</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.786</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.646</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.205</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.631</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.193</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.837</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.674</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.755</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.022</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.350</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.210</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.210</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.263</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.956</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.230</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.077</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.684</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.378</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.203</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.563</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.141</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.208</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.442</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.115</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.924</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.343</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.431</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.392</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.132</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.351</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.063</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.198</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.935</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.347</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.657</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.848</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.467</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.991</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.272</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.195</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.537</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.621</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.969</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.109</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.762</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.519</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.386</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.870</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.921</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.843</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.019</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.098</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.591</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.140</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.350</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.850</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.943</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.224</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.977</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.582</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.988</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.138</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.879</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.433</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="29" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;23&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.533</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.575</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.485</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.361</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.496</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.731</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.441</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.980</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.107</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.876</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.612</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.134</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.600</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.659</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.622</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.510</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.523</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.416</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.341</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.345</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.707</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.170</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.913</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.983</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.890</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.396</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.075</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.325</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.950</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.885</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.743</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.226</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.939</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.854</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.891</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.713</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.938</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.176</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.908</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.683</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.537</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.326</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.852</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.134</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.503</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.567</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.178</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.109</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.992</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.358</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.599</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.322</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.011</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.294</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.006</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.263</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.048</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.411</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.177</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.258</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.346</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.033</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.864</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.190</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.978</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.560</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.204</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.351</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.850</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.449</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.008</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.384</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.726</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.620</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.286</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.957</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.425</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.895</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.552</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.162</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.873</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.915</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.180</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.905</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.740</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.428</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.957</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.881</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.957</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.028</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.216</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.302</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.758</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.429</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.247</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.050</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.744</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.476</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.265</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.011</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.917</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.438</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.905</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.554</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.377</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.114</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.288</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.130</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.030</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.061</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.886</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.291</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.696</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.852</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.798</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.934</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.557</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.719</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.586</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="30" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;24&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.148</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.190</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.452</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.980</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">17.100</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.405</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.846</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.764</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.081</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.359</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.931</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.330</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.722</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.227</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.953</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.334</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.491</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.271</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.950</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.278</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.972</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.359</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.537</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.764</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.746</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.774</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.425</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.940</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.141</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.300</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.740</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.367</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.049</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.204</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.176</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.161</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.529</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.557</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.177</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.097</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.941</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.853</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.740</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.181</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.394</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.713</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.182</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.795</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.459</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.760</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.881</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.644</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.945</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.621</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.454</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.541</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.115</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.761</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.458</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.873</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.858</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.648</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.214</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.854</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.465</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.201</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.627</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.351</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.003</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.026</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.970</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.905</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.271</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.514</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.455</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.171</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.556</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.512</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.395</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.255</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.036</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.778</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.486</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.650</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.402</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.572</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.382</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.652</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.721</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.597</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.376</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.826</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.880</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.353</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.626</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.446</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.783</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.255</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.750</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.795</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.464</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.903</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.480</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.138</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.310</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.518</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.360</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.148</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.409</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.950</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.069</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.338</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.936</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="31" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;25&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.466</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.379</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.508</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.056</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.125</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.135</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.079</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.511</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.946</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.545</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.067</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.705</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.692</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.556</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.079</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.387</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.410</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.777</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.103</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.846</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.257</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.082</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.960</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.466</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.092</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.258</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.106</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.955</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.813</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.205</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.924</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.824</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.374</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.494</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.783</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.053</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.130</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.897</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.330</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.978</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.922</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.067</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.151</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.712</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.433</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.078</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.925</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.428</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.426</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.944</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.364</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.056</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.665</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.375</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.981</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.433</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.481</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.615</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.514</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.355</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.934</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.574</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.911</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.493</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.137</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.783</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.949</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.071</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.796</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.453</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.690</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.332</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.268</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.902</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.760</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.941</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.844</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.882</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.192</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.598</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.844</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.232</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.822</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.985</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.226</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.773</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.913</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.122</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.951</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.372</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.461</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.691</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.499</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.317</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.198</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.944</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.166</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.850</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.356</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.975</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.392</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.624</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.171</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.447</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.753</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.221</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.200</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.858</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.994</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.956</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.361</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.629</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.080</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.868</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.727</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.627</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.268</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.789</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.656</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.656</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="32" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;26&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.719</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.108</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.309</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.429</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.671</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.854</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.547</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.716</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.293</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.675</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.402</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.320</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.783</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.086</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.041</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.330</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.399</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.347</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.356</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.476</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.986</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.618</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.335</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.588</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.195</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.345</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.511</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.712</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.620</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.077</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.512</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.732</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.737</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.294</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.978</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.707</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.512</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.651</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.320</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.302</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.311</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.965</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.162</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.753</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.244</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.364</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.908</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.331</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.178</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.157</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.330</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.508</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.155</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.217</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.309</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.192</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.067</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.025</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.062</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.788</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.104</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.990</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.210</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.363</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.344</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.219</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.663</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.376</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.303</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.164</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.966</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.150</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.036</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.248</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.939</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.834</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.525</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.338</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.419</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.217</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.836</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.153</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.224</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.787</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.489</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.826</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.961</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.804</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.111</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.671</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.978</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.502</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.227</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.798</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.822</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.221</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.015</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.041</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.022</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.272</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.944</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.228</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.906</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.236</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.947</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.197</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.103</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.471</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.353</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.758</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.244</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.906</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.474</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.929</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.587</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.685</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.881</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.534</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.089</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.882</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.038</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.597</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.980</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.521</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.909</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.385</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="33" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;27&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.100</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.846</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.556</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.287</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.344</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.511</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.232</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.771</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.807</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.329</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.002</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.512</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.339</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.391</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.547</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.413</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.398</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.304</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.229</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.252</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.978</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.627</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.344</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.597</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.354</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.866</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.520</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.077</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.741</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.676</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.320</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.534</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.730</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.629</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.086</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.303</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.970</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.288</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.328</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.521</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.643</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.329</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.294</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.320</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.622</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.154</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.762</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.900</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.187</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.517</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.209</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.318</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.386</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.201</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.059</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.054</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.982</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.372</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.453</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.299</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.385</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.958</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.142</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.045</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.896</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.996</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.266</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.791</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.411</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.174</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.828</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.216</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.481</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.783</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.724</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.997</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.953</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.477</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.935</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.494</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.657</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.230</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.843</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.152</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.962</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.031</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.093</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.129</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.042</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.535</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.956</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.267</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.206</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.112</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.229</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.514</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.345</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.330</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.168</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.905</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.225</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.579</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.256</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.098</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.082</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.891</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.047</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.989</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.510</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.918</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.377</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="34" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;28&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.221</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.263</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.428</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.956</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.173</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.381</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.049</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.822</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.837</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.890</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.004</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.767</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.218</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.300</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.929</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.822</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.970</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.355</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.926</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.948</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.849</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.586</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.858</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.601</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.837</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.216</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.090</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.847</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.013</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.861</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.813</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.069</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.914</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.960</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.122</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.579</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.630</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.562</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.796</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.505</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.069</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.928</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.863</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.014</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.178</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.822</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.829</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.048</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.157</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.771</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.287</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.857</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.010</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.744</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.620</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.594</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.290</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.631</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.188</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.737</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.434</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.834</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.871</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.611</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.190</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.878</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.830</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.022</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.892</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.677</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.253</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.563</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.148</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.629</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.946</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.283</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.897</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.751</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.140</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.100</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.448</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.532</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.043</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.241</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.425</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.012</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.292</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.014</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.112</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.349</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.378</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.154</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.283</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.716</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.455</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.568</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.524</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.628</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.255</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.755</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.408</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.622</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.577</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.449</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.619</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.953</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.422</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.605</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.764</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.157</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.231</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.193</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.880</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.972</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.771</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.456</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.718</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.114</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.384</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.154</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.883</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.023</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.912</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="35" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;29&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.806</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.074</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.867</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.396</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.395</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.758</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.634</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.422</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.496</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.589</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.380</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.368</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.606</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.409</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.521</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.365</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.921</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.827</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.752</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.443</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.442</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.952</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.705</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.748</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.422</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.675</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.161</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.598</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.650</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.398</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.545</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.619</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.164</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.069</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.834</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.393</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.862</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.944</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.235</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.673</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.302</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.673</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.268</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.128</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.840</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.210</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.265</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.123</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.872</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.595</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.121</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.059</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.396</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.360</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.112</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.875</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.070</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.956</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.773</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.176</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.450</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.629</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.932</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.461</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.116</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.214</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.419</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.970</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.729</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.314</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.795</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.385</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.063</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.802</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.633</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.190</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.455</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.539</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.887</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.971</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.209</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.927</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.187</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.680</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.591</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.151</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.451</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.180</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.193</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.278</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.308</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.230</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.646</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.301</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.981</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.109</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.067</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.694</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.031</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.194</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.993</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.012</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.034</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.241</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.538</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.768</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.861</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.190</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.203</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.009</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.027</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.806</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.142</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.278</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">6.210</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.303</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.334</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.651</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.968</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.176</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.969</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.699</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.067</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.608</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.484</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.996</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.351</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="36" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;30&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.207</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.670</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.218</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.580</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.953</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.456</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.394</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.629</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">15.297</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.411</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.339</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.202</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.501</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.229</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.882</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.048</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.619</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.597</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.421</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.354</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.243</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.605</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.265</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.008</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.527</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.881</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.788</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.497</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.294</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.254</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.973</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.621</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.848</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.268</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.783</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.220</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.321</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.915</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.367</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.837</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.529</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.986</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.202</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.656</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.611</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.836</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.203</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.077</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.806</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.621</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.750</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.229</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.401</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.874</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.273</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.256</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.429</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.573</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.106</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.192</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.218</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.101</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.166</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.934</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.161</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.697</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.203</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.089</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.595</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.353</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.406</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.128</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.762</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.285</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.402</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.655</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.594</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.299</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.945</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.347</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.256</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.373</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.322</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.624</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.345</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.224</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.855</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.935</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.833</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.774</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.104</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.060</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.811</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.813</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.118</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.803</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.678</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.805</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.921</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.130</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.950</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.855</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.114</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.862</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.140</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.931</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.200</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.623</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.853</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.029</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.642</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.374</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.350</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.360</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.901</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.106</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.012</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.803</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.452</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.279</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.861</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.012</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.383</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.125</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.156</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.784</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.998</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.791</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.908</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.947</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.455</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.484</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="37" twDestWidth="15" twPhaseWidth="15"><twDest>SW_DIP&lt;31&gt;</twDest><twSUH2Clk ><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.286</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.406</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.834</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.934</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">16.196</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.359</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.860</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.913</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">14.027</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.241</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.323</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.907</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.948</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.370</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.919</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.926</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.827</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.601</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.649</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.011</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.881</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.981</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.624</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.143</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.287</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.860</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.194</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.870</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.379</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.036</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.884</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.836</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.937</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.243</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.831</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.540</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.819</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.084</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.131</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.544</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.841</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.037</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.156</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.063</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.278</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.413</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.851</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.703</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.662</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.310</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.835</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.033</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BaseRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.189</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.722</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.722</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.598</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.834</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.567</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.313</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.609</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.211</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.715</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.888</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.412</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.969</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.849</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.292</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.168</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.901</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.689</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.271</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.000</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_D&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ENET_INT</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.753</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.268</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.578</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.163</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.644</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.667</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.924</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.912</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.341</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.482</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.155</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.078</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.096</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.426</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.812</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.510</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.466</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.133</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.036</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.219</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.209</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.990</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.007</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-2.029</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamAddr&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.127</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.327</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.356</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.668</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.177</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.547</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.233</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.469</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.733</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;8&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.431</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.551</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;9&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;10&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.761</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;11&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.780</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;12&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.966</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.597</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;13&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.976</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;14&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.722</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.400</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;15&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.628</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;16&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.142</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.209</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;17&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.178</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.858</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;18&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.957</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;19&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.429</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;20&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.539</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.418</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;21&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.999</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.434</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;22&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;23&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.772</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">5.190</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;24&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;25&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.614</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;26&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;27&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.563</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;28&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.177</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.238</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;29&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.505</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.861</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;30&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.046</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>ExtRamData&lt;31&gt;</twSrc><twSUHTime twInternalClk ="real_clock_BUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.434</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">4.890</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="38" twDestWidth="15" twPhaseWidth="20"><twSrc>CLK11M0592</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.091" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.085" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.454" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.392" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.332" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.501" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.024" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.612" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.728" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.948" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.039" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.084" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.244" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.196" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.477" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.617" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.178" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.933" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.473" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.340" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.370" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.981" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.877" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.896" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.843" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.737" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.015" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.227" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.819" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.640" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.819" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.802" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.802" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.027" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.984" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.724" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.782" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.012" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.782" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.834" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.547" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.105" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.084" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.105" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.510" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.461" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.573" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.702" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.957" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.496" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.170" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.131" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.337" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.865" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.975" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.806" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.875" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.875" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.105" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.285" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.675" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.896" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.908" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.774" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.450" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.524" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.505" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.183" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.776" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.910" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.555" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.917" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.020" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.645" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.110" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.411" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.090" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.175" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.283" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.990" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.310" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.990" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.274" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.009" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.701" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.345" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.793" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.019" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.168" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.299" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.655" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.884" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.937" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.039" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.287" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.379" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.379" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.185" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.331" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.922" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.246" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.157" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.546" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.938" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "InterConn&lt;5&gt;" twMinTime = "4.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK11M0592_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="39" twDestWidth="15" twPhaseWidth="16"><twSrc>CLK50M</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.099" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.828" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.195" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.977" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.146" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.257" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.675" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.373" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.593" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.684" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.043" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.889" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.678" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.231" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.468" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.452" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.314" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.676" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.102" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.102" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.606" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.192" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.541" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.165" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.353" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.590" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.458" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.533" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.285" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.629" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.369" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.657" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.479" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.291" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.681" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.740" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.934" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.729" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.740" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.848" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.950" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.218" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.173" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.085" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.213" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_25M" twMinTime = "7.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.347" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.607" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.030" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.726" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.776" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.442" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.743" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.510" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.581" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.144" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.584" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.520" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.520" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.013" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.623" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.676" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.234" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.751" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.419" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.711" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.155" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.597" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.597" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.150" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.421" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.200" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.020" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.562" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.358" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.304" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.872" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.755" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.735" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.955" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.919" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.843" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.990" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.131" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.839" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.938" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.719" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.719" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.171" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.478" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.435" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.641" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.305" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.684" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.891" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.439" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.802" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.439" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.869" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.484" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.487" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.191" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.894" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Blue&lt;0&gt;" twMinTime = "5.715" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Blue&lt;1&gt;" twMinTime = "6.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.419" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Blue&lt;2&gt;" twMinTime = "5.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.321" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Green&lt;0&gt;" twMinTime = "7.143" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.667" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Green&lt;1&gt;" twMinTime = "6.213" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.095" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Green&lt;2&gt;" twMinTime = "6.191" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Hhync" twMinTime = "4.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Red&lt;0&gt;" twMinTime = "5.468" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.841" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Red&lt;1&gt;" twMinTime = "5.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Red&lt;2&gt;" twMinTime = "5.362" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.651" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_Vhync" twMinTime = "5.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.024" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK50M_IBUF_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="40" twDestWidth="15" twPhaseWidth="15"><twSrc>CLK_From_Key</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "8.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.332" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.626" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.210" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "8.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.227" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.258" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.490" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.482" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.482" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "8.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.606" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "9.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "9.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "8.917" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.291" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.431" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.975" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.355" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "8.911" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.127" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "9.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.210" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.360" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "7.811" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "7.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.025" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.218" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "8.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "7.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "9.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "9.774" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "9.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.615" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.249" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "9.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "9.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "9.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.461" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.133" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.141" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.512" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.518" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.360" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "7.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "9.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "9.862" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "9.890" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "9.712" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.524" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.874" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "7.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "6.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "6.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.665" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "6.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "6.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "6.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.327" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.819" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.339" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.157" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.562" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.451" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.406" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.981" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.494" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.109" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.580" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "8.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "8.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "8.934" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "8.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.472" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.009" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.338" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "8.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "8.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "8.743" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "8.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "8.853" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "8.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "8.753" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "9.753" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.909" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.079" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "8.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "8.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.133" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.434" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "7.984" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.652" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.381" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.912" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "7.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.341" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.328" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.402" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.295" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.383" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.144" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.916" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "7.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.254" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.537" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.500" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "7.988" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.289" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "8.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.188" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.243" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.935" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "8.897" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.045" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.171" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.193" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.404" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.046" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "8.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.612" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "8.880" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "8.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.533" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "7.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "7.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.538" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "7.917" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.155" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.165" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "8.717" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "8.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.046" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "9.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.790" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="41" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;0&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.206" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.513" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.775" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.093" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.145" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.204" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.369" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.369" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.098" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.174" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.540" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.532" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.631" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.990" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "11.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.205" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.836" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.317" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.069" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.625" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.770" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.525" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.524" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.491" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.573" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.404" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.975" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.948" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.435" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.329" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.537" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.480" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.847" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.855" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.226" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.232" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.581" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.524" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.619" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.604" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.761" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.628" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.676" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.324" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.631" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.165" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.868" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.208" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.294" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.549" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.617" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.799" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.723" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.532" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.458" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.801" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.020" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.017" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.029" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.366" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.658" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.938" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.698" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.042" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.368" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.509" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.214" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.655" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.702" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.275" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "10.003" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.682" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.875" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.822" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.937" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.914" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.611" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.454" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.622" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.760" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.524" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.885" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.118" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.247" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.252" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.631" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.042" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.777" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.454" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.923" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.043" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.749" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.220" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.431" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.434" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.530" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="42" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;1&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.184" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.925" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.547" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.232" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.425" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.864" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.705" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.233" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.821" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.602" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.132" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.506" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.337" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.570" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.890" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "9.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.954" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.710" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.243" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.210" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "7.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "9.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.667" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "9.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.855" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.483" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.038" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "9.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "9.981" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.348" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.727" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.353" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.233" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.243" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.912" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.077" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.912" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.878" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.622" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.105" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.622" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "9.927" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.844" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.480" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.387" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.129" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.841" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.188" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.880" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.436" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.143" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.890" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.177" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.188" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.825" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.542" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.425" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.452" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.372" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.168" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.666" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.336" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.532" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.233" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.177" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.191" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.810" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.302" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.810" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "8.958" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.068" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "8.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "9.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.294" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.081" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.159" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.617" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.741" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.901" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.598" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.023" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.869" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.522" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.010" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.715" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.203" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.504" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.403" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.367" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.291" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.112" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.243" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.386" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.408" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.619" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.146" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.827" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "8.883" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "7.977" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.143" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.753" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.132" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.761" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.219" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.235" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.219" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.278" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.339" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "8.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "8.935" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="43" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;2&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.617" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.415" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.980" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.722" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.187" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.213" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.555" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.027" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.666" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.307" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.383" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.474" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.770" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.526" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.079" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.003" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.559" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.223" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.349" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.143" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.704" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.459" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.557" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.700" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.338" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.487" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.184" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.369" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.897" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.339" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.414" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.781" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.786" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.666" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.515" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.510" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.311" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.897" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.538" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.269" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.294" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.334" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.877" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.562" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.840" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.975" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.987" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.942" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.805" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.099" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.823" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.205" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.483" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.189" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.189" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.666" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.607" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.657" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.667" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.624" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.735" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.391" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.501" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.925" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.925" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.727" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.631" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.366" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.557" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.632" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.008" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.592" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.907" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.513" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.302" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.240" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.012" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.185" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.975" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.864" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.937" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.626" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.809" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.836" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.724" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.693" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.579" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.470" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.629" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.181" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.186" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.711" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.252" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.368" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.072" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.464" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="44" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;6&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "8.705" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.068" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.186" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "8.797" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.651" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "8.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "8.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.115" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.226" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.042" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "8.754" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.042" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "8.644" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.342" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "9.562" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "9.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "8.653" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.012" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.301" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.027" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.878" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "8.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.990" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.091" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.844" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "8.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.687" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "9.437" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.908" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.231" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "7.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.920" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "7.547" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "7.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "7.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.267" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "7.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.164" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "8.595" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "7.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "9.575" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.648" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "9.510" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.621" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "9.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.351" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.809" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.004" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "9.559" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "9.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "9.502" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "8.869" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.490" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "8.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.490" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.248" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "7.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "7.881" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "7.754" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.920" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "7.603" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "9.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "9.598" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.399" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.338" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "9.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "9.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.798" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "7.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "6.650" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "6.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.390" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "6.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.844" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "6.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "6.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.346" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.379" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.075" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "6.893" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.187" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "6.990" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.230" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.669" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "8.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.653" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "8.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.653" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "8.670" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.290" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "8.784" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "8.754" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "8.821" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "8.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.032" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "8.745" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "8.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.131" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "8.712" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "8.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "8.479" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.102" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "8.550" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.102" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "8.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "8.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "8.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "9.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "9.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.035" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "8.719" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.289" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "8.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.170" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.690" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "7.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.388" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.117" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.472" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "7.680" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.077" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.855" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.704" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.476" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "7.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.439" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.236" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "7.724" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.948" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.025" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "8.704" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "8.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "8.897" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.784" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "8.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.784" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "8.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "8.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "8.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "8.633" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.127" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "8.781" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.295" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "8.782" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "8.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.175" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "8.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.175" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.606" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "8.667" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.934" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.348" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "8.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "8.404" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "7.498" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "7.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.274" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "7.653" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "7.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "7.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "9.799" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.127" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "8.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "8.860" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.895" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "8.771" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.895" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "8.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "8.453" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "8.456" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.606" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "9.552" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="45" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;8&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.712" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.470" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.075" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.804" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.242" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.268" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.650" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.233" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.651" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.349" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.569" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.019" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.892" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.034" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.865" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.278" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.444" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.799" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.511" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.788" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.652" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.858" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.517" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.464" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.952" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.358" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.011" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.566" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.906" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.434" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.906" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.509" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.876" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.081" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.884" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.081" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.255" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.881" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.187" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.187" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.511" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.788" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.457" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.605" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.457" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.406" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.952" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.345" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.167" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.633" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.167" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.455" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.389" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.025" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.932" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.657" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.490" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.408" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.981" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.671" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.705" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.490" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.353" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.895" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.070" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.713" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.203" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.878" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.237" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.677" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.828" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.702" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.623" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.722" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.719" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.355" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.355" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.486" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.557" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.191" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.560" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.822" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.626" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.726" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.296" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.421" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.652" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.177" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.727" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.293" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.395" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.084" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.962" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.644" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.644" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.446" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.295" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.176" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.538" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.280" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.030" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.243" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.919" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.731" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.681" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.711" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.796" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.375" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.375" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.640" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.788" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.355" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.684" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.411" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.505" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.558" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.763" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.307" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.778" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.460" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.559" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="46" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;9&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.035" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.986" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.715" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.807" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.864" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.943" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.198" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.198" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.562" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.480" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.457" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.776" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.146" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.009" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.355" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.064" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.710" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.353" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.563" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.714" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.872" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.513" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.344" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.714" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.804" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.375" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.965" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.922" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.477" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.471" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.345" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.471" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.177" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.799" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.521" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.353" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.559" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.256" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.366" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.889" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.954" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.178" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.590" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.608" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.951" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.627" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.319" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.627" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.460" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.981" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.562" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.811" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.278" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.105" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.234" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.314" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.809" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.494" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.809" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.588" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.446" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.702" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.613" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.054" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.630" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.920" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.741" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.920" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.258" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.468" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.258" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.625" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.191" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.637" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.986" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.563" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.088" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.638" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.858" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.306" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.598" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.209" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.209" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.180" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.011" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.037" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.133" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.308" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.970" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.191" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.154" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.713" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.707" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.713" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.959" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.730" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.651" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.699" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.451" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.353" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.825" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.847" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.266" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.249" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.534" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.322" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.187" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.253" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.192" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.329" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.329" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.717" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.863" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.872" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.778" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.689" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.371" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="47" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;10&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.017" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.746" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.592" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.175" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.312" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.703" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.312" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.593" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.041" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.291" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.511" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.807" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.040" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.386" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.180" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.741" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.710" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.375" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.524" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.918" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.459" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.891" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.406" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.631" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.508" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.451" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.291" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.197" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.203" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.703" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.552" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.590" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.547" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.348" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.631" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.287" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.575" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.331" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.704" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.599" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.065" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.658" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.169" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.350" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.660" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.613" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.658" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.169" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.295" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.012" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.649" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.392" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.136" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.882" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.091" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.179" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.520" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.525" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.619" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.560" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.703" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.770" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.644" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.302" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.168" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.661" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.499" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.538" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.870" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.502" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.764" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.349" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.960" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.669" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.972" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.337" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.268" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.742" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.629" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.641" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.068" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.339" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.118" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.480" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.084" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.185" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.218" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.974" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.360" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.653" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.054" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.873" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.054" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.765" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.730" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.731" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.856" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.445" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.878" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.445" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.089" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.297" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.353" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.218" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.500" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.850" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.705" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.894" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.986" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.809" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.165" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.165" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.402" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.864" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.864" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.109" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.501" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="48" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;11&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.797" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.336" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.643" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.889" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.108" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "11.038" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.735" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.275" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.434" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.013" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.745" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "10.104" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "11.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.447" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.992" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.301" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.144" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.227" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.884" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.377" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.737" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.015" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.853" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.724" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "10.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.621" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.518" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.015" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.667" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.105" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.549" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "11.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.433" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.651" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.772" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.772" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.478" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.340" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.346" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.377" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.718" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.540" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.474" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.255" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.352" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.891" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.782" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.798" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.252" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.801" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.301" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.801" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.761" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.155" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.836" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.069" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.234" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "9.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.322" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.408" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.876" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.943" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.913" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.355" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.804" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.915" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.681" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.581" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.581" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.811" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.381" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.737" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.159" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.480" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.455" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.929" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.510" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.230" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.510" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.354" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.312" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.161" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.271" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.896" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.328" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.785" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "10.117" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.547" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.796" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.881" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "11.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.980" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.952" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "11.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.725" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.873" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "11.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.232" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.708" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.361" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.590" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.916" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.366" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.916" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.745" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.172" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.848" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.891" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "11.037" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.863" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.548" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.252" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.644" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.807" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="49" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;12&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "11.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.821" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.486" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "11.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "11.364" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "11.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.533" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.644" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.984" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "11.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.984" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "11.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.713" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.760" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.789" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.980" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "11.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "10.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.243" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "11.445" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "11.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.932" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.477" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.509" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "11.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.629" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.855" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "10.210" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "10.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "10.179" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.209" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "10.372" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "11.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.590" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.875" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "11.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.918" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.977" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.257" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.257" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.920" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "11.287" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.432" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "11.295" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.432" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.666" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "10.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "10.299" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "10.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "10.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "12.059" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "12.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "12.044" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.678" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.376" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "10.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "9.068" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "9.127" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.841" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.332" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "9.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "9.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "9.127" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.841" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.764" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.321" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "9.311" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.064" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.605" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.560" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "9.408" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "11.088" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.232" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "11.202" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "11.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "11.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "11.113" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "11.163" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.840" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "11.130" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "11.241" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.897" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "11.007" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.971" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "12.233" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "11.137" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.707" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.772" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "11.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.635" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.588" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "10.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.644" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.535" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "10.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.553" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.680" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.797" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.537" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.919" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.808" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.587" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.418" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "10.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.890" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "10.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.032" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "11.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "11.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "11.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.726" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "11.342" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.726" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "11.306" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "11.230" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "11.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.529" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "11.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.069" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "11.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "11.200" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "11.325" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "11.347" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.558" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "11.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.035" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "11.034" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.822" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.692" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "10.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "10.319" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "10.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "12.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.069" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "11.363" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "11.278" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "11.189" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "11.256" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.835" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.970" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.292" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="50" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;13&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.275" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "11.004" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "11.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.850" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.477" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.322" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.851" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.461" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.549" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.860" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "10.219" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.991" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "11.234" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "11.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.680" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.298" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.377" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.644" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.460" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.610" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.754" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.887" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "10.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.802" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.633" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.782" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.338" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.717" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.558" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "11.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "11.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "11.084" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.455" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.461" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.303" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "10.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "10.088" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.610" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.810" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.887" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.848" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.805" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.606" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.833" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.655" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.124" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.897" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.608" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.270" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.069" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.282" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.096" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "9.100" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.394" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.302" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.349" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.231" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "9.197" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.437" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.848" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.778" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.343" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.783" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.343" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.991" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "11.028" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.722" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.821" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.919" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.454" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "11.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.454" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.792" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.757" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.792" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.796" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.290" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.760" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.159" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "12.022" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.725" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.383" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.927" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.392" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.595" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.324" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.162" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.887" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.301" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.345" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.667" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.597" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.166" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.504" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.480" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.129" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.018" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "10.232" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.911" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "11.104" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.474" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "11.131" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.474" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "11.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "11.019" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "11.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.988" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.887" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "11.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "11.136" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.347" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.624" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.555" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.611" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.510" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.510" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.705" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.758" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.860" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "10.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.963" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "12.006" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "11.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "11.067" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "11.045" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.367" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="51" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;14&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "11.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "11.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.606" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "11.298" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.742" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "11.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.726" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.802" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.511" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "11.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "10.364" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.256" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "11.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "11.210" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.490" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.725" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "10.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.899" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.513" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "10.113" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "10.306" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.119" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.626" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.778" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.513" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.927" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.862" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.809" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.703" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "11.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.931" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.911" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "11.221" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.445" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "11.229" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.445" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.600" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.606" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "10.226" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.551" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "10.233" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.551" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "10.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.955" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.821" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.821" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.751" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.612" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "10.042" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "9.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "9.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.753" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "9.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "9.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.839" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "9.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.334" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "9.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.539" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.494" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.496" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "9.342" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.242" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.624" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.668" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.113" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.923" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.608" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.608" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "11.022" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.245" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "11.136" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "11.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.010" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "11.173" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.010" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "11.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.987" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "11.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "11.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.719" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "11.175" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.719" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.831" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.941" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.344" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.344" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "12.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.990" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "11.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.785" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.648" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.522" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.645" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "10.072" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.740" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.953" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.427" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "10.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.326" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.008" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.490" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.008" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.614" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.810" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.932" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.521" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.883" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.625" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.588" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "10.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "10.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.045" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "11.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "11.141" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "11.249" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "11.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "11.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "11.164" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.450" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "11.311" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "11.133" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "11.134" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "11.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "11.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.492" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.561" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "11.019" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.889" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.010" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.775" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.775" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.850" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "10.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "10.253" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "10.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "12.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "11.297" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "11.212" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "11.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "11.190" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.848" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.805" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.549" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.808" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.549" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.512" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.561" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="52" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;15&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.473" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.421" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.150" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.245" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.299" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.271" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "8.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.468" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.579" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "8.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "9.915" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "9.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.006" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.895" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.472" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.520" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.129" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.444" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.000" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "9.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.584" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.514" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "7.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "7.998" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.861" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "8.948" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.265" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "7.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "9.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.242" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "9.863" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "9.810" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.955" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.704" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.570" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "9.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.909" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "9.780" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.909" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "9.855" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.084" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.230" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.084" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.601" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.607" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.227" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.234" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.514" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "7.956" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "9.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.460" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "9.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.460" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.955" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.170" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "9.979" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.170" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "9.801" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.327" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.735" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.392" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.613" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.028" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.043" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.935" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.003" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.754" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.984" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.017" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.478" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.699" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.973" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.246" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.540" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.206" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.135" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.343" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.263" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.669" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "8.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "8.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.247" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.023" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.137" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.649" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.649" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.626" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "8.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.725" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.358" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.176" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.358" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "8.832" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "8.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "8.942" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.194" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "8.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "8.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "9.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.168" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.629" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.072" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "8.998" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.741" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.592" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.066" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.033" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.205" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.965" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.615" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.743" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.298" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.522" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "7.884" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.408" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.922" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.077" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.378" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.684" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.277" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.241" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.165" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.089" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.312" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "8.986" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.721" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.134" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.889" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.135" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.282" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.528" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.687" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "8.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.649" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "8.757" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "7.851" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "7.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.627" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.006" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.109" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.721" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.298" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.310" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.213" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.191" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.487" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "8.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "8.809" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.513" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "9.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="53" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;16&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.208" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.461" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.487" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.146" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.597" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.618" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.729" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.852" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.257" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.852" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.366" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.989" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.989" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.515" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.530" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.361" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.670" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.150" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "9.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.295" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.481" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "7.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.458" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "9.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "9.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.372" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.751" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.757" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.384" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.257" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.101" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.129" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "9.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.543" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.885" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.608" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.763" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.193" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.605" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.212" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.212" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.849" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.566" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.189" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.216" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.396" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.932" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.968" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.463" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.079" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.463" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.173" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.287" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.257" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.324" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.842" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.248" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "8.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.912" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.912" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.092" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.199" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "8.992" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.199" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "9.992" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.279" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.889" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.503" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.891" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.282" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.421" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.580" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.863" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.765" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.893" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.514" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.034" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.624" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.776" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.249" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.227" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.900" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.400" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.391" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.136" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.105" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.285" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.170" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.851" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "8.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.001" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.907" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.269" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.777" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.269" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.404" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.302" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.526" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.363" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.274" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.341" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.703" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "8.956" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "8.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.160" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="54" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;17&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.277" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.840" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.640" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.369" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.518" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.798" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.216" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.134" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.225" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.584" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.599" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.839" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.951" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.496" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.219" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.648" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.009" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.803" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.364" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.333" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "7.998" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.609" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.582" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.923" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.131" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.276" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "9.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.276" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.982" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.441" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.451" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.451" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.446" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.453" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.175" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.213" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.170" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.971" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.910" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.759" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.832" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.395" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.302" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.236" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.270" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.918" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.265" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.635" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.083" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.714" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.562" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.802" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.119" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.143" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.242" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.447" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.393" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.725" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.395" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.725" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.561" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.125" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.387" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.291" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.651" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.959" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.689" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.433" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.252" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.332" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.710" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.834" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.938" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.741" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.103" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.775" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.808" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.289" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.296" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.909" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.597" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.361" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.460" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.384" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.353" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.256" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.354" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.479" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.501" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.712" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.895" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.920" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.054" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.188" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.016" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "8.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.070" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.058" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.225" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.473" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.328" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.371" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.517" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.856" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.343" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.856" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.025" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.028" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.124" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="55" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;18&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.788" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.095" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.559" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.560" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.708" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.988" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.951" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.951" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.406" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.680" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.104" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.324" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.465" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.774" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.210" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.853" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.409" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.309" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.188" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.337" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.272" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.219" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.113" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.321" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.189" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.631" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.010" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.522" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.522" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.403" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.775" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.775" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.100" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.388" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.210" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.022" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.343" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.412" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.704" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.163" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.299" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.460" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.793" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.213" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.825" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.288" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.655" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.450" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.196" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.992" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.333" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.562" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.338" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.562" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.199" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.546" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.395" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.964" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.964" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.807" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.474" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.241" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.011" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.312" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.011" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.351" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.298" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.298" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.577" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.602" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.150" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.907" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.442" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.280" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.962" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.962" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.881" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.998" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.486" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.999" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.650" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.574" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.496" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.395" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.669" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.084" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.084" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.110" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.002" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.378" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.964" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.036" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.624" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.518" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.036" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.707" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.625" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.622" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.804" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.533" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.804" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.600" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.802" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.503" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.218" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.503" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.922" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.314" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="56" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;19&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.632" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.361" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.209" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.510" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.376" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.208" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.329" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.118" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.591" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.436" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.731" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.655" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.245" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.001" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.478" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.111" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.325" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.518" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.722" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.159" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.990" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.139" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.206" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.919" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.915" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.991" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.441" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.445" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.478" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.963" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.919" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.190" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.012" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.291" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.824" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.992" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.214" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.353" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.457" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.948" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.442" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.457" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.910" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.627" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.964" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.680" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.751" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.170" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.706" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.794" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.227" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.880" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.135" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.211" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.234" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.848" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.348" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.385" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.590" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.309" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.118" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.387" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.043" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.660" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.660" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.117" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.283" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.853" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.681" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.030" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.244" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.169" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.929" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.628" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.702" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.648" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.353" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.461" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.145" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.197" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.685" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.345" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.346" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.704" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.164" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.231" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.651" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.180" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.833" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.655" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.115" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.017" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.017" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.273" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.363" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.685" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.509" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.274" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.453" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.335" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.453" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.402" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.451" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.017" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.724" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.164" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.116" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.908" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="57" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;20&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.719" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "11.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.478" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.811" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.943" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.657" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "11.129" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "11.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.334" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.334" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.658" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.848" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.471" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.667" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.471" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "10.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "11.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "28.170" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.872" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.282" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "10.181" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "11.105" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.661" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.979" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.451" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "10.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.062" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.775" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.609" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.524" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.913" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.653" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "11.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.268" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.573" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.441" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.883" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.782" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.891" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.782" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "10.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "10.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.888" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.888" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.617" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.655" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.612" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.653" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.352" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.868" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.640" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.868" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.025" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.396" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "11.274" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.726" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.704" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.087" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.723" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.191" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.678" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.712" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.723" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.191" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "9.077" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "9.089" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.698" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "9.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.904" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "9.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "9.004" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "9.244" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.961" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "11.330" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.450" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.590" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.684" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.582" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.798" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.778" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.726" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.564" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.603" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.892" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.681" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.681" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.503" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.761" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.829" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.327" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "10.303" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.985" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "10.184" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.982" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.402" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.290" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "10.131" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "10.091" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "10.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "10.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "10.276" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "10.133" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.269" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.404" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "11.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "10.287" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "9.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.240" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "10.039" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.718" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.803" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.911" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.938" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.095" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.826" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.419" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.796" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.921" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "10.154" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.681" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.362" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.630" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.418" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "9.283" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.512" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "9.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.667" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.915" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.465" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.770" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.465" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.419" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.008" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.187" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.187" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "10.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.566" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.642" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="58" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;21&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.477" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.152" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.569" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.718" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.950" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.887" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.998" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.334" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.452" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.425" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.452" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.784" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.799" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.630" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.263" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.863" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.419" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.960" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.003" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.043" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.564" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.319" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.470" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.533" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.540" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.726" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.367" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.347" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.921" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.282" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.894" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.229" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.776" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.249" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.331" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.274" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.294" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.653" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.375" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.470" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.370" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.171" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.110" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.220" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.154" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.172" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.173" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.436" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.172" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.118" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.577" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.847" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.665" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.395" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.560" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.942" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.088" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.343" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.348" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.442" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.759" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.593" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.517" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.484" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.037" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.595" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.037" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.375" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.322" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.375" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.361" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.325" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.742" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.587" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.103" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.942" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.492" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.975" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.271" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.889" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.849" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.644" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.836" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.326" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.910" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.326" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.034" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.891" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.977" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.941" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.303" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.087" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.045" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.496" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.797" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.561" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.669" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.057" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.584" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.731" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.554" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.470" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.448" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.448" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.366" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.388" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.176" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.270" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.370" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.425" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.446" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.446" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.717" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.989" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.632" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.168" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.168" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.166" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.225" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.324" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.623" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="59" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;22&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.303" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.886" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.666" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.193" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.395" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.684" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.241" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.794" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.713" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "9.824" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.352" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.242" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.778" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "9.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.186" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.186" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.625" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.456" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.997" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "8.765" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.689" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "8.829" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.243" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.359" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.274" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.552" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.171" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.193" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.173" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.655" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "9.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.157" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.025" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.100" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.028" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.475" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "8.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "8.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.479" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.352" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.196" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "9.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "9.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.046" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "9.980" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "9.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.248" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.802" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.906" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "6.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.296" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.891" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.906" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "6.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.661" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.129" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "7.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "7.740" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.588" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.294" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "7.828" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "9.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.165" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.660" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.660" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.297" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.352" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.062" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.419" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.062" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.343" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.310" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.421" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.077" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.109" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.109" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.187" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.476" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.413" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.042" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "8.887" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.243" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.700" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "8.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "8.986" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.715" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.278" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.618" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.675" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.662" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "8.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "8.860" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.717" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.984" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "8.988" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "9.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.129" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.821" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "8.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.446" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "7.834" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.322" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.955" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.302" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.564" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.387" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.564" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.522" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.486" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.810" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.557" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.231" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.302" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.505" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.527" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "8.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "8.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.214" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.062" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "7.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "7.872" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.722" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.499" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.354" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.458" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.369" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.436" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.900" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "8.758" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.150" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="60" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;23&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.964" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.327" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.346" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.485" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.931" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.601" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.821" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.461" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.038" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.117" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.695" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.350" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.490" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.427" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.213" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.685" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.834" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.769" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.136" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.475" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.128" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.650" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.136" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.650" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.513" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.133" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.862" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.026" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.658" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.597" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.885" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.707" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.958" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.955" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.059" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.923" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.957" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.059" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.605" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.322" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.334" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.282" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.446" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.772" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.701" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.249" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.447" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.575" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.813" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.450" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.043" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.192" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.004" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.058" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.291" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.971" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.809" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.848" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.549" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.549" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.629" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.195" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.548" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.990" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.904" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.979" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.336" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.213" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.213" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.521" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.015" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.378" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.137" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.864" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.974" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.532" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.108" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.284" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.963" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.655" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.218" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.892" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.040" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.455" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.188" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.399" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.607" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.253" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.875" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.757" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.257" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.810" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.533" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.912" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.204" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.712" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.715" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.419" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.811" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.510" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="61" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;24&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "9.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.675" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.161" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "9.824" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.187" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.521" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.297" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "9.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.104" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.552" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.632" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.552" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.522" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.220" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.066" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "8.890" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "9.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "9.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.045" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.045" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "9.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.525" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.418" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.109" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.280" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.670" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.425" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.639" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "8.832" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.473" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.304" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.453" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.388" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.131" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.335" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.229" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "9.882" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.437" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.305" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "9.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "9.755" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.132" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "8.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "8.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.106" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.632" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.430" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.376" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.376" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.277" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.216" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.504" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.326" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.243" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.587" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.900" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.542" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.576" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.587" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "7.941" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.889" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "7.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.916" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "7.771" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "7.868" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.797" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.454" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.548" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.662" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.632" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.699" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.573" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.408" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.641" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.590" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.274" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.274" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.431" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.367" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.367" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.979" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.693" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.597" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.167" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.203" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.598" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.266" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "8.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.982" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.558" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "8.955" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "8.942" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.140" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "8.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.487" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.214" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.986" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.409" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.949" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.838" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.458" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "8.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.667" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "9.775" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.294" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "9.802" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.294" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "9.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.690" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "9.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.511" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "9.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.685" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "9.807" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.685" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.226" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.494" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.282" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "8.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.677" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "9.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "9.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.331" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.334" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.038" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.860" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="62" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;25&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.010" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.109" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.373" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.251" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.907" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.948" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.017" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.272" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.059" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.272" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.958" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.332" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.108" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.163" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.220" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.765" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.396" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.074" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.917" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.536" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.427" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.788" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.901" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.731" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.788" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.880" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.878" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.815" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.656" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.309" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.206" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.864" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.732" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.807" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.720" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.182" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.720" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.559" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.179" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.186" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.059" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.427" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.096" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.096" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.704" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.806" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.806" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.753" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.687" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.028" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.565" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.664" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.955" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.025" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.014" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.129" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.706" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.074" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.003" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.114" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.014" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.129" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.651" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.368" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.609" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.492" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.842" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.295" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.535" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.876" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.881" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.975" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.520" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.089" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.059" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.285" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.285" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.000" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.017" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.128" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.784" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.332" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.855" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.332" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.894" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.794" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.794" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.265" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.475" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.920" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.025" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.932" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.693" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.841" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.369" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.085" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.934" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.474" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.836" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.669" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.541" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.330" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.009" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.202" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.229" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.193" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.117" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.725" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.938" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.086" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.427" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.212" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.234" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.445" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.836" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.164" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.653" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.921" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.285" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.574" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.803" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.327" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.856" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.579" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.958" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.206" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.104" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.250" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.946" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.165" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.143" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.758" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.824" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.824" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.836" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="63" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;26&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.838" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.145" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.987" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.610" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.136" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.833" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.305" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.001" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.834" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.730" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.532" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.806" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.744" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.843" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.202" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.260" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.837" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.949" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.494" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.281" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.646" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.627" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.421" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.737" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.144" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.630" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.765" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.647" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.541" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.935" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.749" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.274" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.617" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.274" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.692" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.059" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.067" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.444" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.831" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.638" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.572" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.450" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.880" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.899" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.858" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.591" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.349" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.899" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.858" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.536" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.263" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.253" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.338" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.083" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.081" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.332" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.180" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.506" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.860" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.249" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.974" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.445" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.011" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.885" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.991" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.935" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.744" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.013" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.669" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.740" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.743" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.038" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.479" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.789" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.649" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.910" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.578" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.870" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.570" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.012" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.328" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.012" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.309" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.936" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.580" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.359" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.435" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.907" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.894" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.516" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.979" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.516" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.087" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.454" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.971" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.254" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.156" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.119" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.330" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.538" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.806" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.014" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.459" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.688" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.741" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.418" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.464" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.418" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.843" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.091" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.135" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.028" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.852" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.643" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.553" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.553" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.350" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="64" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;27&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.830" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.137" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.602" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.093" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.373" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.722" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.798" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.159" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.252" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.005" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.314" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.794" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.584" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.378" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.721" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.218" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.101" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.622" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.573" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.722" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.657" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.604" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.312" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.498" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.927" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.706" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.574" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.972" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.395" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.564" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.564" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.547" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.028" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.547" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.745" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.546" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.312" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.485" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.773" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.595" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.684" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.292" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.797" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.856" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.548" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.811" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.835" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.856" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.255" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.210" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.040" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.334" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.289" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.137" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.620" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.109" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.718" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.723" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "9.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.983" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.892" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.849" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "9.970" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.551" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "10.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.986" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.030" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.436" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.644" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.641" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.653" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.535" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.949" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.827" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.562" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.285" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.409" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.806" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.266" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.928" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.537" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.655" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.427" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.678" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.765" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.390" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.383" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.279" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.041" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.851" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.936" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.044" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "9.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.446" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.780" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.287" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.814" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.495" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.763" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.698" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.421" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.124" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.124" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.092" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.667" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.007" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.918" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.846" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "9.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.844" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.600" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.603" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.699" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.301" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="65" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;28&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.572" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.672" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.301" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.137" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.450" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.273" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.619" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.730" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.528" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.528" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.148" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.257" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.042" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.157" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.362" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.476" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.671" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.595" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.941" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.735" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.256" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.296" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.458" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.650" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.099" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.044" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.079" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.134" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.014" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.107" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.855" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.295" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.508" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.462" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.063" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.006" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.373" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.381" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.976" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.752" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.758" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.378" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.385" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.062" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.130" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.062" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.219" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.886" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.764" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.920" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.154" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.213" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.168" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.202" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.370" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.213" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.850" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.790" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.865" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.579" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.892" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.397" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.608" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.098" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.646" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.494" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.155" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.644" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.075" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.776" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.972" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.325" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.518" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.249" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.617" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.216" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.327" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.093" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.086" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.955" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.319" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.892" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.621" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.958" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.184" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.581" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.568" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.463" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.894" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.962" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.777" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.925" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.740" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.208" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.043" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.043" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.401" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.270" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.392" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.289" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.981" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.137" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.285" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.411" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.644" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.171" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.852" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.541" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.773" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.002" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.778" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.157" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.201" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.303" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.613" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.449" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.364" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.275" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.342" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.379" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.957" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.056" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.836" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="66" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;29&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.375" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.804" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.616" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.602" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.743" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.896" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.967" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.967" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.314" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "11.012" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.772" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.232" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.481" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.104" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.682" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.528" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.460" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.761" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.317" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.612" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "11.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.695" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.431" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.192" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.624" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.089" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "9.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.180" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.546" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "11.127" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "11.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.734" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.901" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.229" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.240" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "11.097" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.240" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.946" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.539" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.415" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.547" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.415" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.918" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.311" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.268" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "11.069" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "11.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.296" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "11.118" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "11.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.720" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.824" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "8.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.334" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.368" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.809" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.824" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "8.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.733" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.745" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.563" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.047" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.900" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.986" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.083" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.241" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.246" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.340" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.454" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.424" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.823" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "10.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.220" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.314" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.159" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.314" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.159" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.485" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.960" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.389" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.959" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.315" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.618" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.627" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "10.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.787" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.350" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.808" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "10.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.629" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.253" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.394" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.015" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.482" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.459" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.482" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.558" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.629" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.512" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.303" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.451" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.220" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.452" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.122" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.577" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.599" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.810" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.337" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "10.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.018" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "10.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.939" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.168" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.221" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.098" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.098" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.615" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.641" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.530" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.441" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.508" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.818" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "10.123" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "10.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.275" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="67" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;30&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "9.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "9.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.143" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "9.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.845" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.312" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.423" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "9.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "9.841" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "24.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.539" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.905" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "10.759" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "10.751" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "9.850" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.936" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.364" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "9.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.745" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "8.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "8.744" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.255" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "8.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.616" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "8.958" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "9.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.616" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "10.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "10.707" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.419" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.548" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.201" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.034" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "10.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.624" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "10.699" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.548" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.445" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.451" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.654" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "8.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "8.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.255" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "10.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "10.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.419" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.535" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "10.823" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.634" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.579" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.856" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "8.887" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "7.847" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "7.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.598" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.448" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "7.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "7.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.942" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "7.906" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.260" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.437" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.272" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.090" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.384" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.339" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.187" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.513" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.216" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "9.768" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "9.773" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "9.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "9.981" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.544" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "9.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.113" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.113" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "9.892" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.090" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "9.942" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.956" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "9.751" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.189" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "9.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.822" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.822" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.676" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.160" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "9.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.160" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "9.786" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "9.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.447" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "9.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.447" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "10.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.012" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "9.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.137" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.486" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.888" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "9.842" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.367" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "8.917" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.760" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.585" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.314" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "8.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.669" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.274" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.261" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.335" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.459" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.913" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.035" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.587" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.366" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "8.728" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.872" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "8.921" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "9.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "9.986" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.842" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.121" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.842" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.861" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.009" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.553" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.645" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "9.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "9.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.353" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "9.979" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.255" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.104" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.126" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.337" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.664" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "9.864" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.992" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "9.813" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.113" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.601" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.878" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.878" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "8.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.155" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "8.748" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.471" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "8.850" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.231" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "8.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.231" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "10.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.142" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.774" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.953" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "9.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.953" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.951" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.650" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.653" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.664" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "10.749" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.408" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="68" twDestWidth="15" twPhaseWidth="15"><twSrc>SW_DIP&lt;31&gt;</twSrc><twClk2Out  twOutPad = "BaseRamAddr&lt;0&gt;" twMinTime = "10.224" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.343" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;1&gt;" twMinTime = "10.587" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.650" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;2&gt;" twMinTime = "10.316" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;3&gt;" twMinTime = "10.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;4&gt;" twMinTime = "10.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;5&gt;" twMinTime = "10.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.282" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;6&gt;" twMinTime = "10.745" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;7&gt;" twMinTime = "10.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;8&gt;" twMinTime = "10.163" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "25.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;9&gt;" twMinTime = "10.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;10&gt;" twMinTime = "11.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.020" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;11&gt;" twMinTime = "11.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.643" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;12&gt;" twMinTime = "10.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "26.643" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;13&gt;" twMinTime = "9.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.765" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;14&gt;" twMinTime = "10.546" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "27.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;15&gt;" twMinTime = "10.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.454" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;16&gt;" twMinTime = "9.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.999" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;17&gt;" twMinTime = "10.610" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;18&gt;" twMinTime = "10.166" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.151" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamAddr&lt;19&gt;" twMinTime = "10.956" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;0&gt;" twMinTime = "9.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.234" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;1&gt;" twMinTime = "9.311" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;2&gt;" twMinTime = "9.066" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;3&gt;" twMinTime = "9.164" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;4&gt;" twMinTime = "9.280" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;5&gt;" twMinTime = "9.473" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;6&gt;" twMinTime = "10.114" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.135" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;7&gt;" twMinTime = "8.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.022" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;8&gt;" twMinTime = "11.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.112" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;9&gt;" twMinTime = "11.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.085" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;10&gt;" twMinTime = "10.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;11&gt;" twMinTime = "10.870" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.273" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;12&gt;" twMinTime = "10.523" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.440" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;13&gt;" twMinTime = "11.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;14&gt;" twMinTime = "10.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;15&gt;" twMinTime = "11.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.485" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;16&gt;" twMinTime = "10.388" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.954" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;17&gt;" twMinTime = "10.396" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.954" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;18&gt;" twMinTime = "9.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;19&gt;" twMinTime = "9.773" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;20&gt;" twMinTime = "9.393" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;21&gt;" twMinTime = "9.400" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;22&gt;" twMinTime = "9.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;23&gt;" twMinTime = "9.122" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;24&gt;" twMinTime = "11.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;25&gt;" twMinTime = "11.117" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;26&gt;" twMinTime = "10.918" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.825" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;27&gt;" twMinTime = "10.857" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;28&gt;" twMinTime = "11.145" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;29&gt;" twMinTime = "10.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;30&gt;" twMinTime = "10.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamData&lt;31&gt;" twMinTime = "10.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BaseRamWE" twMinTime = "9.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;0&gt;" twMinTime = "8.169" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.259" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;1&gt;" twMinTime = "8.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;2&gt;" twMinTime = "7.920" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.854" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;3&gt;" twMinTime = "8.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;4&gt;" twMinTime = "8.217" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.348" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;5&gt;" twMinTime = "8.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP0&lt;6&gt;" twMinTime = "7.865" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;0&gt;" twMinTime = "8.582" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.843" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;1&gt;" twMinTime = "8.594" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.870" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;2&gt;" twMinTime = "8.412" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;3&gt;" twMinTime = "8.706" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;4&gt;" twMinTime = "8.661" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;5&gt;" twMinTime = "8.509" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DYP1&lt;6&gt;" twMinTime = "8.749" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.133" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_CMD" twMinTime = "10.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.622" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;0&gt;" twMinTime = "10.090" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;1&gt;" twMinTime = "10.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.117" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;2&gt;" twMinTime = "10.189" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;3&gt;" twMinTime = "10.303" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.950" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;4&gt;" twMinTime = "10.273" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;5&gt;" twMinTime = "10.340" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;6&gt;" twMinTime = "10.214" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.496" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;7&gt;" twMinTime = "10.264" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;8&gt;" twMinTime = "10.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;9&gt;" twMinTime = "10.231" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;10&gt;" twMinTime = "10.342" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.228" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;11&gt;" twMinTime = "9.998" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;12&gt;" twMinTime = "10.069" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;13&gt;" twMinTime = "10.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.064" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;14&gt;" twMinTime = "10.072" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_D&lt;15&gt;" twMinTime = "10.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.853" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOR" twMinTime = "11.008" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.933" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ENET_IOW" twMinTime = "11.334" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;0&gt;" twMinTime = "10.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.543" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;1&gt;" twMinTime = "9.808" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.294" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;2&gt;" twMinTime = "10.164" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;3&gt;" twMinTime = "9.689" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;4&gt;" twMinTime = "9.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.166" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;5&gt;" twMinTime = "9.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "23.462" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;6&gt;" twMinTime = "9.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "22.936" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;7&gt;" twMinTime = "9.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.075" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;8&gt;" twMinTime = "9.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.835" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;9&gt;" twMinTime = "9.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;10&gt;" twMinTime = "9.657" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;11&gt;" twMinTime = "9.781" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;12&gt;" twMinTime = "9.638" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;13&gt;" twMinTime = "9.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.168" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;14&gt;" twMinTime = "10.688" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;15&gt;" twMinTime = "9.050" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.278" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;16&gt;" twMinTime = "9.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;17&gt;" twMinTime = "8.755" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.792" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;18&gt;" twMinTime = "9.243" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamAddr&lt;19&gt;" twMinTime = "9.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;0&gt;" twMinTime = "10.223" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;1&gt;" twMinTime = "10.308" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;2&gt;" twMinTime = "10.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;3&gt;" twMinTime = "10.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;4&gt;" twMinTime = "10.407" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.267" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;5&gt;" twMinTime = "10.331" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.959" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;6&gt;" twMinTime = "10.478" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "21.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;7&gt;" twMinTime = "10.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;8&gt;" twMinTime = "10.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.759" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;9&gt;" twMinTime = "10.301" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;10&gt;" twMinTime = "10.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.639" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;11&gt;" twMinTime = "10.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.639" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;12&gt;" twMinTime = "9.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;13&gt;" twMinTime = "10.186" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;14&gt;" twMinTime = "9.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;15&gt;" twMinTime = "10.135" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.519" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;16&gt;" twMinTime = "9.923" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;17&gt;" twMinTime = "8.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;18&gt;" twMinTime = "9.017" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.561" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;19&gt;" twMinTime = "9.070" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;20&gt;" twMinTime = "8.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.923" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;21&gt;" twMinTime = "9.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.179" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;22&gt;" twMinTime = "9.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;23&gt;" twMinTime = "9.275" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;24&gt;" twMinTime = "11.318" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;25&gt;" twMinTime = "10.464" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "20.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;26&gt;" twMinTime = "10.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;27&gt;" twMinTime = "10.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;28&gt;" twMinTime = "10.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;29&gt;" twMinTime = "9.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.058" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;30&gt;" twMinTime = "9.975" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "19.058" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamData&lt;31&gt;" twMinTime = "9.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ExtRamWE" twMinTime = "11.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="real_clock_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="69" twDestWidth="12"><twDest>CLK11M0592</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.483</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="70" twDestWidth="12"><twDest>CLK50M</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.113</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="71" twDestWidth="12"><twDest>CLK_From_Key</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>3.170</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="12"><twDest>SW_DIP&lt;0&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.625</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="73" twDestWidth="12"><twDest>SW_DIP&lt;1&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.793</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="74" twDestWidth="12"><twDest>SW_DIP&lt;2&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.147</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="75" twDestWidth="12"><twDest>SW_DIP&lt;6&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>3.589</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="76" twDestWidth="9"><twDest>SW_DIP&lt;7&gt;</twDest><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseFall>-0.266</twRiseFall><twFallFall>-0.266</twFallFall></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseFall>-0.201</twRiseFall><twFallFall>-0.201</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="77" twDestWidth="12"><twDest>SW_DIP&lt;8&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.076</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="78" twDestWidth="12"><twDest>SW_DIP&lt;9&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.685</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="79" twDestWidth="12"><twDest>SW_DIP&lt;10&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.654</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="80" twDestWidth="12"><twDest>SW_DIP&lt;11&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.511</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="81" twDestWidth="12"><twDest>SW_DIP&lt;12&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.185</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="82" twDestWidth="12"><twDest>SW_DIP&lt;13&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.396</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="83" twDestWidth="12"><twDest>SW_DIP&lt;14&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.251</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="84" twDestWidth="12"><twDest>SW_DIP&lt;15&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>3.020</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="85" twDestWidth="12"><twDest>SW_DIP&lt;16&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.817</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="86" twDestWidth="12"><twDest>SW_DIP&lt;17&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.674</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="87" twDestWidth="12"><twDest>SW_DIP&lt;18&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.841</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="88" twDestWidth="12"><twDest>SW_DIP&lt;19&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.162</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="89" twDestWidth="12"><twDest>SW_DIP&lt;20&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.589</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="90" twDestWidth="12"><twDest>SW_DIP&lt;21&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.387</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="91" twDestWidth="12"><twDest>SW_DIP&lt;22&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.634</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="92" twDestWidth="12"><twDest>SW_DIP&lt;23&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.549</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="93" twDestWidth="12"><twDest>SW_DIP&lt;24&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>2.164</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="94" twDestWidth="12"><twDest>SW_DIP&lt;25&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.482</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="95" twDestWidth="12"><twDest>SW_DIP&lt;26&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.735</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="96" twDestWidth="12"><twDest>SW_DIP&lt;27&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.744</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="97" twDestWidth="12"><twDest>SW_DIP&lt;28&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.237</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="98" twDestWidth="12"><twDest>SW_DIP&lt;29&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>0.933</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="99" twDestWidth="12"><twDest>SW_DIP&lt;30&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.644</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="100" twDestWidth="12"><twDest>SW_DIP&lt;31&gt;</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseRise>1.260</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>14.921</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="101" twDestWidth="12"><twDest>reset</twDest><twClk2SU><twSrc>CLK11M0592</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK50M</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_From_Key</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;0&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;1&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;2&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;6&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;7&gt;</twSrc><twRiseFall>-0.331</twRiseFall><twFallFall>-0.331</twFallFall></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;8&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;9&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;10&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;11&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;12&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;13&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;14&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;15&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;16&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;17&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;18&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;19&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;20&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;21&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;22&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;23&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;24&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;25&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;26&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;27&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;28&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;29&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;30&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>SW_DIP&lt;31&gt;</twSrc><twRiseRise>19.296</twRiseRise></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseRise>19.296</twRiseRise><twFallRise>3.994</twFallRise><twRiseFall>-0.266</twRiseFall><twFallFall>-0.266</twFallFall></twClk2SU></twClk2SUList><twPad2PadList anchorID="102" twSrcWidth="15" twDestWidth="10"><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>16.620</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>16.555</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>15.727</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>17.872</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>17.014</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>12.051</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>13.743</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>17.475</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>19.426</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>15.020</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>14.021</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.022</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>15.339</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>18.058</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;0&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>20.411</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>18.233</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>18.033</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>16.432</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>17.493</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>18.474</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>12.305</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>12.578</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>16.114</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>20.565</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>18.898</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>13.689</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.151</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>17.036</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>20.043</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;1&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>20.156</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>18.622</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>20.521</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>20.210</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>17.763</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>18.284</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>12.731</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>12.460</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>19.976</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>19.892</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>18.225</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>18.827</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.882</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>16.027</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>20.091</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;2&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>23.285</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>17.372</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>21.112</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>16.785</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>22.463</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>18.484</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>12.100</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>13.174</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>19.895</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>21.806</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>17.955</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>17.962</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.076</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>13.609</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>20.666</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;3&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>24.494</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>17.936</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>17.535</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>16.509</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>16.904</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>17.986</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>11.938</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>11.915</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>17.384</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>19.134</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>17.467</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>13.728</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.079</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>15.125</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>15.020</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;4&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>18.692</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>21.914</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>19.250</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>22.248</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>19.928</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>20.170</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>19.358</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>20.689</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>17.540</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>24.722</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>23.055</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>19.678</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.146</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>19.579</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>17.799</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;5&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>22.724</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>23.173</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>22.849</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>22.442</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>19.926</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>21.679</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>18.067</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>21.151</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>19.916</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>26.220</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>24.553</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>20.415</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>19.418</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>22.230</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>22.567</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;6&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>21.728</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>22.567</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>20.897</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>21.760</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>19.141</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>20.404</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>19.763</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>18.659</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>18.165</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>23.956</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>19.381</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>18.540</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.096</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>21.344</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>21.231</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;7&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>21.737</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>19.441</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>20.246</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>20.081</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>19.943</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>20.881</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>16.632</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>18.759</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>19.553</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>25.314</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>20.464</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>18.213</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>17.424</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>18.392</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>22.994</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;8&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>20.934</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>18.805</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>21.650</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>21.050</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>18.434</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>19.791</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>15.206</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>17.019</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>18.858</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>23.986</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>19.072</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>17.293</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>16.157</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>16.966</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>22.571</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;9&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>21.677</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>19.779</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>20.584</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>20.527</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>20.930</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>21.218</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>17.369</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>19.634</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>16.076</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>25.128</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>21.442</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>17.165</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>18.329</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>19.640</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>18.979</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;10&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>20.804</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;0&gt;</twDest><twDel>18.928</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;1&gt;</twDest><twDel>19.733</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;2&gt;</twDest><twDel>20.117</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;3&gt;</twDest><twDel>18.120</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;4&gt;</twDest><twDel>19.882</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;5&gt;</twDest><twDel>18.036</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;6&gt;</twDest><twDel>19.597</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;7&gt;</twDest><twDel>15.745</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;8&gt;</twDest><twDel>19.953</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;9&gt;</twDest><twDel>21.182</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;10&gt;</twDest><twDel>16.755</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;11&gt;</twDest><twDel>17.065</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;12&gt;</twDest><twDel>19.162</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;13&gt;</twDest><twDel>17.010</twDel></twPad2Pad><twPad2Pad><twSrc>BaseRamAddr&lt;11&gt;</twSrc><twDest>LED&lt;15&gt;</twDest><twDel>19.419</twDel></twPad2Pad><twPad2Pad><twSrc>reset</twSrc><twDest>ENET_RESET</twDest><twDel>16.623</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twFoot><twTimestamp>Fri Jul 11 16:50:01 2014 </twTimestamp></twFoot><twClientInfo anchorID="103"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 692 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
