onerror {resume}
quietly virtual function -install /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i -env /pusch_dr_top_dz128 { &{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_info_0[11], /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_info_0[10], /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_info_0[9], /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_info_0[8] }} pick_symb
quietly WaveActivateNextPane {} 0
add wave -noupdate /pusch_dr_top_dz128/io_rst
add wave -noupdate /pusch_dr_top_dz128/src_reset0
add wave -noupdate /pusch_dr_top_dz128/src_reset1
add wave -noupdate /pusch_dr_top_dz128/reset0
add wave -noupdate /pusch_dr_top_dz128/reset1
add wave -noupdate /pusch_dr_top_dz128/cpri_gen_rst
add wave -noupdate /pusch_dr_top_dz128/cpri_slot_head
add wave -noupdate -radix unsigned /pusch_dr_top_dz128/cpri_slot_num
add wave -noupdate /pusch_dr_top_dz128/start
add wave -noupdate -radix unsigned /pusch_dr_top_dz128/slot_cnt
add wave -noupdate /pusch_dr_top_dz128/slot_head
add wave -noupdate -expand -group aiu0 -color {Medium Slate Blue} -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/slot_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[3]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[2]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[1]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[0]} -radix unsigned}} -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[3]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[2]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[1]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx[0]} {-height 15 -radix unsigned}} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/ant0_idx}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/ant1_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/prb0_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/prb1_idx}
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/i_cpri_clk
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/i_cpri_rst
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/i_cpri_rx_data
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/i_cpri_rx_vld
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/i_enable}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/pusch_en}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rx_sop}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_rx_vld}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_wen}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_data}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_addr}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_wlast}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/i_rd_en}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/i_rready}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_vld}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/ant0_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/ant1_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/prb0_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/prb1_idx}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/pusch_en}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/i_enable}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/pusch_pkg}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/wr_wen}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/cpri_rx_vld}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/o_rd_vld}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[1]/cpri_rx_buffer/o_rd_vld}
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/rx_buf_vld
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[7]/cpri_rx_buffer/ant0_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[7]/cpri_rx_buffer/ant1_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[7]/cpri_rx_buffer/prb0_idx}
add wave -noupdate -expand -group aiu0 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[7]/cpri_rx_buffer/prb1_idx}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_rlast}
add wave -noupdate -expand -group aiu0 {/pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_sym_num}
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_rxdata_top/cpri_buf_vld
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/i_aiu_idx
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/i_iq_addr
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/i_iq_data
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/i_iq_last
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/i_iq_vld
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/ant_eop
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/ant_even
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/ant_odd
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/ant_sop
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/i_data
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/i_enable
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/o_beam_index
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/o_data
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/o_idx_sop
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/o_rbg_load
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beam_sort/o_rbg_num
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/i_info_1
add wave -noupdate -expand -group aiu0 -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[15]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[14]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[13]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[12]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[11]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[10]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[9]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[8]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[7]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[6]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[5]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[4]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[3]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[2]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[1]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[0]} -radix decimal}} -expand -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[15]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[14]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[13]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[12]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[11]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[10]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[9]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[8]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[7]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[6]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[5]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[4]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[3]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[2]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[1]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx[0]} {-height 15 -radix decimal}} /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_idx
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sort_sop
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_sym_1st
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/ant_polarity
add wave -noupdate -expand -group aiu0 -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[15]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[14]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[13]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[12]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[11]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[10]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[9]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[8]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[7]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[6]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[5]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[4]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[3]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[2]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[1]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[15]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[14]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[13]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[12]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[11]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[10]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[9]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[8]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[7]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[6]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[5]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[4]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[3]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[2]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[1]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st[0]} {-height 15 -radix decimal}} /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_1st
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/ant_polarity_2nd
add wave -noupdate -expand -group aiu0 -expand {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/ant_polarity_buf[5]}
add wave -noupdate -expand -group aiu0 -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[15]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[14]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[13]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[12]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[11]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[10]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[9]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[8]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[7]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[6]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[5]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[4]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[3]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[2]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[1]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[0]} -radix decimal}} -expand -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[15]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[14]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[13]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[12]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[11]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[10]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[9]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[8]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[7]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[6]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[5]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[4]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[3]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[2]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[1]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd[0]} {-height 15 -radix decimal}} /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/fft_agc_2nd
add wave -noupdate -expand -group aiu0 -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[15]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[14]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[13]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[12]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[11]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[10]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[9]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[8]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[7]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[6]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[5]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[4]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[3]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[2]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[1]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[0]} -radix decimal}} -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[15]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[14]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[13]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[12]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[11]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[10]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[9]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[8]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[7]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[6]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[5]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[4]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[3]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[2]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[1]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc[0]} {-height 15 -radix decimal}} /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_fft_agc
add wave -noupdate -expand -group aiu0 -radix unsigned /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/pick_symb
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/beams_mem_pick_i/dout_info_0
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/o_info_0
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/beams_pick_top/o_info_1
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/o_slot_idx
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/o_symb_idx
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/max_shift_dly3
add wave -noupdate -expand -group aiu0 -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[15]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[14]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[13]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[12]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[11]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[10]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[9]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[8]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[7]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[6]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[5]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[4]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[3]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[2]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[1]} -radix decimal} {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[0]} -radix decimal}} -expand -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[15]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[14]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[13]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[12]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[11]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[10]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[9]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[8]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[7]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[6]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[5]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[4]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[3]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[2]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[1]} {-height 15 -radix decimal} {/pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc[0]} {-height 15 -radix decimal}} /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/fft_agc
add wave -noupdate -expand -group aiu0 -expand /pusch_dr_top_dz128/pusch_dr_top_aiu0/pusch_dr_core/compress_matrix/o_fft_agc
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_txdata_top/txdata_queue_0/i_symb_idx
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_txdata_top/txdata_queue_0/i_fft_agc
add wave -noupdate -expand -group aiu0 /pusch_dr_top_dz128/pusch_dr_top_aiu0/cpri_txdata_top/txdata_queue_0/o_symb_idx
add wave -noupdate -group aiu1 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/slot_idx}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/symb_idx}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/pusch_en}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_wen}
add wave -noupdate -group aiu1 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_rx_buffer_async/wbadr}
add wave -noupdate -group aiu1 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_rx_buffer_async/rbadr}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/cpri_reset}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_reset}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_addr}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_data}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/wr_wlast}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_en}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_data}
add wave -noupdate -group aiu1 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_addr}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/rd_vld}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/o_rd_vld}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_rxdata_top/gen_rx_buffer[0]/cpri_rx_buffer/o_tx_data}
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/i_iq_addr
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/i_aiu_idx
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/i_iq_data
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/i_iq_last
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/i_iq_vld
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_iq_vld}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_iq_last}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/ant_sel}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/i_reset}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_wen_even}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/wr_wen_odd}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/odd_rdata}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/odd_rvld}
add wave -noupdate -group aiu1 -expand -group ant_buffer {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/ant_data_buffer[0]/ant_data_buffer/o_tvalid}
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/code_word_rev/i_symb_1st
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/code_word_rev/i_rvalid
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/code_word_rev/i_sop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/code_word_rev/i_rbg_load
add wave -noupdate -group aiu1 -radix unsigned /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/code_word_rev/i_re_num
add wave -noupdate -group aiu1 -radix unsigned /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/code_word_rev/i_rbg_num
add wave -noupdate -group aiu1 -color {Slate Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/i_ants_data_even
add wave -noupdate -group aiu1 -color {Slate Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/i_ants_data_odd
add wave -noupdate -group aiu1 -color {Slate Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/i_rbg_load
add wave -noupdate -group aiu1 -color {Slate Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/i_rvalid
add wave -noupdate -group aiu1 -color {Slate Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/i_sop
add wave -noupdate -group aiu1 -color {Medium Orchid} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_data_i
add wave -noupdate -group aiu1 -color {Medium Orchid} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_data_q
add wave -noupdate -group aiu1 -color {Medium Orchid} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_sop
add wave -noupdate -group aiu1 -color {Medium Orchid} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_eop
add wave -noupdate -group aiu1 -color {Medium Orchid} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_tvalid
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_symb_1st
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/i_reset
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/i_symb_1st
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/mac_beams/o_symb_clr
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/iq_abs_vld
add wave -noupdate -group aiu1 -color Gold /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/i_wr_wen
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_wen
add wave -noupdate -group aiu1 -radix unsigned -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[7]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[6]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[5]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[4]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[3]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[2]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[1]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[0]} -radix unsigned}} -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[7]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[6]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[5]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[4]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[3]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[2]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[1]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr[0]} {-height 15 -radix unsigned}} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/wr_addr
add wave -noupdate -group aiu1 -expand /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/i_wr_data
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/rd_ren
add wave -noupdate -group aiu1 -radix unsigned /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/rd_addr
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/rbg_load_acc
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/INST_INFO/empty
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/INST_INFO/full
add wave -noupdate -group aiu1 -expand /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/lp_buffer_0/o_rd_data
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/o_data_load
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/o_data_vld
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_power_calc/o_data_wen
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/i_rvalid
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/num_blocks
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/wr_wen
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/wr_addr
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/rd_ren
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/rd_addr
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/o_rd_data
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/o_rd_vld
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_buffer/o_tvalid
add wave -noupdate -group aiu1 -radix unsigned /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/rbg_num
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/sort_done
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/rdout_en
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/i_bid_rdinit
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/bid_rdinit_buf
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/bid_rden_1st
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/fifo_rdout
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/rd_init_sop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/o_beam_index
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/o_data
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/o_idx_sop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/o_rbg_load
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beam_sort/o_rbg_num
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/beams_mem_pick_i/sym_is_1st
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_wr_data
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_wr_eop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/beams_mem_pick_i/i_wr_sop
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/beams_mem_pick_i/rd_ren[0]}
add wave -noupdate -group aiu1 -color Coral /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/o_data_re
add wave -noupdate -group aiu1 -color Coral /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/o_eop
add wave -noupdate -group aiu1 -color Coral /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/o_sop
add wave -noupdate -group aiu1 -color Coral /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/beams_pick_top/o_tvld
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/i_din_re
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/i_sop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/i_eop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/max_value_iq
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/data_dly}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/i_din_re}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/i_eop}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/i_shift_num}
add wave -noupdate -group aiu1 {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/i_sop}
add wave -noupdate -group aiu1 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/rd_addr}
add wave -noupdate -group aiu1 -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/compress_shift_gen[0]/compress_shift/wr_addr}
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/o_dout_re
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/o_sop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/o_eop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/compress_matrix/o_vld
add wave -noupdate -group aiu1 -color {Sky Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/o_dr_data
add wave -noupdate -group aiu1 -color {Sky Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/o_dr_sop
add wave -noupdate -group aiu1 -color {Sky Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/o_dr_vld
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tready
add wave -noupdate -group aiu1 -color {Sky Blue} /pusch_dr_top_dz128/pusch_dr_top_aiu1/pusch_dr_core/o_dr_eop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/wr_block_num
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/wr_wen
add wave -noupdate -group aiu1 -radix unsigned /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/wr_addr
add wave -noupdate -group aiu1 -color Plum -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/gen_ram_block0[1]/loop_buffer_0/wbadr}
add wave -noupdate -group aiu1 -color Plum -radix unsigned {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/gen_ram_block0[1]/loop_buffer_0/rbadr}
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_block_num
add wave -noupdate -group aiu1 -expand /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_ren
add wave -noupdate -group aiu1 -childformat {{{/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_addr[1]} -radix unsigned} {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_addr[0]} -radix unsigned}} -expand -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_addr[1]} {-height 15 -radix unsigned} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_addr[0]} {-height 15 -radix unsigned}} /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/rd_addr
add wave -noupdate -group aiu1 -color Plum -expand -subitemconfig {{/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_data[3]} {-color Plum -height 15} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_data[2]} {-color Plum -height 15} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_data[1]} {-color Plum -height 15} {/pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_data[0]} {-color Plum -height 15}} /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_data
add wave -noupdate -group aiu1 -color Plum /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_eop
add wave -noupdate -group aiu1 -color Plum /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_sop
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/cpri_tx_lane_1/ul_package_data/pkg_sel_1
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/cpri_tx_lane_1/ul_package_data/pkg_head
add wave -noupdate -group aiu1 /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/cpri_tx_lane_1/ul_package_data/pkg_rinfo
add wave -noupdate -group aiu1 -color Plum /pusch_dr_top_dz128/pusch_dr_top_aiu1/cpri_txdata_top/txdata_queue_0/o_tx_vld
add wave -noupdate -expand -group aiu0_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu0/o_cpri0_tx_data
add wave -noupdate -expand -group aiu0_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu0/o_cpri0_tx_vld
add wave -noupdate -expand -group aiu0_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu0/o_cpri1_tx_data
add wave -noupdate -expand -group aiu0_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu0/o_cpri1_tx_vld
add wave -noupdate -expand -group aiu1_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu1/o_cpri0_tx_data
add wave -noupdate -expand -group aiu1_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu1/o_cpri0_tx_vld
add wave -noupdate -expand -group aiu1_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu1/o_cpri1_tx_data
add wave -noupdate -expand -group aiu1_cpri_out /pusch_dr_top_dz128/pusch_dr_top_aiu1/o_cpri1_tx_vld
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {625171596 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 414
configure wave -valuecolwidth 166
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {49492712 ps}
