{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634273038542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634273038542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 01:43:58 2021 " "Processing started: Fri Oct 15 01:43:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634273038542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273038542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj1 -c Proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj1 -c Proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273038542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634273038908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634273038908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proj1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proj1-arch_name " "Found design unit 1: Proj1-arch_name" {  } { { "Proj1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proj1 " "Found entity 1: Proj1" {  } { { "Proj1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046541 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador3x8-arquitetura " "Found design unit 1: Decodificador3x8-arquitetura" {  } { { "Decodificador3x8.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Decodificador3x8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador3x8 " "Found entity 1: Decodificador3x8" {  } { { "Decodificador3x8.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Decodificador3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046545 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046547 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memKey-comportamento " "Found design unit 1: memKey-comportamento" {  } { { "memKey.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/memKey.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046549 ""} { "Info" "ISGN_ENTITY_NAME" "1 memKey " "Found entity 1: memKey" {  } { { "memKey.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/memKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDados-rtl " "Found design unit 1: memoriaDados-rtl" {  } { { "memoriaDados.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/memoriaDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046550 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriaDados.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/memoriaDados.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046552 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenericobit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenericobit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoBit-comportamento " "Found design unit 1: registradorGenericoBit-comportamento" {  } { { "registradorGenericoBit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/registradorGenericoBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046554 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoBit " "Found entity 1: registradorGenericoBit" {  } { { "registradorGenericoBit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/registradorGenericoBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046557 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristateBit-arch_name " "Found design unit 1: tristateBit-arch_name" {  } { { "tristateBit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/tristateBit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046558 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristateBit " "Found entity 1: tristateBit" {  } { { "tristateBit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/tristateBit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-arch_name " "Found design unit 1: tristate-arch_name" {  } { { "tristate.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/tristate.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046560 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/tristate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046564 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_name " "Found design unit 1: PC-arch_name" {  } { { "PC.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046566 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046567 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046569 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046571 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-arch_name " "Found design unit 1: logicaDesvio-arch_name" {  } { { "logicaDesvio.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/logicaDesvio.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046573 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/logicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arquitetura " "Found design unit 1: Decodificador-arquitetura" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Decodificador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046576 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046578 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046580 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1Bit-comportamento " "Found design unit 1: muxGenerico2x1Bit-comportamento" {  } { { "muxGenerico2x1Bit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046582 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1Bit " "Found entity 1: muxGenerico2x1Bit" {  } { { "muxGenerico2x1Bit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634273046582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273046582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj1 " "Elaborating entity \"Proj1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634273046646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU1\"" {  } { { "Proj1.vhd" "CPU1" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU1\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU1\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU1\|muxGenerico4x1:MUXPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU1\|muxGenerico4x1:MUXPC\"" {  } { { "CPU.vhd" "MUXPC" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU1\|bancoRegistradoresArqRegMem:bancoreg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU1\|bancoRegistradoresArqRegMem:bancoreg\"" {  } { { "CPU.vhd" "bancoreg" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU1\|registradorGenerico:REGRET " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU1\|registradorGenerico:REGRET\"" {  } { { "CPU.vhd" "REGRET" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoBit CPU:CPU1\|registradorGenericoBit:REGIGUAL " "Elaborating entity \"registradorGenericoBit\" for hierarchy \"CPU:CPU1\|registradorGenericoBit:REGIGUAL\"" {  } { { "CPU.vhd" "REGIGUAL" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU1\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU1\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador CPU:CPU1\|Decodificador:DECODER1 " "Elaborating entity \"Decodificador\" for hierarchy \"CPU:CPU1\|Decodificador:DECODER1\"" {  } { { "CPU.vhd" "DECODER1" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOP Decodificador.vhd(28) " "Verilog HDL or VHDL warning at Decodificador.vhd(28): object \"NOP\" assigned a value but never read" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Decodificador.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634273046681 "|Proj1|CPU:CPU1|Decodificador:DECODER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:CPU1\|PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"CPU:CPU1\|PC:PC1\"" {  } { { "CPU.vhd" "PC1" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico CPU:CPU1\|somadorGenerico:SOMPC " "Elaborating entity \"somadorGenerico\" for hierarchy \"CPU:CPU1\|somadorGenerico:SOMPC\"" {  } { { "CPU.vhd" "SOMPC" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU1\|logicaDesvio:DESVIO " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU1\|logicaDesvio:DESVIO\"" {  } { { "CPU.vhd" "DESVIO" { Text "E:/designcomputadoressetup/desComp/Proj1/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISPLAY_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISPLAY_HEX0\"" {  } { { "Proj1.vhd" "DISPLAY_HEX0" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDados memoriaDados:RAM1 " "Elaborating entity \"memoriaDados\" for hierarchy \"memoriaDados:RAM1\"" {  } { { "Proj1.vhd" "RAM1" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Proj1.vhd" "ROM1" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador3x8 Decodificador3x8:SELMEM " "Elaborating entity \"Decodificador3x8\" for hierarchy \"Decodificador3x8:SELMEM\"" {  } { { "Proj1.vhd" "SELMEM" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGLEDR " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGLEDR\"" {  } { { "Proj1.vhd" "REGLEDR" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGHEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGHEX0\"" {  } { { "Proj1.vhd" "REGHEX0" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:TRI_SW_WORD " "Elaborating entity \"tristate\" for hierarchy \"tristate:TRI_SW_WORD\"" {  } { { "Proj1.vhd" "TRI_SW_WORD" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristateBit tristateBit:TRI_SW8 " "Elaborating entity \"tristateBit\" for hierarchy \"tristateBit:TRI_SW8\"" {  } { { "Proj1.vhd" "TRI_SW8" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Proj1.vhd" "detectorSub0" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 228 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memKey memKey:MEMKEY0 " "Elaborating entity \"memKey\" for hierarchy \"memKey:MEMKEY0\"" {  } { { "Proj1.vhd" "MEMKEY0" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Proj1.vhd" "interfaceBaseTempo" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico_e_Interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo2\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo2" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico_e_Interface.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1Bit divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1Bit:MUXDivisor " "Elaborating entity \"muxGenerico2x1Bit\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1Bit:MUXDivisor\"" {  } { { "divisorGenerico_e_Interface.vhd" "MUXDivisor" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico_e_Interface.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|estendeSinalGenerico:extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|estendeSinalGenerico:extensor\"" {  } { { "divisorGenerico_e_Interface.vhd" "extensor" { Text "E:/designcomputadoressetup/desComp/Proj1/divisorGenerico_e_Interface.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273046715 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1Bit:MUXDivisor\|saida_MUX " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|muxGenerico2x1Bit:MUXDivisor\|saida_MUX" {  } { { "muxGenerico2x1Bit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1Bit.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1634273046883 "|Proj1|divisorGenerico_e_Interface:interfaceBaseTempo|muxGenerico2x1Bit:MUXDivisor|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1634273046883 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDados:RAM1\|ram " "RAM logic \"memoriaDados:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaDados.vhd" "ram" { Text "E:/designcomputadoressetup/desComp/Proj1/memoriaDados.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634273046973 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU1\|bancoRegistradoresArqRegMem:bancoreg\|registrador " "RAM logic \"CPU:CPU1\|bancoRegistradoresArqRegMem:bancoreg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "E:/designcomputadoressetup/desComp/Proj1/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634273046973 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634273046973 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[7\]\" " "Converted tri-state node \"Data_IN\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[6\]\" " "Converted tri-state node \"Data_IN\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[5\]\" " "Converted tri-state node \"Data_IN\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[4\]\" " "Converted tri-state node \"Data_IN\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[3\]\" " "Converted tri-state node \"Data_IN\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[2\]\" " "Converted tri-state node \"Data_IN\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[1\]\" " "Converted tri-state node \"Data_IN\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[0\]\" " "Converted tri-state node \"Data_IN\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634273046980 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634273046980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUGINST\[11\] GND " "Pin \"DEBUGINST\[11\]\" is stuck at GND" {  } { { "Proj1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Proj1/Proj1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634273047709 "|Proj1|DEBUGINST[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634273047709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634273047816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634273048497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634273048497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1330 " "Implemented 1330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634273048597 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634273048597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1229 " "Implemented 1229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634273048597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634273048597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634273048618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 01:44:08 2021 " "Processing ended: Fri Oct 15 01:44:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634273048618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634273048618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634273048618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634273048618 ""}
