#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c3ba50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c3bbe0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c46960 .functor NOT 1, L_0x1c71180, C4<0>, C4<0>, C4<0>;
L_0x1c70ee0 .functor XOR 1, L_0x1c70d80, L_0x1c70e40, C4<0>, C4<0>;
L_0x1c71070 .functor XOR 1, L_0x1c70ee0, L_0x1c70fa0, C4<0>, C4<0>;
v0x1c6d1f0_0 .net *"_ivl_10", 0 0, L_0x1c70fa0;  1 drivers
v0x1c6d2f0_0 .net *"_ivl_12", 0 0, L_0x1c71070;  1 drivers
v0x1c6d3d0_0 .net *"_ivl_2", 0 0, L_0x1c6efa0;  1 drivers
v0x1c6d490_0 .net *"_ivl_4", 0 0, L_0x1c70d80;  1 drivers
v0x1c6d570_0 .net *"_ivl_6", 0 0, L_0x1c70e40;  1 drivers
v0x1c6d6a0_0 .net *"_ivl_8", 0 0, L_0x1c70ee0;  1 drivers
v0x1c6d780_0 .net "a", 0 0, v0x1c69fd0_0;  1 drivers
v0x1c6d820_0 .net "b", 0 0, v0x1c6a070_0;  1 drivers
v0x1c6d8c0_0 .net "c", 0 0, v0x1c6a110_0;  1 drivers
v0x1c6d960_0 .var "clk", 0 0;
v0x1c6da00_0 .net "d", 0 0, v0x1c6a250_0;  1 drivers
v0x1c6daa0_0 .net "q_dut", 0 0, L_0x1c70ae0;  1 drivers
v0x1c6db40_0 .net "q_ref", 0 0, L_0x1c27ea0;  1 drivers
v0x1c6dbe0_0 .var/2u "stats1", 159 0;
v0x1c6dc80_0 .var/2u "strobe", 0 0;
v0x1c6dd20_0 .net "tb_match", 0 0, L_0x1c71180;  1 drivers
v0x1c6dde0_0 .net "tb_mismatch", 0 0, L_0x1c46960;  1 drivers
v0x1c6dea0_0 .net "wavedrom_enable", 0 0, v0x1c6a340_0;  1 drivers
v0x1c6df40_0 .net "wavedrom_title", 511 0, v0x1c6a3e0_0;  1 drivers
L_0x1c6efa0 .concat [ 1 0 0 0], L_0x1c27ea0;
L_0x1c70d80 .concat [ 1 0 0 0], L_0x1c27ea0;
L_0x1c70e40 .concat [ 1 0 0 0], L_0x1c70ae0;
L_0x1c70fa0 .concat [ 1 0 0 0], L_0x1c27ea0;
L_0x1c71180 .cmp/eeq 1, L_0x1c6efa0, L_0x1c71070;
S_0x1c3bd70 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c3bbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c27ea0 .functor OR 1, v0x1c6a110_0, v0x1c6a070_0, C4<0>, C4<0>;
v0x1c46bd0_0 .net "a", 0 0, v0x1c69fd0_0;  alias, 1 drivers
v0x1c46c70_0 .net "b", 0 0, v0x1c6a070_0;  alias, 1 drivers
v0x1c27ff0_0 .net "c", 0 0, v0x1c6a110_0;  alias, 1 drivers
v0x1c28090_0 .net "d", 0 0, v0x1c6a250_0;  alias, 1 drivers
v0x1c695d0_0 .net "q", 0 0, L_0x1c27ea0;  alias, 1 drivers
S_0x1c69780 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c3bbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c69fd0_0 .var "a", 0 0;
v0x1c6a070_0 .var "b", 0 0;
v0x1c6a110_0 .var "c", 0 0;
v0x1c6a1b0_0 .net "clk", 0 0, v0x1c6d960_0;  1 drivers
v0x1c6a250_0 .var "d", 0 0;
v0x1c6a340_0 .var "wavedrom_enable", 0 0;
v0x1c6a3e0_0 .var "wavedrom_title", 511 0;
E_0x1c36bb0/0 .event negedge, v0x1c6a1b0_0;
E_0x1c36bb0/1 .event posedge, v0x1c6a1b0_0;
E_0x1c36bb0 .event/or E_0x1c36bb0/0, E_0x1c36bb0/1;
E_0x1c36e00 .event posedge, v0x1c6a1b0_0;
E_0x1c209f0 .event negedge, v0x1c6a1b0_0;
S_0x1c69ad0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c69780;
 .timescale -12 -12;
v0x1c69cd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c69dd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c69780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c6a540 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c3bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c3c4d0 .functor NOT 1, v0x1c6a070_0, C4<0>, C4<0>, C4<0>;
L_0x1c469d0 .functor AND 1, v0x1c69fd0_0, L_0x1c3c4d0, C4<1>, C4<1>;
L_0x1c6e1f0 .functor NOT 1, v0x1c6a110_0, C4<0>, C4<0>, C4<0>;
L_0x1c6e260 .functor AND 1, L_0x1c469d0, L_0x1c6e1f0, C4<1>, C4<1>;
L_0x1c6e330 .functor AND 1, L_0x1c6e260, v0x1c6a250_0, C4<1>, C4<1>;
L_0x1c6e480 .functor NOT 1, v0x1c69fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6e530 .functor AND 1, L_0x1c6e480, v0x1c6a070_0, C4<1>, C4<1>;
L_0x1c6e5a0 .functor NOT 1, v0x1c6a110_0, C4<0>, C4<0>, C4<0>;
L_0x1c6e660 .functor AND 1, L_0x1c6e530, L_0x1c6e5a0, C4<1>, C4<1>;
L_0x1c6e770 .functor NOT 1, v0x1c6a250_0, C4<0>, C4<0>, C4<0>;
L_0x1c6e840 .functor AND 1, L_0x1c6e660, L_0x1c6e770, C4<1>, C4<1>;
L_0x1c6e900 .functor OR 1, L_0x1c6e330, L_0x1c6e840, C4<0>, C4<0>;
L_0x1c6ea80 .functor NOT 1, v0x1c69fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6eaf0 .functor AND 1, L_0x1c6ea80, v0x1c6a070_0, C4<1>, C4<1>;
L_0x1c6ea10 .functor AND 1, L_0x1c6eaf0, v0x1c6a110_0, C4<1>, C4<1>;
L_0x1c6ec80 .functor NOT 1, v0x1c6a250_0, C4<0>, C4<0>, C4<0>;
L_0x1c6ed80 .functor AND 1, L_0x1c6ea10, L_0x1c6ec80, C4<1>, C4<1>;
L_0x1c6ee90 .functor OR 1, L_0x1c6e900, L_0x1c6ed80, C4<0>, C4<0>;
L_0x1c6f040 .functor NOT 1, v0x1c69fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6f0b0 .functor NOT 1, v0x1c6a070_0, C4<0>, C4<0>, C4<0>;
L_0x1c6f2e0 .functor AND 1, L_0x1c6f040, L_0x1c6f0b0, C4<1>, C4<1>;
L_0x1c6f3f0 .functor AND 1, L_0x1c6f2e0, v0x1c6a110_0, C4<1>, C4<1>;
L_0x1c6f680 .functor AND 1, L_0x1c6f3f0, v0x1c6a250_0, C4<1>, C4<1>;
L_0x1c6f740 .functor OR 1, L_0x1c6ee90, L_0x1c6f680, C4<0>, C4<0>;
L_0x1c6f920 .functor NOT 1, v0x1c6a070_0, C4<0>, C4<0>, C4<0>;
L_0x1c6f990 .functor AND 1, v0x1c69fd0_0, L_0x1c6f920, C4<1>, C4<1>;
L_0x1c6fc40 .functor AND 1, L_0x1c6f990, v0x1c6a110_0, C4<1>, C4<1>;
L_0x1c6fd00 .functor AND 1, L_0x1c6fc40, v0x1c6a250_0, C4<1>, C4<1>;
L_0x1c6ffc0 .functor OR 1, L_0x1c6f740, L_0x1c6fd00, C4<0>, C4<0>;
L_0x1c700d0 .functor AND 1, v0x1c69fd0_0, v0x1c6a070_0, C4<1>, C4<1>;
L_0x1c70240 .functor NOT 1, v0x1c6a110_0, C4<0>, C4<0>, C4<0>;
L_0x1c702b0 .functor AND 1, L_0x1c700d0, L_0x1c70240, C4<1>, C4<1>;
L_0x1c704d0 .functor AND 1, L_0x1c702b0, v0x1c6a250_0, C4<1>, C4<1>;
L_0x1c70590 .functor OR 1, L_0x1c6ffc0, L_0x1c704d0, C4<0>, C4<0>;
L_0x1c707c0 .functor AND 1, v0x1c69fd0_0, v0x1c6a070_0, C4<1>, C4<1>;
L_0x1c70830 .functor AND 1, L_0x1c707c0, v0x1c6a110_0, C4<1>, C4<1>;
L_0x1c70a20 .functor AND 1, L_0x1c70830, v0x1c6a250_0, C4<1>, C4<1>;
L_0x1c70ae0 .functor OR 1, L_0x1c70590, L_0x1c70a20, C4<0>, C4<0>;
v0x1c6a830_0 .net *"_ivl_0", 0 0, L_0x1c3c4d0;  1 drivers
v0x1c6a910_0 .net *"_ivl_10", 0 0, L_0x1c6e480;  1 drivers
v0x1c6a9f0_0 .net *"_ivl_12", 0 0, L_0x1c6e530;  1 drivers
v0x1c6aae0_0 .net *"_ivl_14", 0 0, L_0x1c6e5a0;  1 drivers
v0x1c6abc0_0 .net *"_ivl_16", 0 0, L_0x1c6e660;  1 drivers
v0x1c6acf0_0 .net *"_ivl_18", 0 0, L_0x1c6e770;  1 drivers
v0x1c6add0_0 .net *"_ivl_2", 0 0, L_0x1c469d0;  1 drivers
v0x1c6aeb0_0 .net *"_ivl_20", 0 0, L_0x1c6e840;  1 drivers
v0x1c6af90_0 .net *"_ivl_22", 0 0, L_0x1c6e900;  1 drivers
v0x1c6b070_0 .net *"_ivl_24", 0 0, L_0x1c6ea80;  1 drivers
v0x1c6b150_0 .net *"_ivl_26", 0 0, L_0x1c6eaf0;  1 drivers
v0x1c6b230_0 .net *"_ivl_28", 0 0, L_0x1c6ea10;  1 drivers
v0x1c6b310_0 .net *"_ivl_30", 0 0, L_0x1c6ec80;  1 drivers
v0x1c6b3f0_0 .net *"_ivl_32", 0 0, L_0x1c6ed80;  1 drivers
v0x1c6b4d0_0 .net *"_ivl_34", 0 0, L_0x1c6ee90;  1 drivers
v0x1c6b5b0_0 .net *"_ivl_36", 0 0, L_0x1c6f040;  1 drivers
v0x1c6b690_0 .net *"_ivl_38", 0 0, L_0x1c6f0b0;  1 drivers
v0x1c6b770_0 .net *"_ivl_4", 0 0, L_0x1c6e1f0;  1 drivers
v0x1c6b850_0 .net *"_ivl_40", 0 0, L_0x1c6f2e0;  1 drivers
v0x1c6b930_0 .net *"_ivl_42", 0 0, L_0x1c6f3f0;  1 drivers
v0x1c6ba10_0 .net *"_ivl_44", 0 0, L_0x1c6f680;  1 drivers
v0x1c6baf0_0 .net *"_ivl_46", 0 0, L_0x1c6f740;  1 drivers
v0x1c6bbd0_0 .net *"_ivl_48", 0 0, L_0x1c6f920;  1 drivers
v0x1c6bcb0_0 .net *"_ivl_50", 0 0, L_0x1c6f990;  1 drivers
v0x1c6bd90_0 .net *"_ivl_52", 0 0, L_0x1c6fc40;  1 drivers
v0x1c6be70_0 .net *"_ivl_54", 0 0, L_0x1c6fd00;  1 drivers
v0x1c6bf50_0 .net *"_ivl_56", 0 0, L_0x1c6ffc0;  1 drivers
v0x1c6c030_0 .net *"_ivl_58", 0 0, L_0x1c700d0;  1 drivers
v0x1c6c110_0 .net *"_ivl_6", 0 0, L_0x1c6e260;  1 drivers
v0x1c6c1f0_0 .net *"_ivl_60", 0 0, L_0x1c70240;  1 drivers
v0x1c6c2d0_0 .net *"_ivl_62", 0 0, L_0x1c702b0;  1 drivers
v0x1c6c3b0_0 .net *"_ivl_64", 0 0, L_0x1c704d0;  1 drivers
v0x1c6c490_0 .net *"_ivl_66", 0 0, L_0x1c70590;  1 drivers
v0x1c6c780_0 .net *"_ivl_68", 0 0, L_0x1c707c0;  1 drivers
v0x1c6c860_0 .net *"_ivl_70", 0 0, L_0x1c70830;  1 drivers
v0x1c6c940_0 .net *"_ivl_72", 0 0, L_0x1c70a20;  1 drivers
v0x1c6ca20_0 .net *"_ivl_8", 0 0, L_0x1c6e330;  1 drivers
v0x1c6cb00_0 .net "a", 0 0, v0x1c69fd0_0;  alias, 1 drivers
v0x1c6cba0_0 .net "b", 0 0, v0x1c6a070_0;  alias, 1 drivers
v0x1c6cc90_0 .net "c", 0 0, v0x1c6a110_0;  alias, 1 drivers
v0x1c6cd80_0 .net "d", 0 0, v0x1c6a250_0;  alias, 1 drivers
v0x1c6ce70_0 .net "q", 0 0, L_0x1c70ae0;  alias, 1 drivers
S_0x1c6cfd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c3bbe0;
 .timescale -12 -12;
E_0x1c36950 .event anyedge, v0x1c6dc80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c6dc80_0;
    %nor/r;
    %assign/vec4 v0x1c6dc80_0, 0;
    %wait E_0x1c36950;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c69780;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c6a250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a070_0, 0;
    %assign/vec4 v0x1c69fd0_0, 0;
    %wait E_0x1c209f0;
    %wait E_0x1c36e00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c6a250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a070_0, 0;
    %assign/vec4 v0x1c69fd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c36bb0;
    %load/vec4 v0x1c69fd0_0;
    %load/vec4 v0x1c6a070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c6a110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c6a250_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c6a250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a070_0, 0;
    %assign/vec4 v0x1c69fd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c69dd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c36bb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c6a250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c6a070_0, 0;
    %assign/vec4 v0x1c69fd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c3bbe0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6d960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6dc80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c3bbe0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c6d960_0;
    %inv;
    %store/vec4 v0x1c6d960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c3bbe0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c6a1b0_0, v0x1c6dde0_0, v0x1c6d780_0, v0x1c6d820_0, v0x1c6d8c0_0, v0x1c6da00_0, v0x1c6db40_0, v0x1c6daa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c3bbe0;
T_7 ;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c3bbe0;
T_8 ;
    %wait E_0x1c36bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6dbe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6dbe0_0, 4, 32;
    %load/vec4 v0x1c6dd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6dbe0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6dbe0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6dbe0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c6db40_0;
    %load/vec4 v0x1c6db40_0;
    %load/vec4 v0x1c6daa0_0;
    %xor;
    %load/vec4 v0x1c6db40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6dbe0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c6dbe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6dbe0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/circuit4/iter5/response0/top_module.sv";
