

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_67_7'
================================================================
* Date:           Thu May  9 21:57:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_7  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3782|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   240|       0|    1377|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    1342|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   240|    1342|    5267|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     9|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U66  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U67  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U68  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U69  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U70  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U71  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U72  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U73  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U74  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U75  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U76  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U77  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U78  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U79  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U80  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U83         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U84         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U90         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_8_3_64_1_1_U81         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U82         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U85         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U86         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U87         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U88         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U89         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U91         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U92         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U93         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U94         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U95         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 240|  0|1377|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_760_p2         |         +|   0|  0|   12|           4|           3|
    |add_ln80_10_fu_1196_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_11_fu_1202_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_12_fu_1253_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_13_fu_1259_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln80_14_fu_1343_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln80_1_fu_968_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln80_2_fu_987_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln80_3_fu_993_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln80_4_fu_1025_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_5_fu_1031_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_6_fu_1082_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_7_fu_1088_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_8_fu_1139_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_9_fu_1145_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln80_fu_962_p2         |         +|   0|  0|  128|         128|         128|
    |add_ln81_fu_530_p2         |         +|   0|  0|   12|           4|           2|
    |empty_fu_636_p2            |         +|   0|  0|   12|           4|           2|
    |sub_ln77_1_fu_598_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_2_fu_614_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_3_fu_716_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_4_fu_732_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_6_fu_540_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_7_fu_556_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_8_fu_674_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_9_fu_690_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln77_fu_572_p2         |         -|   0|  0|   12|           4|           4|
    |tmp_18_fu_1273_p10         |         -|   0|  0|   12|           4|           4|
    |and_ln80_10_fu_1247_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_11_fu_1338_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln80_1_fu_1006_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_2_fu_1019_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_3_fu_1063_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_4_fu_1076_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_5_fu_1120_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_6_fu_1133_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_7_fu_1177_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_8_fu_1190_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_9_fu_1234_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln80_fu_981_p2         |       and|   0|  0|  128|         128|         128|
    |icmp_ln80_10_fu_748_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln80_11_fu_754_p2     |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln80_1_fu_546_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_2_fu_562_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_3_fu_588_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_4_fu_604_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_5_fu_630_p2      |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln80_6_fu_664_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_7_fu_680_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln80_8_fu_706_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln80_9_fu_722_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln80_fu_524_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln80_10_fu_1240_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_11_fu_1331_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln80_1_fu_999_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln80_2_fu_1012_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_3_fu_1056_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_4_fu_1069_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_5_fu_1113_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_6_fu_1126_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_7_fu_1170_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_8_fu_1183_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_9_fu_1227_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln80_fu_974_p3      |    select|   0|  0|    2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln70_fu_492_p2         |       xor|   0|  0|    3|           3|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 3782|        3566|        3555|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add12461_fu_130          |   9|          2|  128|        256|
    |add124_14263_fu_138      |   9|          2|  128|        256|
    |add124_142_164_fu_142    |   9|          2|  128|        256|
    |add124_15662_fu_134      |   9|          2|  128|        256|
    |add124_265_fu_146        |   9|          2|  128|        256|
    |add124_2_166_fu_150      |   9|          2|  128|        256|
    |add124_367_fu_154        |   9|          2|  128|        256|
    |add124_3_168_fu_158      |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_162                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add12461_fu_130                      |  128|   0|  128|          0|
    |add124_14263_fu_138                  |  128|   0|  128|          0|
    |add124_142_164_fu_142                |  128|   0|  128|          0|
    |add124_15662_fu_134                  |  128|   0|  128|          0|
    |add124_265_fu_146                    |  128|   0|  128|          0|
    |add124_2_166_fu_150                  |  128|   0|  128|          0|
    |add124_367_fu_154                    |  128|   0|  128|          0|
    |add124_3_168_fu_158                  |  128|   0|  128|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |i_fu_162                             |    4|   0|    4|          0|
    |icmp_ln80_10_reg_1720                |    1|   0|    1|          0|
    |icmp_ln80_11_reg_1726                |    1|   0|    1|          0|
    |icmp_ln80_11_reg_1726_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln80_1_reg_1629                 |    1|   0|    1|          0|
    |icmp_ln80_2_reg_1639                 |    1|   0|    1|          0|
    |icmp_ln80_3_reg_1649                 |    1|   0|    1|          0|
    |icmp_ln80_4_reg_1659                 |    1|   0|    1|          0|
    |icmp_ln80_5_reg_1669                 |    1|   0|    1|          0|
    |icmp_ln80_6_reg_1679                 |    1|   0|    1|          0|
    |icmp_ln80_7_reg_1689                 |    1|   0|    1|          0|
    |icmp_ln80_8_reg_1699                 |    1|   0|    1|          0|
    |icmp_ln80_9_reg_1709                 |    1|   0|    1|          0|
    |icmp_ln80_reg_1619                   |    1|   0|    1|          0|
    |mul_ln80_14_reg_1731                 |  128|   0|  128|          0|
    |sub_ln77_1_reg_1654                  |    4|   0|    4|          0|
    |sub_ln77_2_reg_1664                  |    4|   0|    4|          0|
    |sub_ln77_3_reg_1704                  |    4|   0|    4|          0|
    |sub_ln77_4_reg_1714                  |    4|   0|    4|          0|
    |sub_ln77_6_reg_1624                  |    4|   0|    4|          0|
    |sub_ln77_7_reg_1634                  |    4|   0|    4|          0|
    |sub_ln77_8_reg_1684                  |    4|   0|    4|          0|
    |sub_ln77_9_reg_1694                  |    4|   0|    4|          0|
    |sub_ln77_reg_1644                    |    4|   0|    4|          0|
    |tmp_10_reg_1674                      |   64|   0|   64|          0|
    |tmp_8_reg_1614                       |   64|   0|   64|          0|
    |tmp_reg_1603                         |    1|   0|    1|          0|
    |xor_ln70_reg_1607                    |    3|   0|    3|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1342|   0| 1342|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_67_7|  return value|
|add_776_reload             |   in|  128|     ap_none|                 add_776_reload|        scalar|
|add_675_reload             |   in|  128|     ap_none|                 add_675_reload|        scalar|
|add_574_reload             |   in|  128|     ap_none|                 add_574_reload|        scalar|
|add_473_reload             |   in|  128|     ap_none|                 add_473_reload|        scalar|
|add_372_reload             |   in|  128|     ap_none|                 add_372_reload|        scalar|
|add_271_reload             |   in|  128|     ap_none|                 add_271_reload|        scalar|
|add_170_reload             |   in|  128|     ap_none|                 add_170_reload|        scalar|
|add69_reload               |   in|  128|     ap_none|                   add69_reload|        scalar|
|arg1_r_1_reload            |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload            |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload            |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload            |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload            |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload            |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload            |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_reload              |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload            |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload            |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload            |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload            |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload            |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload            |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload            |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload            |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|arg1_r_reload              |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|add124_3_168_out           |  out|  128|      ap_vld|               add124_3_168_out|       pointer|
|add124_3_168_out_ap_vld    |  out|    1|      ap_vld|               add124_3_168_out|       pointer|
|add124_367_out             |  out|  128|      ap_vld|                 add124_367_out|       pointer|
|add124_367_out_ap_vld      |  out|    1|      ap_vld|                 add124_367_out|       pointer|
|add124_2_166_out           |  out|  128|      ap_vld|               add124_2_166_out|       pointer|
|add124_2_166_out_ap_vld    |  out|    1|      ap_vld|               add124_2_166_out|       pointer|
|add124_265_out             |  out|  128|      ap_vld|                 add124_265_out|       pointer|
|add124_265_out_ap_vld      |  out|    1|      ap_vld|                 add124_265_out|       pointer|
|add124_142_164_out         |  out|  128|      ap_vld|             add124_142_164_out|       pointer|
|add124_142_164_out_ap_vld  |  out|    1|      ap_vld|             add124_142_164_out|       pointer|
|add124_14263_out           |  out|  128|      ap_vld|               add124_14263_out|       pointer|
|add124_14263_out_ap_vld    |  out|    1|      ap_vld|               add124_14263_out|       pointer|
|add124_15662_out           |  out|  128|      ap_vld|               add124_15662_out|       pointer|
|add124_15662_out_ap_vld    |  out|    1|      ap_vld|               add124_15662_out|       pointer|
|add12461_out               |  out|  128|      ap_vld|                   add12461_out|       pointer|
|add12461_out_ap_vld        |  out|    1|      ap_vld|                   add12461_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

