
Clock Cycle 1:
addi
addi$t3,$t1,3008
$t3 = 3008

Clock Cycle 2:
lw
DRAM Request(Read) Issued for lw 3040 $t2 on Line 2

Clock Cycle 3:
$t2 -> 1, 
Started lw 3040 $t2 on Line 2
Row 2 will be activated
Completed 1/12

Clock Cycle 4:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5:
$t2 -> 1, 
Completed 3/12

Clock Cycle 6:
$t2 -> 1, 
Completed 4/12

Clock Cycle 7:
$t2 -> 1, 
Completed 5/12

Clock Cycle 8:
$t2 -> 1, 
Completed 6/12

Clock Cycle 9:
$t2 -> 1, 
Completed 7/12

Clock Cycle 10:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11:
$t2 -> 1, 
Completed 9/12

Clock Cycle 12:
$t2 -> 1, 
Completed 10/12

Clock Cycle 13:
$t2 -> 1, 
Completed 11/12

Clock Cycle 14:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3040 $t2 on Line 2

Clock Cycle 15:
addi
addi$t2,$t3,212
$t2 = 3220

Clock Cycle 16:
addi
addi$t3,$t4,3972
$t3 = 3972

Clock Cycle 17:
sw
DRAM Request(Write) Issued for sw 3176 0 on Line 5

Clock Cycle 18:

Started sw 3176 0 on Line 5
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t0,$t2,596
$t0 = 3816

Clock Cycle 19:

Completed 2/12
addi
addi$t2,$t4,1972
$t2 = 1972

Clock Cycle 20:

Completed 3/12
addi
addi$t2,$t3,3340
$t2 = 7312

Clock Cycle 21:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 1784 0 on Line 9

Clock Cycle 22:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3024 3972 on Line 10

Clock Cycle 23:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 0 0 on Line 11

Clock Cycle 24:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 1164 7312 on Line 12

Clock Cycle 25:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 656 $t2 on Line 13

Clock Cycle 26:
$t2 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 4 3816 on Line 14

Clock Cycle 27:
$t2 -> 1, 
Completed 10/12

Clock Cycle 28:
$t2 -> 1, 
Completed 11/12

Clock Cycle 29:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3176 0 on Line 5

Clock Cycle 30:
$t2 -> 1, 
Started sw 1784 0 on Line 9
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 31:
$t2 -> 1, 
Completed 2/22

Clock Cycle 32:
$t2 -> 1, 
Completed 3/22

Clock Cycle 33:
$t2 -> 1, 
Completed 4/22

Clock Cycle 34:
$t2 -> 1, 
Completed 5/22

Clock Cycle 35:
$t2 -> 1, 
Completed 6/22

Clock Cycle 36:
$t2 -> 1, 
Completed 7/22

Clock Cycle 37:
$t2 -> 1, 
Completed 8/22

Clock Cycle 38:
$t2 -> 1, 
Completed 9/22

Clock Cycle 39:
$t2 -> 1, 
Completed 10/22

Clock Cycle 40:
$t2 -> 1, 
Completed 11/22

Clock Cycle 41:
$t2 -> 1, 
Completed 12/22

Clock Cycle 42:
$t2 -> 1, 
Completed 13/22

Clock Cycle 43:
$t2 -> 1, 
Completed 14/22

Clock Cycle 44:
$t2 -> 1, 
Completed 15/22

Clock Cycle 45:
$t2 -> 1, 
Completed 16/22

Clock Cycle 46:
$t2 -> 1, 
Completed 17/22

Clock Cycle 47:
$t2 -> 1, 
Completed 18/22

Clock Cycle 48:
$t2 -> 1, 
Completed 19/22

Clock Cycle 49:
$t2 -> 1, 
Completed 20/22

Clock Cycle 50:
$t2 -> 1, 
Completed 21/22

Clock Cycle 51:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1784 0 on Line 9

Clock Cycle 52:
$t2 -> 1, 
Started sw 1164 7312 on Line 12
Completed 1/2

Clock Cycle 53:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1164 7312 on Line 12

Clock Cycle 54:
$t2 -> 1, 
Started sw 3024 3972 on Line 10
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 55:
$t2 -> 1, 
Completed 2/22

Clock Cycle 56:
$t2 -> 1, 
Completed 3/22

Clock Cycle 57:
$t2 -> 1, 
Completed 4/22

Clock Cycle 58:
$t2 -> 1, 
Completed 5/22

Clock Cycle 59:
$t2 -> 1, 
Completed 6/22

Clock Cycle 60:
$t2 -> 1, 
Completed 7/22

Clock Cycle 61:
$t2 -> 1, 
Completed 8/22

Clock Cycle 62:
$t2 -> 1, 
Completed 9/22

Clock Cycle 63:
$t2 -> 1, 
Completed 10/22
Memory at 1164 = 7312

Clock Cycle 64:
$t2 -> 1, 
Completed 11/22

Clock Cycle 65:
$t2 -> 1, 
Completed 12/22

Clock Cycle 66:
$t2 -> 1, 
Completed 13/22

Clock Cycle 67:
$t2 -> 1, 
Completed 14/22

Clock Cycle 68:
$t2 -> 1, 
Completed 15/22

Clock Cycle 69:
$t2 -> 1, 
Completed 16/22

Clock Cycle 70:
$t2 -> 1, 
Completed 17/22

Clock Cycle 71:
$t2 -> 1, 
Completed 18/22

Clock Cycle 72:
$t2 -> 1, 
Completed 19/22

Clock Cycle 73:
$t2 -> 1, 
Completed 20/22

Clock Cycle 74:
$t2 -> 1, 
Completed 21/22

Clock Cycle 75:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3024 3972 on Line 10

Clock Cycle 76:
$t2 -> 1, 
Started sw 0 0 on Line 11
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 77:
$t2 -> 1, 
Completed 2/22

Clock Cycle 78:
$t2 -> 1, 
Completed 3/22

Clock Cycle 79:
$t2 -> 1, 
Completed 4/22

Clock Cycle 80:
$t2 -> 1, 
Completed 5/22

Clock Cycle 81:
$t2 -> 1, 
Completed 6/22

Clock Cycle 82:
$t2 -> 1, 
Completed 7/22

Clock Cycle 83:
$t2 -> 1, 
Completed 8/22

Clock Cycle 84:
$t2 -> 1, 
Completed 9/22

Clock Cycle 85:
$t2 -> 1, 
Completed 10/22
Memory at 3024 = 3972

Clock Cycle 86:
$t2 -> 1, 
Completed 11/22

Clock Cycle 87:
$t2 -> 1, 
Completed 12/22

Clock Cycle 88:
$t2 -> 1, 
Completed 13/22

Clock Cycle 89:
$t2 -> 1, 
Completed 14/22

Clock Cycle 90:
$t2 -> 1, 
Completed 15/22

Clock Cycle 91:
$t2 -> 1, 
Completed 16/22

Clock Cycle 92:
$t2 -> 1, 
Completed 17/22

Clock Cycle 93:
$t2 -> 1, 
Completed 18/22

Clock Cycle 94:
$t2 -> 1, 
Completed 19/22

Clock Cycle 95:
$t2 -> 1, 
Completed 20/22

Clock Cycle 96:
$t2 -> 1, 
Completed 21/22

Clock Cycle 97:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 0 0 on Line 11

Clock Cycle 98:
$t2 -> 1, 
Started lw 656 $t2 on Line 13
Completed 1/2

Clock Cycle 99:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 656 $t2 on Line 13

Clock Cycle 100:

Started sw 4 3816 on Line 14
Completed 1/2
addi
addi$t4,$t2,2964
$t4 = 2964

Clock Cycle 101:

Completed 2/2
Finished Instruction sw 4 3816 on Line 14
addi
addi$t0,$t1,860
$t0 = 860

Clock Cycle 102:
sw
DRAM Request(Write) Issued for sw 2480 2964 on Line 17

Clock Cycle 103:

Started sw 2480 2964 on Line 17
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 388 860 on Line 18

Clock Cycle 104:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1216 $t3 on Line 19

Clock Cycle 105:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2616 $t2 on Line 20

Clock Cycle 106:
$t2 -> 1, $t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 3692 $t0 on Line 21

Clock Cycle 107:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2484 0 on Line 22

Clock Cycle 108:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 109:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 110:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 111:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 112:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 4 = 3816

Clock Cycle 113:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 114:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 115:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 116:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 117:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 118:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 119:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 120:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 121:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 122:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 123:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 124:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2480 2964 on Line 17

Clock Cycle 125:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 2616 $t2 on Line 20
Completed 1/2

Clock Cycle 126:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2616 $t2 on Line 20

Clock Cycle 127:
$t0 -> 1, $t3 -> 1, 
Started sw 2484 0 on Line 22
Completed 1/2

Clock Cycle 128:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2484 0 on Line 22

Clock Cycle 129:
$t0 -> 1, $t3 -> 1, 
Started sw 388 860 on Line 18
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 130:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 131:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 132:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 133:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 134:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 135:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 136:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 137:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 138:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2480 = 2964

Clock Cycle 139:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 140:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 141:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 142:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 143:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 144:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 145:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 146:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 147:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 148:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 149:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 150:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 388 860 on Line 18

Clock Cycle 151:
$t0 -> 1, $t3 -> 1, 
Started lw 1216 $t3 on Line 19
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 152:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 153:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 154:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 155:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 156:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 157:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 158:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 159:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 160:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 388 = 860

Clock Cycle 161:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 162:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 163:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 164:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 165:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 166:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 167:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 168:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 169:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 170:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 171:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 172:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1216 $t3 on Line 19

Clock Cycle 173:
$t0 -> 1, 
Started lw 3692 $t0 on Line 21
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 268 $t3 on Line 23

Clock Cycle 174:
$t0 -> 1, $t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1516 2964 on Line 24

Clock Cycle 175:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 176:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 177:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 178:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 179:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 180:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 181:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 182:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 183:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 184:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3692 $t0 on Line 21

Clock Cycle 185:
$t3 -> 1, 
Started lw 268 $t3 on Line 23
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 186:
$t3 -> 1, 
Completed 2/12

Clock Cycle 187:
$t3 -> 1, 
Completed 3/12

Clock Cycle 188:
$t3 -> 1, 
Completed 4/12

Clock Cycle 189:
$t3 -> 1, 
Completed 5/12

Clock Cycle 190:
$t3 -> 1, 
Completed 6/12

Clock Cycle 191:
$t3 -> 1, 
Completed 7/12

Clock Cycle 192:
$t3 -> 1, 
Completed 8/12

Clock Cycle 193:
$t3 -> 1, 
Completed 9/12

Clock Cycle 194:
$t3 -> 1, 
Completed 10/12

Clock Cycle 195:
$t3 -> 1, 
Completed 11/12

Clock Cycle 196:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 268 $t3 on Line 23

Clock Cycle 197:

Started sw 1516 2964 on Line 24
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1848 0 on Line 25

Clock Cycle 198:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1212 $t4 on Line 26

Clock Cycle 199:
$t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2720 $t2 on Line 27

Clock Cycle 200:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 201:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 202:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 203:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 204:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 205:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 206:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 207:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 208:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1516 2964 on Line 24

Clock Cycle 209:
$t2 -> 1, $t4 -> 1, 
Started sw 1848 0 on Line 25
Completed 1/2

Clock Cycle 210:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1848 0 on Line 25

Clock Cycle 211:
$t2 -> 1, $t4 -> 1, 
Started lw 1212 $t4 on Line 26
Completed 1/2

Clock Cycle 212:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1212 $t4 on Line 26

Clock Cycle 213:
$t2 -> 1, 
Started lw 2720 $t2 on Line 27
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3088 0 on Line 28

Clock Cycle 214:
$t2 -> 1, 
Completed 2/22

Clock Cycle 215:
$t2 -> 1, 
Completed 3/22

Clock Cycle 216:
$t2 -> 1, 
Completed 4/22

Clock Cycle 217:
$t2 -> 1, 
Completed 5/22

Clock Cycle 218:
$t2 -> 1, 
Completed 6/22

Clock Cycle 219:
$t2 -> 1, 
Completed 7/22

Clock Cycle 220:
$t2 -> 1, 
Completed 8/22

Clock Cycle 221:
$t2 -> 1, 
Completed 9/22

Clock Cycle 222:
$t2 -> 1, 
Completed 10/22
Memory at 1516 = 2964

Clock Cycle 223:
$t2 -> 1, 
Completed 11/22

Clock Cycle 224:
$t2 -> 1, 
Completed 12/22

Clock Cycle 225:
$t2 -> 1, 
Completed 13/22

Clock Cycle 226:
$t2 -> 1, 
Completed 14/22

Clock Cycle 227:
$t2 -> 1, 
Completed 15/22

Clock Cycle 228:
$t2 -> 1, 
Completed 16/22

Clock Cycle 229:
$t2 -> 1, 
Completed 17/22

Clock Cycle 230:
$t2 -> 1, 
Completed 18/22

Clock Cycle 231:
$t2 -> 1, 
Completed 19/22

Clock Cycle 232:
$t2 -> 1, 
Completed 20/22

Clock Cycle 233:
$t2 -> 1, 
Completed 21/22

Clock Cycle 234:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2720 $t2 on Line 27

Clock Cycle 235:

Started sw 3088 0 on Line 28
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t1,1832
$t2 = 1832

Clock Cycle 236:

Completed 2/12
addi
addi$t4,$t2,612
$t4 = 2444

Clock Cycle 237:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3632 0 on Line 31

Clock Cycle 238:

Completed 4/12
addi
addi$t2,$t3,1380
$t2 = 1380

Clock Cycle 239:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 796 0 on Line 33

Clock Cycle 240:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 1936 $t1 on Line 34

Clock Cycle 241:
$t1 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 2652 0 on Line 35

Clock Cycle 242:
$t1 -> 1, 
Completed 8/12
sw
DRAM Request(Write) Issued for sw 3988 0 on Line 36

Clock Cycle 243:
$t1 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 2960 $t0 on Line 37

Clock Cycle 244:
$t0 -> 1, $t1 -> 1, 
Completed 10/12
sw
DRAM Request(Write) Issued for sw 1420 2444 on Line 38

Clock Cycle 245:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 246:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
Finished Instruction sw 3088 0 on Line 28

Clock Cycle 247:
$t0 -> 1, $t1 -> 1, 
Started sw 3632 0 on Line 31
Completed 1/2

Clock Cycle 248:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 3632 0 on Line 31

Clock Cycle 249:
$t0 -> 1, $t1 -> 1, 
Started sw 3988 0 on Line 36
Completed 1/2

Clock Cycle 250:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 3988 0 on Line 36

Clock Cycle 251:
$t0 -> 1, $t1 -> 1, 
Started sw 796 0 on Line 33
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 252:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 253:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 254:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 255:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 256:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 257:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 258:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 259:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 260:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 261:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 262:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 263:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 264:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 265:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 266:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 267:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 268:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 269:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 270:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 271:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 272:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 796 0 on Line 33

Clock Cycle 273:
$t0 -> 1, $t1 -> 1, 
Started lw 1936 $t1 on Line 34
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 274:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 275:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 276:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 277:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 278:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 279:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 280:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 281:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 282:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 283:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 284:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 285:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 286:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 287:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 288:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 289:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 290:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 291:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 292:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 293:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 294:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1936 $t1 on Line 34

Clock Cycle 295:
$t0 -> 1, 
Started sw 1420 2444 on Line 38
Completed 1/2

Clock Cycle 296:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1420 2444 on Line 38

Clock Cycle 297:
$t0 -> 1, 
Started sw 2652 0 on Line 35
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 298:
$t0 -> 1, 
Completed 2/22

Clock Cycle 299:
$t0 -> 1, 
Completed 3/22

Clock Cycle 300:
$t0 -> 1, 
Completed 4/22

Clock Cycle 301:
$t0 -> 1, 
Completed 5/22

Clock Cycle 302:
$t0 -> 1, 
Completed 6/22

Clock Cycle 303:
$t0 -> 1, 
Completed 7/22

Clock Cycle 304:
$t0 -> 1, 
Completed 8/22

Clock Cycle 305:
$t0 -> 1, 
Completed 9/22

Clock Cycle 306:
$t0 -> 1, 
Completed 10/22
Memory at 1420 = 2444

Clock Cycle 307:
$t0 -> 1, 
Completed 11/22

Clock Cycle 308:
$t0 -> 1, 
Completed 12/22

Clock Cycle 309:
$t0 -> 1, 
Completed 13/22

Clock Cycle 310:
$t0 -> 1, 
Completed 14/22

Clock Cycle 311:
$t0 -> 1, 
Completed 15/22

Clock Cycle 312:
$t0 -> 1, 
Completed 16/22

Clock Cycle 313:
$t0 -> 1, 
Completed 17/22

Clock Cycle 314:
$t0 -> 1, 
Completed 18/22

Clock Cycle 315:
$t0 -> 1, 
Completed 19/22

Clock Cycle 316:
$t0 -> 1, 
Completed 20/22

Clock Cycle 317:
$t0 -> 1, 
Completed 21/22

Clock Cycle 318:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2652 0 on Line 35

Clock Cycle 319:
$t0 -> 1, 
Started lw 2960 $t0 on Line 37
Completed 1/2

Clock Cycle 320:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2960 $t0 on Line 37

Clock Cycle 321:
sw
DRAM Request(Write) Issued for sw 3608 0 on Line 39

Clock Cycle 322:

Started sw 3608 0 on Line 39
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t4,$t3,2224
$t4 = 2224

Clock Cycle 323:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2572 $t0 on Line 41

Clock Cycle 324:
$t0 -> 1, 
Completed 3/22

Clock Cycle 325:
$t0 -> 1, 
Completed 4/22

Clock Cycle 326:
$t0 -> 1, 
Completed 5/22

Clock Cycle 327:
$t0 -> 1, 
Completed 6/22

Clock Cycle 328:
$t0 -> 1, 
Completed 7/22

Clock Cycle 329:
$t0 -> 1, 
Completed 8/22

Clock Cycle 330:
$t0 -> 1, 
Completed 9/22

Clock Cycle 331:
$t0 -> 1, 
Completed 10/22

Clock Cycle 332:
$t0 -> 1, 
Completed 11/22

Clock Cycle 333:
$t0 -> 1, 
Completed 12/22

Clock Cycle 334:
$t0 -> 1, 
Completed 13/22

Clock Cycle 335:
$t0 -> 1, 
Completed 14/22

Clock Cycle 336:
$t0 -> 1, 
Completed 15/22

Clock Cycle 337:
$t0 -> 1, 
Completed 16/22

Clock Cycle 338:
$t0 -> 1, 
Completed 17/22

Clock Cycle 339:
$t0 -> 1, 
Completed 18/22

Clock Cycle 340:
$t0 -> 1, 
Completed 19/22

Clock Cycle 341:
$t0 -> 1, 
Completed 20/22

Clock Cycle 342:
$t0 -> 1, 
Completed 21/22

Clock Cycle 343:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3608 0 on Line 39

Clock Cycle 344:
$t0 -> 1, 
Started lw 2572 $t0 on Line 41
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 345:
$t0 -> 1, 
Completed 2/22

Clock Cycle 346:
$t0 -> 1, 
Completed 3/22

Clock Cycle 347:
$t0 -> 1, 
Completed 4/22

Clock Cycle 348:
$t0 -> 1, 
Completed 5/22

Clock Cycle 349:
$t0 -> 1, 
Completed 6/22

Clock Cycle 350:
$t0 -> 1, 
Completed 7/22

Clock Cycle 351:
$t0 -> 1, 
Completed 8/22

Clock Cycle 352:
$t0 -> 1, 
Completed 9/22

Clock Cycle 353:
$t0 -> 1, 
Completed 10/22

Clock Cycle 354:
$t0 -> 1, 
Completed 11/22

Clock Cycle 355:
$t0 -> 1, 
Completed 12/22

Clock Cycle 356:
$t0 -> 1, 
Completed 13/22

Clock Cycle 357:
$t0 -> 1, 
Completed 14/22

Clock Cycle 358:
$t0 -> 1, 
Completed 15/22

Clock Cycle 359:
$t0 -> 1, 
Completed 16/22

Clock Cycle 360:
$t0 -> 1, 
Completed 17/22

Clock Cycle 361:
$t0 -> 1, 
Completed 18/22

Clock Cycle 362:
$t0 -> 1, 
Completed 19/22

Clock Cycle 363:
$t0 -> 1, 
Completed 20/22

Clock Cycle 364:
$t0 -> 1, 
Completed 21/22

Clock Cycle 365:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2572 $t0 on Line 41

Clock Cycle 366:
sw
DRAM Request(Write) Issued for sw 1580 0 on Line 42

Clock Cycle 367:

Started sw 1580 0 on Line 42
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 80 $t2 on Line 43

Clock Cycle 368:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3868 0 on Line 44

Clock Cycle 369:
$t2 -> 1, 
Completed 3/12

Clock Cycle 370:
$t2 -> 1, 
Completed 4/12

Clock Cycle 371:
$t2 -> 1, 
Completed 5/12

Clock Cycle 372:
$t2 -> 1, 
Completed 6/12

Clock Cycle 373:
$t2 -> 1, 
Completed 7/12

Clock Cycle 374:
$t2 -> 1, 
Completed 8/12

Clock Cycle 375:
$t2 -> 1, 
Completed 9/12

Clock Cycle 376:
$t2 -> 1, 
Completed 10/12

Clock Cycle 377:
$t2 -> 1, 
Completed 11/12

Clock Cycle 378:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1580 0 on Line 42

Clock Cycle 379:
$t2 -> 1, 
Started lw 80 $t2 on Line 43
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 380:
$t2 -> 1, 
Completed 2/22

Clock Cycle 381:
$t2 -> 1, 
Completed 3/22

Clock Cycle 382:
$t2 -> 1, 
Completed 4/22

Clock Cycle 383:
$t2 -> 1, 
Completed 5/22

Clock Cycle 384:
$t2 -> 1, 
Completed 6/22

Clock Cycle 385:
$t2 -> 1, 
Completed 7/22

Clock Cycle 386:
$t2 -> 1, 
Completed 8/22

Clock Cycle 387:
$t2 -> 1, 
Completed 9/22

Clock Cycle 388:
$t2 -> 1, 
Completed 10/22

Clock Cycle 389:
$t2 -> 1, 
Completed 11/22

Clock Cycle 390:
$t2 -> 1, 
Completed 12/22

Clock Cycle 391:
$t2 -> 1, 
Completed 13/22

Clock Cycle 392:
$t2 -> 1, 
Completed 14/22

Clock Cycle 393:
$t2 -> 1, 
Completed 15/22

Clock Cycle 394:
$t2 -> 1, 
Completed 16/22

Clock Cycle 395:
$t2 -> 1, 
Completed 17/22

Clock Cycle 396:
$t2 -> 1, 
Completed 18/22

Clock Cycle 397:
$t2 -> 1, 
Completed 19/22

Clock Cycle 398:
$t2 -> 1, 
Completed 20/22

Clock Cycle 399:
$t2 -> 1, 
Completed 21/22

Clock Cycle 400:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 80 $t2 on Line 43

Clock Cycle 401:

Started sw 3868 0 on Line 44
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t0,3800
$t2 = 3800

Clock Cycle 402:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1468 0 on Line 46

Clock Cycle 403:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 964 0 on Line 47

Clock Cycle 404:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3928 3800 on Line 48

Clock Cycle 405:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3320 0 on Line 49

Clock Cycle 406:

Completed 6/12
addi
addi$t1,$t0,3548
$t1 = 3548

Clock Cycle 407:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 3396 2224 on Line 51

Clock Cycle 408:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 3408 3548 on Line 52

Clock Cycle 409:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 2368 2224 on Line 53

Clock Cycle 410:

Completed 10/12
lw
DRAM Request(Read) Issued for lw 1700 $t1 on Line 54

Clock Cycle 411:
$t1 -> 1, 
Completed 11/12

Clock Cycle 412:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3868 0 on Line 44

Clock Cycle 413:
$t1 -> 1, 
Started sw 3928 3800 on Line 48
Completed 1/2

Clock Cycle 414:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3928 3800 on Line 48

Clock Cycle 415:
$t1 -> 1, 
Started sw 3320 0 on Line 49
Completed 1/2

Clock Cycle 416:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3320 0 on Line 49

Clock Cycle 417:
$t1 -> 1, 
Started sw 3396 2224 on Line 51
Completed 1/2

Clock Cycle 418:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3396 2224 on Line 51

Clock Cycle 419:
$t1 -> 1, 
Started sw 3408 3548 on Line 52
Completed 1/2

Clock Cycle 420:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3408 3548 on Line 52

Clock Cycle 421:
$t1 -> 1, 
Started sw 1468 0 on Line 46
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 422:
$t1 -> 1, 
Completed 2/22

Clock Cycle 423:
$t1 -> 1, 
Completed 3/22

Clock Cycle 424:
$t1 -> 1, 
Completed 4/22

Clock Cycle 425:
$t1 -> 1, 
Completed 5/22

Clock Cycle 426:
$t1 -> 1, 
Completed 6/22

Clock Cycle 427:
$t1 -> 1, 
Completed 7/22

Clock Cycle 428:
$t1 -> 1, 
Completed 8/22

Clock Cycle 429:
$t1 -> 1, 
Completed 9/22

Clock Cycle 430:
$t1 -> 1, 
Completed 10/22
Memory at 3396 = 2224
Memory at 3408 = 3548
Memory at 3928 = 3800

Clock Cycle 431:
$t1 -> 1, 
Completed 11/22

Clock Cycle 432:
$t1 -> 1, 
Completed 12/22

Clock Cycle 433:
$t1 -> 1, 
Completed 13/22

Clock Cycle 434:
$t1 -> 1, 
Completed 14/22

Clock Cycle 435:
$t1 -> 1, 
Completed 15/22

Clock Cycle 436:
$t1 -> 1, 
Completed 16/22

Clock Cycle 437:
$t1 -> 1, 
Completed 17/22

Clock Cycle 438:
$t1 -> 1, 
Completed 18/22

Clock Cycle 439:
$t1 -> 1, 
Completed 19/22

Clock Cycle 440:
$t1 -> 1, 
Completed 20/22

Clock Cycle 441:
$t1 -> 1, 
Completed 21/22

Clock Cycle 442:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1468 0 on Line 46

Clock Cycle 443:
$t1 -> 1, 
Started lw 1700 $t1 on Line 54
Completed 1/2

Clock Cycle 444:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1700 $t1 on Line 54

Clock Cycle 445:

Started sw 964 0 on Line 47
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3708 0 on Line 55

Clock Cycle 446:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2356 0 on Line 56

Clock Cycle 447:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2184 0 on Line 57

Clock Cycle 448:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 440 $t0 on Line 58

Clock Cycle 449:
$t0 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2080 0 on Line 59

Clock Cycle 450:
$t0 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 3704 3800 on Line 60

Clock Cycle 451:
$t0 -> 1, 
Completed 7/22

Clock Cycle 452:
$t0 -> 1, 
Completed 8/22

Clock Cycle 453:
$t0 -> 1, 
Completed 9/22

Clock Cycle 454:
$t0 -> 1, 
Completed 10/22

Clock Cycle 455:
$t0 -> 1, 
Completed 11/22

Clock Cycle 456:
$t0 -> 1, 
Completed 12/22

Clock Cycle 457:
$t0 -> 1, 
Completed 13/22

Clock Cycle 458:
$t0 -> 1, 
Completed 14/22

Clock Cycle 459:
$t0 -> 1, 
Completed 15/22

Clock Cycle 460:
$t0 -> 1, 
Completed 16/22

Clock Cycle 461:
$t0 -> 1, 
Completed 17/22

Clock Cycle 462:
$t0 -> 1, 
Completed 18/22

Clock Cycle 463:
$t0 -> 1, 
Completed 19/22

Clock Cycle 464:
$t0 -> 1, 
Completed 20/22

Clock Cycle 465:
$t0 -> 1, 
Completed 21/22

Clock Cycle 466:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 964 0 on Line 47

Clock Cycle 467:
$t0 -> 1, 
Started lw 440 $t0 on Line 58
Completed 1/2

Clock Cycle 468:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 440 $t0 on Line 58

Clock Cycle 469:

Started sw 2368 2224 on Line 53
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t3,$t0,3756
$t3 = 3756

Clock Cycle 470:

Completed 2/22
addi
addi$t0,$t2,2096
$t0 = 5896

Clock Cycle 471:

Completed 3/22
addi
addi$t1,$t1,784
$t1 = 784

Clock Cycle 472:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 660 2224 on Line 64

Clock Cycle 473:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 2976 2224 on Line 65

Clock Cycle 474:

Completed 6/22
addi
addi$t0,$t3,3580
$t0 = 7336

Clock Cycle 475:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 2988 3756 on Line 67

Clock Cycle 476:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 3260 $t3 on Line 68

Clock Cycle 477:
$t3 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 552 784 on Line 69

Clock Cycle 478:
$t3 -> 1, 
Completed 10/22
sw
DRAM Request(Write) Issued for sw 1664 2224 on Line 70

Clock Cycle 479:
$t3 -> 1, 
Completed 11/22
addi
addi$t1,$t2,3620
$t1 = 7420

Clock Cycle 480:
$t3 -> 1, 
Completed 12/22

Clock Cycle 481:
$t3 -> 1, 
Completed 13/22

Clock Cycle 482:
$t3 -> 1, 
Completed 14/22

Clock Cycle 483:
$t3 -> 1, 
Completed 15/22

Clock Cycle 484:
$t3 -> 1, 
Completed 16/22

Clock Cycle 485:
$t3 -> 1, 
Completed 17/22

Clock Cycle 486:
$t3 -> 1, 
Completed 18/22

Clock Cycle 487:
$t3 -> 1, 
Completed 19/22

Clock Cycle 488:
$t3 -> 1, 
Completed 20/22

Clock Cycle 489:
$t3 -> 1, 
Completed 21/22

Clock Cycle 490:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2368 2224 on Line 53

Clock Cycle 491:
$t3 -> 1, 
Started sw 2356 0 on Line 56
Completed 1/2

Clock Cycle 492:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2356 0 on Line 56

Clock Cycle 493:
$t3 -> 1, 
Started sw 2184 0 on Line 57
Completed 1/2

Clock Cycle 494:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2184 0 on Line 57

Clock Cycle 495:
$t3 -> 1, 
Started sw 2080 0 on Line 59
Completed 1/2

Clock Cycle 496:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2080 0 on Line 59

Clock Cycle 497:
$t3 -> 1, 
Started sw 2976 2224 on Line 65
Completed 1/2

Clock Cycle 498:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2976 2224 on Line 65

Clock Cycle 499:
$t3 -> 1, 
Started sw 2988 3756 on Line 67
Completed 1/2

Clock Cycle 500:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2988 3756 on Line 67

Clock Cycle 501:
$t3 -> 1, 
Started sw 3708 0 on Line 55
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 502:
$t3 -> 1, 
Completed 2/22

Clock Cycle 503:
$t3 -> 1, 
Completed 3/22

Clock Cycle 504:
$t3 -> 1, 
Completed 4/22

Clock Cycle 505:
$t3 -> 1, 
Completed 5/22

Clock Cycle 506:
$t3 -> 1, 
Completed 6/22

Clock Cycle 507:
$t3 -> 1, 
Completed 7/22

Clock Cycle 508:
$t3 -> 1, 
Completed 8/22

Clock Cycle 509:
$t3 -> 1, 
Completed 9/22

Clock Cycle 510:
$t3 -> 1, 
Completed 10/22
Memory at 2368 = 2224
Memory at 2976 = 2224
Memory at 2988 = 3756

Clock Cycle 511:
$t3 -> 1, 
Completed 11/22

Clock Cycle 512:
$t3 -> 1, 
Completed 12/22

Clock Cycle 513:
$t3 -> 1, 
Completed 13/22

Clock Cycle 514:
$t3 -> 1, 
Completed 14/22

Clock Cycle 515:
$t3 -> 1, 
Completed 15/22

Clock Cycle 516:
$t3 -> 1, 
Completed 16/22

Clock Cycle 517:
$t3 -> 1, 
Completed 17/22

Clock Cycle 518:
$t3 -> 1, 
Completed 18/22

Clock Cycle 519:
$t3 -> 1, 
Completed 19/22

Clock Cycle 520:
$t3 -> 1, 
Completed 20/22

Clock Cycle 521:
$t3 -> 1, 
Completed 21/22

Clock Cycle 522:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3708 0 on Line 55

Clock Cycle 523:
$t3 -> 1, 
Started sw 3704 3800 on Line 60
Completed 1/2

Clock Cycle 524:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3704 3800 on Line 60

Clock Cycle 525:
$t3 -> 1, 
Started lw 3260 $t3 on Line 68
Completed 1/2

Clock Cycle 526:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3260 $t3 on Line 68

Clock Cycle 527:

Started sw 660 2224 on Line 64
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1960 0 on Line 72

Clock Cycle 528:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1600 $t1 on Line 73

Clock Cycle 529:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 1584 3800 on Line 74

Clock Cycle 530:
$t1 -> 1, 
Completed 4/22
addi
addi$t4,$t3,2356
$t4 = 2356

Clock Cycle 531:
$t1 -> 1, 
Completed 5/22
addi
addi$t2,$t2,828
$t2 = 4628

Clock Cycle 532:
$t1 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 424 $t4 on Line 77

Clock Cycle 533:
$t1 -> 1, $t4 -> 1, 
Completed 7/22
addi
addi$t0,$t3,308
$t0 = 308

Clock Cycle 534:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 535:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 536:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3704 = 3800

Clock Cycle 537:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 538:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 539:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 540:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 541:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 542:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 543:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 544:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 545:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 546:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 547:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 548:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 660 2224 on Line 64

Clock Cycle 549:
$t1 -> 1, $t4 -> 1, 
Started sw 552 784 on Line 69
Completed 1/2

Clock Cycle 550:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 552 784 on Line 69

Clock Cycle 551:
$t1 -> 1, $t4 -> 1, 
Started lw 424 $t4 on Line 77
Completed 1/2

Clock Cycle 552:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 424 $t4 on Line 77

Clock Cycle 553:
$t1 -> 1, 
Started sw 1664 2224 on Line 70
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 92 0 on Line 79

Clock Cycle 554:
$t1 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 980 $t3 on Line 80

Clock Cycle 555:
$t1 -> 1, $t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3180 0 on Line 81

Clock Cycle 556:
$t1 -> 1, $t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1420 308 on Line 82

Clock Cycle 557:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 558:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 559:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 560:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 561:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 562:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 552 = 784
Memory at 660 = 2224

Clock Cycle 563:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 564:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 565:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 566:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 567:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 568:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 569:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 570:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 571:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 572:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 573:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 574:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1664 2224 on Line 70

Clock Cycle 575:
$t1 -> 1, $t3 -> 1, 
Started sw 1960 0 on Line 72
Completed 1/2

Clock Cycle 576:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1960 0 on Line 72

Clock Cycle 577:
$t1 -> 1, $t3 -> 1, 
Started lw 1600 $t1 on Line 73
Completed 1/2

Clock Cycle 578:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1600 $t1 on Line 73

Clock Cycle 579:
$t3 -> 1, 
Started sw 1584 3800 on Line 74
Completed 1/2

Clock Cycle 580:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1584 3800 on Line 74

Clock Cycle 581:
$t3 -> 1, 
Started sw 1420 308 on Line 82
Completed 1/2

Clock Cycle 582:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1420 308 on Line 82

Clock Cycle 583:
$t3 -> 1, 
Started sw 92 0 on Line 79
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 584:
$t3 -> 1, 
Completed 2/22

Clock Cycle 585:
$t3 -> 1, 
Completed 3/22

Clock Cycle 586:
$t3 -> 1, 
Completed 4/22

Clock Cycle 587:
$t3 -> 1, 
Completed 5/22

Clock Cycle 588:
$t3 -> 1, 
Completed 6/22

Clock Cycle 589:
$t3 -> 1, 
Completed 7/22

Clock Cycle 590:
$t3 -> 1, 
Completed 8/22

Clock Cycle 591:
$t3 -> 1, 
Completed 9/22

Clock Cycle 592:
$t3 -> 1, 
Completed 10/22
Memory at 1420 = 308
Memory at 1584 = 3800
Memory at 1664 = 2224

Clock Cycle 593:
$t3 -> 1, 
Completed 11/22

Clock Cycle 594:
$t3 -> 1, 
Completed 12/22

Clock Cycle 595:
$t3 -> 1, 
Completed 13/22

Clock Cycle 596:
$t3 -> 1, 
Completed 14/22

Clock Cycle 597:
$t3 -> 1, 
Completed 15/22

Clock Cycle 598:
$t3 -> 1, 
Completed 16/22

Clock Cycle 599:
$t3 -> 1, 
Completed 17/22

Clock Cycle 600:
$t3 -> 1, 
Completed 18/22

Clock Cycle 601:
$t3 -> 1, 
Completed 19/22

Clock Cycle 602:
$t3 -> 1, 
Completed 20/22

Clock Cycle 603:
$t3 -> 1, 
Completed 21/22

Clock Cycle 604:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 92 0 on Line 79

Clock Cycle 605:
$t3 -> 1, 
Started lw 980 $t3 on Line 80
Completed 1/2

Clock Cycle 606:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 980 $t3 on Line 80

Clock Cycle 607:

Started sw 3180 0 on Line 81
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3952 0 on Line 83

Clock Cycle 608:

Completed 2/22
addi
addi$t3,$t2,3368
$t3 = 7996

Clock Cycle 609:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2188 0 on Line 85

Clock Cycle 610:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 720 $t1 on Line 86

Clock Cycle 611:
$t1 -> 1, 
Completed 5/22

Clock Cycle 612:
$t1 -> 1, 
Completed 6/22

Clock Cycle 613:
$t1 -> 1, 
Completed 7/22

Clock Cycle 614:
$t1 -> 1, 
Completed 8/22

Clock Cycle 615:
$t1 -> 1, 
Completed 9/22

Clock Cycle 616:
$t1 -> 1, 
Completed 10/22

Clock Cycle 617:
$t1 -> 1, 
Completed 11/22

Clock Cycle 618:
$t1 -> 1, 
Completed 12/22

Clock Cycle 619:
$t1 -> 1, 
Completed 13/22

Clock Cycle 620:
$t1 -> 1, 
Completed 14/22

Clock Cycle 621:
$t1 -> 1, 
Completed 15/22

Clock Cycle 622:
$t1 -> 1, 
Completed 16/22

Clock Cycle 623:
$t1 -> 1, 
Completed 17/22

Clock Cycle 624:
$t1 -> 1, 
Completed 18/22

Clock Cycle 625:
$t1 -> 1, 
Completed 19/22

Clock Cycle 626:
$t1 -> 1, 
Completed 20/22

Clock Cycle 627:
$t1 -> 1, 
Completed 21/22

Clock Cycle 628:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3180 0 on Line 81

Clock Cycle 629:
$t1 -> 1, 
Started sw 3952 0 on Line 83
Completed 1/2

Clock Cycle 630:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3952 0 on Line 83

Clock Cycle 631:
$t1 -> 1, 
Started sw 2188 0 on Line 85
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 632:
$t1 -> 1, 
Completed 2/22

Clock Cycle 633:
$t1 -> 1, 
Completed 3/22

Clock Cycle 634:
$t1 -> 1, 
Completed 4/22

Clock Cycle 635:
$t1 -> 1, 
Completed 5/22

Clock Cycle 636:
$t1 -> 1, 
Completed 6/22

Clock Cycle 637:
$t1 -> 1, 
Completed 7/22

Clock Cycle 638:
$t1 -> 1, 
Completed 8/22

Clock Cycle 639:
$t1 -> 1, 
Completed 9/22

Clock Cycle 640:
$t1 -> 1, 
Completed 10/22

Clock Cycle 641:
$t1 -> 1, 
Completed 11/22

Clock Cycle 642:
$t1 -> 1, 
Completed 12/22

Clock Cycle 643:
$t1 -> 1, 
Completed 13/22

Clock Cycle 644:
$t1 -> 1, 
Completed 14/22

Clock Cycle 645:
$t1 -> 1, 
Completed 15/22

Clock Cycle 646:
$t1 -> 1, 
Completed 16/22

Clock Cycle 647:
$t1 -> 1, 
Completed 17/22

Clock Cycle 648:
$t1 -> 1, 
Completed 18/22

Clock Cycle 649:
$t1 -> 1, 
Completed 19/22

Clock Cycle 650:
$t1 -> 1, 
Completed 20/22

Clock Cycle 651:
$t1 -> 1, 
Completed 21/22

Clock Cycle 652:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2188 0 on Line 85

Clock Cycle 653:
$t1 -> 1, 
Started lw 720 $t1 on Line 86
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 654:
$t1 -> 1, 
Completed 2/22

Clock Cycle 655:
$t1 -> 1, 
Completed 3/22

Clock Cycle 656:
$t1 -> 1, 
Completed 4/22

Clock Cycle 657:
$t1 -> 1, 
Completed 5/22

Clock Cycle 658:
$t1 -> 1, 
Completed 6/22

Clock Cycle 659:
$t1 -> 1, 
Completed 7/22

Clock Cycle 660:
$t1 -> 1, 
Completed 8/22

Clock Cycle 661:
$t1 -> 1, 
Completed 9/22

Clock Cycle 662:
$t1 -> 1, 
Completed 10/22

Clock Cycle 663:
$t1 -> 1, 
Completed 11/22

Clock Cycle 664:
$t1 -> 1, 
Completed 12/22

Clock Cycle 665:
$t1 -> 1, 
Completed 13/22

Clock Cycle 666:
$t1 -> 1, 
Completed 14/22

Clock Cycle 667:
$t1 -> 1, 
Completed 15/22

Clock Cycle 668:
$t1 -> 1, 
Completed 16/22

Clock Cycle 669:
$t1 -> 1, 
Completed 17/22

Clock Cycle 670:
$t1 -> 1, 
Completed 18/22

Clock Cycle 671:
$t1 -> 1, 
Completed 19/22

Clock Cycle 672:
$t1 -> 1, 
Completed 20/22

Clock Cycle 673:
$t1 -> 1, 
Completed 21/22

Clock Cycle 674:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 720 $t1 on Line 86

Clock Cycle 675:
addi
addi$t1,$t2,2576
$t1 = 7204

Clock Cycle 676:
sw
DRAM Request(Write) Issued for sw 956 7204 on Line 88

Clock Cycle 677:

Started sw 956 7204 on Line 88
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2620 $t0 on Line 89

Clock Cycle 678:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 956 7204 on Line 88
sw
DRAM Request(Write) Issued for sw 2204 0 on Line 90

Clock Cycle 679:
$t0 -> 1, 
Started lw 2620 $t0 on Line 89
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 680:
$t0 -> 1, 
Completed 2/22

Clock Cycle 681:
$t0 -> 1, 
Completed 3/22

Clock Cycle 682:
$t0 -> 1, 
Completed 4/22

Clock Cycle 683:
$t0 -> 1, 
Completed 5/22

Clock Cycle 684:
$t0 -> 1, 
Completed 6/22

Clock Cycle 685:
$t0 -> 1, 
Completed 7/22

Clock Cycle 686:
$t0 -> 1, 
Completed 8/22

Clock Cycle 687:
$t0 -> 1, 
Completed 9/22

Clock Cycle 688:
$t0 -> 1, 
Completed 10/22
Memory at 956 = 7204

Clock Cycle 689:
$t0 -> 1, 
Completed 11/22

Clock Cycle 690:
$t0 -> 1, 
Completed 12/22

Clock Cycle 691:
$t0 -> 1, 
Completed 13/22

Clock Cycle 692:
$t0 -> 1, 
Completed 14/22

Clock Cycle 693:
$t0 -> 1, 
Completed 15/22

Clock Cycle 694:
$t0 -> 1, 
Completed 16/22

Clock Cycle 695:
$t0 -> 1, 
Completed 17/22

Clock Cycle 696:
$t0 -> 1, 
Completed 18/22

Clock Cycle 697:
$t0 -> 1, 
Completed 19/22

Clock Cycle 698:
$t0 -> 1, 
Completed 20/22

Clock Cycle 699:
$t0 -> 1, 
Completed 21/22

Clock Cycle 700:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2620 $t0 on Line 89

Clock Cycle 701:

Started sw 2204 0 on Line 90
Completed 1/2
addi
addi$t0,$t2,104
$t0 = 4732

Clock Cycle 702:

Completed 2/2
Finished Instruction sw 2204 0 on Line 90
lw
DRAM Request(Read) Issued for lw 2048 $t1 on Line 92

Clock Cycle 703:
$t1 -> 1, 
Started lw 2048 $t1 on Line 92
Completed 1/2

Clock Cycle 704:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2048 $t1 on Line 92

Clock Cycle 705:
lw
DRAM Request(Read) Issued for lw 532 $t1 on Line 93

Clock Cycle 706:
$t1 -> 1, 
Started lw 532 $t1 on Line 93
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t2,1372
$t4 = 6000

Clock Cycle 707:
$t1 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 988 $t2 on Line 95

Clock Cycle 708:
$t1 -> 1, $t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 696 $t4 on Line 96

Clock Cycle 709:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 710:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 711:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 712:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 713:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 714:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 715:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 716:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 717:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 718:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 719:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 720:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 721:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 722:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 723:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 724:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 725:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 726:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 727:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 532 $t1 on Line 93

Clock Cycle 728:
$t2 -> 1, $t4 -> 1, 
Started lw 988 $t2 on Line 95
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2996 0 on Line 97

Clock Cycle 729:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 988 $t2 on Line 95

Clock Cycle 730:
$t4 -> 1, 
Started lw 696 $t4 on Line 96
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3764 0 on Line 98

Clock Cycle 731:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 696 $t4 on Line 96
lw
DRAM Request(Read) Issued for lw 3672 $t2 on Line 99

Clock Cycle 732:
$t2 -> 1, 
Started sw 2996 0 on Line 97
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 733:
$t2 -> 1, 
Completed 2/12

Clock Cycle 734:
$t2 -> 1, 
Completed 3/12

Clock Cycle 735:
$t2 -> 1, 
Completed 4/12

Clock Cycle 736:
$t2 -> 1, 
Completed 5/12

Clock Cycle 737:
$t2 -> 1, 
Completed 6/12

Clock Cycle 738:
$t2 -> 1, 
Completed 7/12

Clock Cycle 739:
$t2 -> 1, 
Completed 8/12

Clock Cycle 740:
$t2 -> 1, 
Completed 9/12

Clock Cycle 741:
$t2 -> 1, 
Completed 10/12

Clock Cycle 742:
$t2 -> 1, 
Completed 11/12

Clock Cycle 743:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2996 0 on Line 97

Clock Cycle 744:
$t2 -> 1, 
Started sw 3764 0 on Line 98
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 745:
$t2 -> 1, 
Completed 2/22

Clock Cycle 746:
$t2 -> 1, 
Completed 3/22

Clock Cycle 747:
$t2 -> 1, 
Completed 4/22

Clock Cycle 748:
$t2 -> 1, 
Completed 5/22

Clock Cycle 749:
$t2 -> 1, 
Completed 6/22

Clock Cycle 750:
$t2 -> 1, 
Completed 7/22

Clock Cycle 751:
$t2 -> 1, 
Completed 8/22

Clock Cycle 752:
$t2 -> 1, 
Completed 9/22

Clock Cycle 753:
$t2 -> 1, 
Completed 10/22

Clock Cycle 754:
$t2 -> 1, 
Completed 11/22

Clock Cycle 755:
$t2 -> 1, 
Completed 12/22

Clock Cycle 756:
$t2 -> 1, 
Completed 13/22

Clock Cycle 757:
$t2 -> 1, 
Completed 14/22

Clock Cycle 758:
$t2 -> 1, 
Completed 15/22

Clock Cycle 759:
$t2 -> 1, 
Completed 16/22

Clock Cycle 760:
$t2 -> 1, 
Completed 17/22

Clock Cycle 761:
$t2 -> 1, 
Completed 18/22

Clock Cycle 762:
$t2 -> 1, 
Completed 19/22

Clock Cycle 763:
$t2 -> 1, 
Completed 20/22

Clock Cycle 764:
$t2 -> 1, 
Completed 21/22

Clock Cycle 765:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3764 0 on Line 98

Clock Cycle 766:
$t2 -> 1, 
Started lw 3672 $t2 on Line 99
Completed 1/2

Clock Cycle 767:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3672 $t2 on Line 99

Clock Cycle 768:
addi
addi$t0,$t2,3480
$t0 = 3480

Clock Cycle 769:
addi
addi$t4,$t3,1808
$t4 = 9804

Clock Cycle 770:
sw
DRAM Request(Write) Issued for sw 484 0 on Line 102

Clock Cycle 771:

Started sw 484 0 on Line 102
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t4,3936
$t4 = 13740

Clock Cycle 772:

Completed 2/22
addi
addi$t2,$t3,2376
$t2 = 10372

Clock Cycle 773:

Completed 3/22
addi
addi$t2,$t2,3048
$t2 = 13420

Clock Cycle 774:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 980 $t3 on Line 106

Clock Cycle 775:
$t3 -> 1, 
Completed 5/22

Clock Cycle 776:
$t3 -> 1, 
Completed 6/22

Clock Cycle 777:
$t3 -> 1, 
Completed 7/22

Clock Cycle 778:
$t3 -> 1, 
Completed 8/22

Clock Cycle 779:
$t3 -> 1, 
Completed 9/22

Clock Cycle 780:
$t3 -> 1, 
Completed 10/22

Clock Cycle 781:
$t3 -> 1, 
Completed 11/22

Clock Cycle 782:
$t3 -> 1, 
Completed 12/22

Clock Cycle 783:
$t3 -> 1, 
Completed 13/22

Clock Cycle 784:
$t3 -> 1, 
Completed 14/22

Clock Cycle 785:
$t3 -> 1, 
Completed 15/22

Clock Cycle 786:
$t3 -> 1, 
Completed 16/22

Clock Cycle 787:
$t3 -> 1, 
Completed 17/22

Clock Cycle 788:
$t3 -> 1, 
Completed 18/22

Clock Cycle 789:
$t3 -> 1, 
Completed 19/22

Clock Cycle 790:
$t3 -> 1, 
Completed 20/22

Clock Cycle 791:
$t3 -> 1, 
Completed 21/22

Clock Cycle 792:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 484 0 on Line 102

Clock Cycle 793:
$t3 -> 1, 
Started lw 980 $t3 on Line 106
Completed 1/2

Clock Cycle 794:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 980 $t3 on Line 106

Clock Cycle 795:
addi
addi$t3,$t4,2468
$t3 = 16208

Clock Cycle 796:
lw
DRAM Request(Read) Issued for lw 2228 $t0 on Line 108

Clock Cycle 797:
$t0 -> 1, 
Started lw 2228 $t0 on Line 108
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1660 $t4 on Line 109

Clock Cycle 798:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 799:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 800:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 801:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 802:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 803:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 804:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 805:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 806:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 807:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 808:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 809:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 810:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 811:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 812:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 813:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 814:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 815:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 816:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 817:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 818:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2228 $t0 on Line 108

Clock Cycle 819:
$t4 -> 1, 
Started lw 1660 $t4 on Line 109
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 820:
$t4 -> 1, 
Completed 2/12

Clock Cycle 821:
$t4 -> 1, 
Completed 3/12

Clock Cycle 822:
$t4 -> 1, 
Completed 4/12

Clock Cycle 823:
$t4 -> 1, 
Completed 5/12

Clock Cycle 824:
$t4 -> 1, 
Completed 6/12

Clock Cycle 825:
$t4 -> 1, 
Completed 7/12

Clock Cycle 826:
$t4 -> 1, 
Completed 8/12

Clock Cycle 827:
$t4 -> 1, 
Completed 9/12

Clock Cycle 828:
$t4 -> 1, 
Completed 10/12

Clock Cycle 829:
$t4 -> 1, 
Completed 11/12

Clock Cycle 830:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1660 $t4 on Line 109

Clock Cycle 831:
addi
addi$t4,$t0,28
$t4 = 28

Clock Cycle 832:
sw
DRAM Request(Write) Issued for sw 304 0 on Line 111

Clock Cycle 833:

Started sw 304 0 on Line 111
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2608 $t1 on Line 112

Clock Cycle 834:
$t1 -> 1, 
Completed 2/12
addi
addi$t0,$t4,1140
$t0 = 1168

Clock Cycle 835:
$t1 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2176 $t3 on Line 114

Clock Cycle 836:
$t1 -> 1, $t3 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1212 1168 on Line 115

Clock Cycle 837:
$t1 -> 1, $t3 -> 1, 
Completed 5/12
addi
addi$t2,$t2,236
$t2 = 13656

Clock Cycle 838:
$t1 -> 1, $t3 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3308 $t0 on Line 117

Clock Cycle 839:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 840:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 841:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 842:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 843:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 844:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 304 0 on Line 111

Clock Cycle 845:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 2608 $t1 on Line 112
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 846:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 847:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 848:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 849:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 850:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 851:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 852:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 853:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 854:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 855:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 856:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 857:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 858:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 859:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 860:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 861:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 862:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 863:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 864:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 865:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 866:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2608 $t1 on Line 112

Clock Cycle 867:
$t0 -> 1, $t3 -> 1, 
Started lw 2176 $t3 on Line 114
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3052 $t1 on Line 118

Clock Cycle 868:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2176 $t3 on Line 114

Clock Cycle 869:
$t0 -> 1, $t1 -> 1, 
Started lw 3052 $t1 on Line 118
Completed 1/2

Clock Cycle 870:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3052 $t1 on Line 118

Clock Cycle 871:
$t0 -> 1, 
Started sw 1212 1168 on Line 115
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 872:
$t0 -> 1, 
Completed 2/12

Clock Cycle 873:
$t0 -> 1, 
Completed 3/12

Clock Cycle 874:
$t0 -> 1, 
Completed 4/12

Clock Cycle 875:
$t0 -> 1, 
Completed 5/12

Clock Cycle 876:
$t0 -> 1, 
Completed 6/12

Clock Cycle 877:
$t0 -> 1, 
Completed 7/12

Clock Cycle 878:
$t0 -> 1, 
Completed 8/12

Clock Cycle 879:
$t0 -> 1, 
Completed 9/12

Clock Cycle 880:
$t0 -> 1, 
Completed 10/12

Clock Cycle 881:
$t0 -> 1, 
Completed 11/12

Clock Cycle 882:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1212 1168 on Line 115

Clock Cycle 883:
$t0 -> 1, 
Started lw 3308 $t0 on Line 117
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 884:
$t0 -> 1, 
Completed 2/22

Clock Cycle 885:
$t0 -> 1, 
Completed 3/22

Clock Cycle 886:
$t0 -> 1, 
Completed 4/22

Clock Cycle 887:
$t0 -> 1, 
Completed 5/22

Clock Cycle 888:
$t0 -> 1, 
Completed 6/22

Clock Cycle 889:
$t0 -> 1, 
Completed 7/22

Clock Cycle 890:
$t0 -> 1, 
Completed 8/22

Clock Cycle 891:
$t0 -> 1, 
Completed 9/22

Clock Cycle 892:
$t0 -> 1, 
Completed 10/22
Memory at 1212 = 1168

Clock Cycle 893:
$t0 -> 1, 
Completed 11/22

Clock Cycle 894:
$t0 -> 1, 
Completed 12/22

Clock Cycle 895:
$t0 -> 1, 
Completed 13/22

Clock Cycle 896:
$t0 -> 1, 
Completed 14/22

Clock Cycle 897:
$t0 -> 1, 
Completed 15/22

Clock Cycle 898:
$t0 -> 1, 
Completed 16/22

Clock Cycle 899:
$t0 -> 1, 
Completed 17/22

Clock Cycle 900:
$t0 -> 1, 
Completed 18/22

Clock Cycle 901:
$t0 -> 1, 
Completed 19/22

Clock Cycle 902:
$t0 -> 1, 
Completed 20/22

Clock Cycle 903:
$t0 -> 1, 
Completed 21/22

Clock Cycle 904:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3308 $t0 on Line 117

Clock Cycle 905:
lw
DRAM Request(Read) Issued for lw 952 $t0 on Line 119

Clock Cycle 906:
$t0 -> 1, 
Started lw 952 $t0 on Line 119
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 540 28 on Line 120

Clock Cycle 907:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3976 0 on Line 121

Clock Cycle 908:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3608 0 on Line 122

Clock Cycle 909:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1532 0 on Line 123

Clock Cycle 910:
$t0 -> 1, 
Completed 5/12
addi
addi$t3,$t4,2400
$t3 = 2428

Clock Cycle 911:
$t0 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 2376 $t4 on Line 125

Clock Cycle 912:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 913:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 914:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 915:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 916:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 917:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 952 $t0 on Line 119

Clock Cycle 918:
$t4 -> 1, 
Started sw 540 28 on Line 120
Completed 1/2

Clock Cycle 919:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 540 28 on Line 120

Clock Cycle 920:
$t4 -> 1, 
Started sw 3976 0 on Line 121
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 921:
$t4 -> 1, 
Completed 2/22

Clock Cycle 922:
$t4 -> 1, 
Completed 3/22

Clock Cycle 923:
$t4 -> 1, 
Completed 4/22

Clock Cycle 924:
$t4 -> 1, 
Completed 5/22

Clock Cycle 925:
$t4 -> 1, 
Completed 6/22

Clock Cycle 926:
$t4 -> 1, 
Completed 7/22

Clock Cycle 927:
$t4 -> 1, 
Completed 8/22

Clock Cycle 928:
$t4 -> 1, 
Completed 9/22

Clock Cycle 929:
$t4 -> 1, 
Completed 10/22
Memory at 540 = 28

Clock Cycle 930:
$t4 -> 1, 
Completed 11/22

Clock Cycle 931:
$t4 -> 1, 
Completed 12/22

Clock Cycle 932:
$t4 -> 1, 
Completed 13/22

Clock Cycle 933:
$t4 -> 1, 
Completed 14/22

Clock Cycle 934:
$t4 -> 1, 
Completed 15/22

Clock Cycle 935:
$t4 -> 1, 
Completed 16/22

Clock Cycle 936:
$t4 -> 1, 
Completed 17/22

Clock Cycle 937:
$t4 -> 1, 
Completed 18/22

Clock Cycle 938:
$t4 -> 1, 
Completed 19/22

Clock Cycle 939:
$t4 -> 1, 
Completed 20/22

Clock Cycle 940:
$t4 -> 1, 
Completed 21/22

Clock Cycle 941:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3976 0 on Line 121

Clock Cycle 942:
$t4 -> 1, 
Started sw 3608 0 on Line 122
Completed 1/2

Clock Cycle 943:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3608 0 on Line 122

Clock Cycle 944:
$t4 -> 1, 
Started sw 1532 0 on Line 123
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 945:
$t4 -> 1, 
Completed 2/22

Clock Cycle 946:
$t4 -> 1, 
Completed 3/22

Clock Cycle 947:
$t4 -> 1, 
Completed 4/22

Clock Cycle 948:
$t4 -> 1, 
Completed 5/22

Clock Cycle 949:
$t4 -> 1, 
Completed 6/22

Clock Cycle 950:
$t4 -> 1, 
Completed 7/22

Clock Cycle 951:
$t4 -> 1, 
Completed 8/22

Clock Cycle 952:
$t4 -> 1, 
Completed 9/22

Clock Cycle 953:
$t4 -> 1, 
Completed 10/22

Clock Cycle 954:
$t4 -> 1, 
Completed 11/22

Clock Cycle 955:
$t4 -> 1, 
Completed 12/22

Clock Cycle 956:
$t4 -> 1, 
Completed 13/22

Clock Cycle 957:
$t4 -> 1, 
Completed 14/22

Clock Cycle 958:
$t4 -> 1, 
Completed 15/22

Clock Cycle 959:
$t4 -> 1, 
Completed 16/22

Clock Cycle 960:
$t4 -> 1, 
Completed 17/22

Clock Cycle 961:
$t4 -> 1, 
Completed 18/22

Clock Cycle 962:
$t4 -> 1, 
Completed 19/22

Clock Cycle 963:
$t4 -> 1, 
Completed 20/22

Clock Cycle 964:
$t4 -> 1, 
Completed 21/22

Clock Cycle 965:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1532 0 on Line 123

Clock Cycle 966:
$t4 -> 1, 
Started lw 2376 $t4 on Line 125
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 967:
$t4 -> 1, 
Completed 2/22

Clock Cycle 968:
$t4 -> 1, 
Completed 3/22

Clock Cycle 969:
$t4 -> 1, 
Completed 4/22

Clock Cycle 970:
$t4 -> 1, 
Completed 5/22

Clock Cycle 971:
$t4 -> 1, 
Completed 6/22

Clock Cycle 972:
$t4 -> 1, 
Completed 7/22

Clock Cycle 973:
$t4 -> 1, 
Completed 8/22

Clock Cycle 974:
$t4 -> 1, 
Completed 9/22

Clock Cycle 975:
$t4 -> 1, 
Completed 10/22

Clock Cycle 976:
$t4 -> 1, 
Completed 11/22

Clock Cycle 977:
$t4 -> 1, 
Completed 12/22

Clock Cycle 978:
$t4 -> 1, 
Completed 13/22

Clock Cycle 979:
$t4 -> 1, 
Completed 14/22

Clock Cycle 980:
$t4 -> 1, 
Completed 15/22

Clock Cycle 981:
$t4 -> 1, 
Completed 16/22

Clock Cycle 982:
$t4 -> 1, 
Completed 17/22

Clock Cycle 983:
$t4 -> 1, 
Completed 18/22

Clock Cycle 984:
$t4 -> 1, 
Completed 19/22

Clock Cycle 985:
$t4 -> 1, 
Completed 20/22

Clock Cycle 986:
$t4 -> 1, 
Completed 21/22

Clock Cycle 987:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2376 $t4 on Line 125

Clock Cycle 988:
sw
DRAM Request(Write) Issued for sw 3336 0 on Line 126

Clock Cycle 989:

Started sw 3336 0 on Line 126
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t2,896
$t1 = 14552

Clock Cycle 990:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 60 $t1 on Line 128

Clock Cycle 991:
$t1 -> 1, 
Completed 3/12

Clock Cycle 992:
$t1 -> 1, 
Completed 4/12

Clock Cycle 993:
$t1 -> 1, 
Completed 5/12

Clock Cycle 994:
$t1 -> 1, 
Completed 6/12

Clock Cycle 995:
$t1 -> 1, 
Completed 7/12

Clock Cycle 996:
$t1 -> 1, 
Completed 8/12

Clock Cycle 997:
$t1 -> 1, 
Completed 9/12

Clock Cycle 998:
$t1 -> 1, 
Completed 10/12

Clock Cycle 999:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1000:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3336 0 on Line 126

Clock Cycle 1001:
$t1 -> 1, 
Started lw 60 $t1 on Line 128
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1002:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1003:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1004:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1005:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1006:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1007:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1008:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1009:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1010:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1011:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1012:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1013:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1014:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1015:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1016:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1017:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1018:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1019:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1020:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1021:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1022:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 60 $t1 on Line 128

Clock Cycle 1023:
addi
addi$t3,$t1,3304
$t3 = 3304

Clock Cycle 1024:
sw
DRAM Request(Write) Issued for sw 3236 0 on Line 130

Clock Cycle 1025:

Started sw 3236 0 on Line 130
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 84 0 on Line 131

Clock Cycle 1026:

Completed 2/12
addi
addi$t1,$t3,436
$t1 = 3740

Clock Cycle 1027:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2616 $t1 on Line 133

Clock Cycle 1028:
$t1 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1040 $t2 on Line 134

Clock Cycle 1029:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 1030:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 1031:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 1032:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 1033:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 1034:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 1035:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 1036:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 3236 0 on Line 130

Clock Cycle 1037:
$t1 -> 1, $t2 -> 1, 
Started sw 84 0 on Line 131
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1038:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1039:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1040:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1041:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1042:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1043:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1044:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1045:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1046:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 1047:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1048:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1049:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1050:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1051:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1052:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1053:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1054:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1055:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1056:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1057:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1058:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 84 0 on Line 131

Clock Cycle 1059:
$t1 -> 1, $t2 -> 1, 
Started lw 2616 $t1 on Line 133
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1060:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1061:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1062:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1063:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1064:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1065:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1066:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1067:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1068:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 1069:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1070:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1071:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1072:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1073:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1074:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1075:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1076:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1077:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1078:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1079:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1080:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2616 $t1 on Line 133

Clock Cycle 1081:
$t2 -> 1, 
Started lw 1040 $t2 on Line 134
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1082:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1083:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1084:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1085:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1086:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1087:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1088:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1089:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1090:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1091:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1092:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1040 $t2 on Line 134

Clock Cycle 1093:
lw
DRAM Request(Read) Issued for lw 3348 $t2 on Line 135

Clock Cycle 1094:
$t2 -> 1, 
Started lw 3348 $t2 on Line 135
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1095:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1096:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1097:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1098:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1099:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1100:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1101:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1102:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1103:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1104:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1105:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3348 $t2 on Line 135

Clock Cycle 1106:
sw
DRAM Request(Write) Issued for sw 2392 0 on Line 136

Clock Cycle 1107:

Started sw 2392 0 on Line 136
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 748 3304 on Line 137

Clock Cycle 1108:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2324 $t3 on Line 138

Clock Cycle 1109:
$t3 -> 1, 
Completed 3/12
addi
addi$t1,$t0,664
$t1 = 664

Clock Cycle 1110:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3004 $t0 on Line 140

Clock Cycle 1111:
$t0 -> 1, $t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1616 $t4 on Line 141

Clock Cycle 1112:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 2496 664 on Line 142

Clock Cycle 1113:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12
addi
addi$t1,$t1,760
$t1 = 1424

Clock Cycle 1114:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1115:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1116:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1117:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1118:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2392 0 on Line 136

Clock Cycle 1119:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 2324 $t3 on Line 138
Completed 1/2

Clock Cycle 1120:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2324 $t3 on Line 138

Clock Cycle 1121:
$t0 -> 1, $t4 -> 1, 
Started lw 3004 $t0 on Line 140
Completed 1/2

Clock Cycle 1122:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3004 $t0 on Line 140

Clock Cycle 1123:
$t4 -> 1, 
Started sw 2496 664 on Line 142
Completed 1/2

Clock Cycle 1124:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2496 664 on Line 142

Clock Cycle 1125:
$t4 -> 1, 
Started sw 748 3304 on Line 137
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1126:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1127:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1128:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1129:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1130:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1131:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1132:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1133:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1134:
$t4 -> 1, 
Completed 10/22
Memory at 2496 = 664

Clock Cycle 1135:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1136:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1137:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1138:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1139:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1140:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1141:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1142:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1143:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1144:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1145:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1146:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 748 3304 on Line 137

Clock Cycle 1147:
$t4 -> 1, 
Started lw 1616 $t4 on Line 141
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1148:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1149:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1150:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1151:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1152:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1153:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1154:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1155:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1156:
$t4 -> 1, 
Completed 10/22
Memory at 748 = 3304

Clock Cycle 1157:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1158:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1159:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1160:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1161:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1162:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1163:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1164:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1165:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1166:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1167:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1168:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1616 $t4 on Line 141

Clock Cycle 1169:
addi
addi$t3,$t4,2880
$t3 = 2880

Clock Cycle 1170:
addi
addi$t1,$t1,1748
$t1 = 3172

Clock Cycle 1171:
sw
DRAM Request(Write) Issued for sw 1456 3172 on Line 146

Clock Cycle 1172:

Started sw 1456 3172 on Line 146
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1112 $t3 on Line 147

Clock Cycle 1173:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1456 3172 on Line 146
sw
DRAM Request(Write) Issued for sw 344 3172 on Line 148

Clock Cycle 1174:
$t3 -> 1, 
Started lw 1112 $t3 on Line 147
Completed 1/2

Clock Cycle 1175:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1112 $t3 on Line 147

Clock Cycle 1176:

Started sw 344 3172 on Line 148
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 16 0 on Line 149

Clock Cycle 1177:

Completed 2/22
addi
addi$t0,$t3,2076
$t0 = 2076

Clock Cycle 1178:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 3864 0 on Line 151

Clock Cycle 1179:

Completed 4/22
addi
addi$t3,$t3,1996
$t3 = 1996

Clock Cycle 1180:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 3472 0 on Line 153

Clock Cycle 1181:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 2696 0 on Line 154

Clock Cycle 1182:

Completed 7/22
addi
addi$t0,$t1,236
$t0 = 3408

Clock Cycle 1183:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 2068 0 on Line 156

Clock Cycle 1184:

Completed 9/22
sw
DRAM Request(Write) Issued for sw 648 0 on Line 157

Clock Cycle 1185:

Completed 10/22
Memory at 1456 = 3172
addi
addi$t4,$t2,2920
$t4 = 2920

Clock Cycle 1186:

Completed 11/22
addi
addi$t1,$t1,988
$t1 = 4160

Clock Cycle 1187:

Completed 12/22
lw
DRAM Request(Read) Issued for lw 1648 $t2 on Line 160

Clock Cycle 1188:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1189:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1190:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1191:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1192:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1193:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1194:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1195:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1196:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1197:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 344 3172 on Line 148

Clock Cycle 1198:
$t2 -> 1, 
Started sw 16 0 on Line 149
Completed 1/2

Clock Cycle 1199:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 16 0 on Line 149

Clock Cycle 1200:
$t2 -> 1, 
Started sw 648 0 on Line 157
Completed 1/2

Clock Cycle 1201:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 648 0 on Line 157

Clock Cycle 1202:
$t2 -> 1, 
Started sw 3864 0 on Line 151
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1203:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1204:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1205:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1206:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1207:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1208:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1209:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1210:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1211:
$t2 -> 1, 
Completed 10/22
Memory at 344 = 3172

Clock Cycle 1212:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1213:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1214:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1215:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1216:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1217:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1218:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1219:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1220:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1221:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1222:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1223:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3864 0 on Line 151

Clock Cycle 1224:
$t2 -> 1, 
Started sw 3472 0 on Line 153
Completed 1/2

Clock Cycle 1225:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3472 0 on Line 153

Clock Cycle 1226:
$t2 -> 1, 
Started sw 2696 0 on Line 154
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1227:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1228:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1229:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1230:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1231:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1232:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1233:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1234:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1235:
$t2 -> 1, 
Completed 10/22

Clock Cycle 1236:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1237:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1238:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1239:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1240:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1241:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1242:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1243:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1244:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1245:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1246:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1247:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2696 0 on Line 154

Clock Cycle 1248:
$t2 -> 1, 
Started sw 2068 0 on Line 156
Completed 1/2

Clock Cycle 1249:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2068 0 on Line 156

Clock Cycle 1250:
$t2 -> 1, 
Started lw 1648 $t2 on Line 160
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1251:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1252:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1253:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1254:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1255:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1256:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1257:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1258:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1259:
$t2 -> 1, 
Completed 10/22

Clock Cycle 1260:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1261:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1262:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1263:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1264:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1265:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1266:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1267:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1268:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1269:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1270:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1271:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1648 $t2 on Line 160

Clock Cycle 1272:
addi
addi$t2,$t3,2212
$t2 = 4208

Clock Cycle 1273:
lw
DRAM Request(Read) Issued for lw 56 $t1 on Line 162

Clock Cycle 1274:
$t1 -> 1, 
Started lw 56 $t1 on Line 162
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 1275:
$t1 -> 1, 
Completed 2/12

Clock Cycle 1276:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1277:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1278:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1279:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1280:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1281:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1282:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1283:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1284:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1285:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 56 $t1 on Line 162

Clock Cycle 1286:
addi
addi$t3,$t1,2248
$t3 = 2248

Clock Cycle 1287:
lw
DRAM Request(Read) Issued for lw 2408 $t0 on Line 164

Clock Cycle 1288:
$t0 -> 1, 
Started lw 2408 $t0 on Line 164
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2508 2248 on Line 165

Clock Cycle 1289:
$t0 -> 1, 
Completed 2/12
addi
addi$t4,$t4,3604
$t4 = 6524

Clock Cycle 1290:
$t0 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 248 $t2 on Line 167

Clock Cycle 1291:
$t0 -> 1, $t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 884 $t3 on Line 168

Clock Cycle 1292:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1128 $t4 on Line 169

Clock Cycle 1293:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1294:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1295:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1296:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1297:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1298:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1299:
$t0 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2408 $t0 on Line 164

Clock Cycle 1300:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2508 2248 on Line 165
Completed 1/2

Clock Cycle 1301:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2508 2248 on Line 165

Clock Cycle 1302:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 248 $t2 on Line 167
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1303:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1304:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1305:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1306:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1307:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1308:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1309:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1310:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1311:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2508 = 2248

Clock Cycle 1312:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1313:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1314:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1315:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1316:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1317:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1318:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1319:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1320:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1321:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1322:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1323:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 248 $t2 on Line 167

Clock Cycle 1324:
$t3 -> 1, $t4 -> 1, 
Started lw 884 $t3 on Line 168
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3684 $t2 on Line 170

Clock Cycle 1325:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 884 $t3 on Line 168

Clock Cycle 1326:
$t2 -> 1, $t4 -> 1, 
Started lw 1128 $t4 on Line 169
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1327:
$t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 1328:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 1329:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 1330:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 1331:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1332:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1333:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1334:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1335:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1336:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1337:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1128 $t4 on Line 169

Clock Cycle 1338:
$t2 -> 1, 
Started lw 3684 $t2 on Line 170
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1339:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1340:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1341:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1342:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1343:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1344:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1345:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1346:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1347:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1348:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1349:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3684 $t2 on Line 170

Clock Cycle 1350:
sw
DRAM Request(Write) Issued for sw 3060 0 on Line 171

Clock Cycle 1351:

Started sw 3060 0 on Line 171
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 632 0 on Line 172

Clock Cycle 1352:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3408 0 on Line 173

Clock Cycle 1353:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3324 $t1 on Line 174

Clock Cycle 1354:
$t1 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 2720 $t3 on Line 175

Clock Cycle 1355:
$t1 -> 1, $t3 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 2620 0 on Line 176

Clock Cycle 1356:
$t1 -> 1, $t3 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1588 0 on Line 177

Clock Cycle 1357:
$t1 -> 1, $t3 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 3768 0 on Line 178

Clock Cycle 1358:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 1359:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 1360:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 1361:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 1362:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3060 0 on Line 171

Clock Cycle 1363:
$t1 -> 1, $t3 -> 1, 
Started lw 2720 $t3 on Line 175
Completed 1/2

Clock Cycle 1364:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2720 $t3 on Line 175

Clock Cycle 1365:
$t1 -> 1, 
Started sw 2620 0 on Line 176
Completed 1/2

Clock Cycle 1366:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2620 0 on Line 176

Clock Cycle 1367:
$t1 -> 1, 
Started sw 632 0 on Line 172
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1368:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1369:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1370:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1371:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1372:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1373:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1374:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1375:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1376:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1377:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1378:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1379:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1380:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1381:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1382:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1383:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1384:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1385:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1386:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1387:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1388:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 632 0 on Line 172

Clock Cycle 1389:
$t1 -> 1, 
Started sw 3408 0 on Line 173
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1390:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1391:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1392:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1393:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1394:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1395:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1396:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1397:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1398:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1399:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1400:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1401:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1402:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1403:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1404:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1405:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1406:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1407:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1408:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1409:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1410:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3408 0 on Line 173

Clock Cycle 1411:
$t1 -> 1, 
Started lw 3324 $t1 on Line 174
Completed 1/2

Clock Cycle 1412:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3324 $t1 on Line 174

Clock Cycle 1413:

Started sw 3768 0 on Line 178
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3148 $t1 on Line 179

Clock Cycle 1414:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3768 0 on Line 178
lw
DRAM Request(Read) Issued for lw 1884 $t3 on Line 180

Clock Cycle 1415:
$t1 -> 1, $t3 -> 1, 
Started lw 3148 $t1 on Line 179
Completed 1/2

Clock Cycle 1416:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3148 $t1 on Line 179

Clock Cycle 1417:
$t3 -> 1, 
Started sw 1588 0 on Line 177
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3288 0 on Line 181

Clock Cycle 1418:
$t3 -> 1, 
Completed 2/22
addi
addi$t0,$t2,60
$t0 = 60

Clock Cycle 1419:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1420:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1421:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1422:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1423:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1424:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1425:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1426:
$t3 -> 1, 
Completed 10/22
Memory at 3408 = 0

Clock Cycle 1427:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1428:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1429:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1430:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1431:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1432:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1433:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1434:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1435:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1436:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1437:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1438:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1588 0 on Line 177

Clock Cycle 1439:
$t3 -> 1, 
Started lw 1884 $t3 on Line 180
Completed 1/2

Clock Cycle 1440:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 180

Clock Cycle 1441:

Started sw 3288 0 on Line 181
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t3,2652
$t3 = 2652

Clock Cycle 1442:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2056 $t1 on Line 184

Clock Cycle 1443:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 304 2652 on Line 185

Clock Cycle 1444:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1445:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1446:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1447:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1448:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1449:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1450:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1451:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1452:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1453:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1454:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1455:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1456:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1457:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1458:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1459:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1460:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1461:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1462:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3288 0 on Line 181

Clock Cycle 1463:
$t1 -> 1, 
Started lw 2056 $t1 on Line 184
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1464:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1465:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1466:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1467:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1468:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1469:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1470:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1471:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1472:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1473:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1474:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1475:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1476:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1477:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1478:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1479:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1480:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1481:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1482:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1483:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1484:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2056 $t1 on Line 184

Clock Cycle 1485:

Started sw 304 2652 on Line 185
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1656 0 on Line 186

Clock Cycle 1486:

Completed 2/12
addi
addi$t1,$t3,844
$t1 = 3496

Clock Cycle 1487:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 1288 3496 on Line 188

Clock Cycle 1488:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 68 $t2 on Line 189

Clock Cycle 1489:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1490:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1491:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1492:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1493:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1494:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1495:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1496:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 304 2652 on Line 185

Clock Cycle 1497:
$t2 -> 1, 
Started lw 68 $t2 on Line 189
Completed 1/2

Clock Cycle 1498:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 68 $t2 on Line 189

Clock Cycle 1499:

Started sw 1656 0 on Line 186
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t3,292
$t2 = 2944

Clock Cycle 1500:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 1264 60 on Line 191

Clock Cycle 1501:

Completed 3/22
addi
addi$t3,$t0,1212
$t3 = 1272

Clock Cycle 1502:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 804 0 on Line 193

Clock Cycle 1503:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 428 60 on Line 194

Clock Cycle 1504:

Completed 6/22
addi
addi$t2,$t3,2136
$t2 = 3408

Clock Cycle 1505:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 3328 $t0 on Line 196

Clock Cycle 1506:
$t0 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 1304 $t1 on Line 197

Clock Cycle 1507:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 1508:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 304 = 2652

Clock Cycle 1509:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 1510:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 1511:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 1512:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 1513:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 1514:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 1515:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 1516:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 1517:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 1518:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 1519:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 1520:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1656 0 on Line 186

Clock Cycle 1521:
$t0 -> 1, $t1 -> 1, 
Started sw 1288 3496 on Line 188
Completed 1/2

Clock Cycle 1522:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1288 3496 on Line 188

Clock Cycle 1523:
$t0 -> 1, $t1 -> 1, 
Started sw 1264 60 on Line 191
Completed 1/2

Clock Cycle 1524:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1264 60 on Line 191

Clock Cycle 1525:
$t0 -> 1, $t1 -> 1, 
Started lw 1304 $t1 on Line 197
Completed 1/2

Clock Cycle 1526:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1304 $t1 on Line 197

Clock Cycle 1527:
$t0 -> 1, 
Started sw 804 0 on Line 193
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t1,888
$t4 = 888

Clock Cycle 1528:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1529:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1530:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1531:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1532:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1533:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1534:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1535:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1536:
$t0 -> 1, 
Completed 10/22
Memory at 1264 = 60
Memory at 1288 = 3496

Clock Cycle 1537:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1538:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1539:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1540:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1541:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1542:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1543:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1544:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1545:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1546:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1547:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1548:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 804 0 on Line 193

Clock Cycle 1549:
$t0 -> 1, 
Started sw 428 60 on Line 194
Completed 1/2

Clock Cycle 1550:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 428 60 on Line 194

Clock Cycle 1551:
$t0 -> 1, 
Started lw 3328 $t0 on Line 196
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1552:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1553:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1554:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1555:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1556:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1557:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1558:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1559:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1560:
$t0 -> 1, 
Completed 10/22
Memory at 428 = 60

Clock Cycle 1561:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1562:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1563:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1564:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1565:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1566:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1567:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1568:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1569:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1570:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1571:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1572:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3328 $t0 on Line 196

Clock Cycle 1573:
lw
DRAM Request(Read) Issued for lw 1600 $t0 on Line 199

Clock Cycle 1574:
$t0 -> 1, 
Started lw 1600 $t0 on Line 199
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1575:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1576:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1577:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1578:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1579:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1580:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1581:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1582:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1583:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1584:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1585:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1600 $t0 on Line 199

Clock Cycle 1586:
lw
DRAM Request(Read) Issued for lw 1592 $t0 on Line 200

Clock Cycle 1587:
$t0 -> 1, 
Started lw 1592 $t0 on Line 200
Completed 1/2
addi
addi$t2,$t3,3420
$t2 = 4692

Clock Cycle 1588:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1592 $t0 on Line 200

Clock Cycle 1589:
sw
DRAM Request(Write) Issued for sw 2724 0 on Line 202

Clock Cycle 1590:

Started sw 2724 0 on Line 202
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3460 $t0 on Line 203

Clock Cycle 1591:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3284 888 on Line 204

Clock Cycle 1592:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3268 888 on Line 205

Clock Cycle 1593:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 880 888 on Line 206

Clock Cycle 1594:
$t0 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2304 $t4 on Line 207

Clock Cycle 1595:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1596:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1597:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1598:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1599:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1600:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1601:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2724 0 on Line 202

Clock Cycle 1602:
$t0 -> 1, $t4 -> 1, 
Started lw 2304 $t4 on Line 207
Completed 1/2

Clock Cycle 1603:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2304 $t4 on Line 207

Clock Cycle 1604:
$t0 -> 1, 
Started lw 3460 $t0 on Line 203
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1605:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1606:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1607:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1608:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1609:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1610:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1611:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1612:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1613:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1614:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1615:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1616:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1617:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1618:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1619:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1620:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1621:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1622:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1623:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1624:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1625:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3460 $t0 on Line 203

Clock Cycle 1626:

Started sw 3284 888 on Line 204
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1012 $t0 on Line 208

Clock Cycle 1627:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3284 888 on Line 204
addi
addi$t1,$t4,3724
$t1 = 3724

Clock Cycle 1628:
$t0 -> 1, 
Started sw 3268 888 on Line 205
Completed 1/2
lw
DRAM Request(Read) Issued for lw 484 $t2 on Line 210

Clock Cycle 1629:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3268 888 on Line 205
sw
DRAM Request(Write) Issued for sw 3048 1272 on Line 211

Clock Cycle 1630:
$t0 -> 1, $t2 -> 1, 
Started sw 880 888 on Line 206
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1631:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1632:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1633:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1634:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1635:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1636:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1637:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1638:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1639:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3268 = 888
Memory at 3284 = 888

Clock Cycle 1640:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1641:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1642:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1643:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1644:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1645:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1646:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1647:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1648:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1649:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1650:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1651:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 880 888 on Line 206

Clock Cycle 1652:
$t0 -> 1, $t2 -> 1, 
Started lw 1012 $t0 on Line 208
Completed 1/2

Clock Cycle 1653:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1012 $t0 on Line 208

Clock Cycle 1654:
$t2 -> 1, 
Started lw 484 $t2 on Line 210
Completed 1/2

Clock Cycle 1655:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 484 $t2 on Line 210

Clock Cycle 1656:

Started sw 3048 1272 on Line 211
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t2,3072
$t2 = 3072

Clock Cycle 1657:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 3492 0 on Line 213

Clock Cycle 1658:

Completed 3/22
addi
addi$t0,$t1,3260
$t0 = 6984

Clock Cycle 1659:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 3620 0 on Line 215

Clock Cycle 1660:

Completed 5/22
addi
addi$t3,$t2,3452
$t3 = 6524

Clock Cycle 1661:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 2000 $t2 on Line 217

Clock Cycle 1662:
$t2 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 2460 6984 on Line 218

Clock Cycle 1663:
$t2 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 1776 $t1 on Line 219

Clock Cycle 1664:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1665:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 880 = 888

Clock Cycle 1666:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1667:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1668:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1669:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1670:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1671:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1672:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1673:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1674:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1675:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1676:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1677:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3048 1272 on Line 211

Clock Cycle 1678:
$t1 -> 1, $t2 -> 1, 
Started sw 2460 6984 on Line 218
Completed 1/2

Clock Cycle 1679:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2460 6984 on Line 218

Clock Cycle 1680:
$t1 -> 1, $t2 -> 1, 
Started sw 3492 0 on Line 213
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1681:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1682:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1683:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1684:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1685:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1686:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1687:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1688:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1689:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2460 = 6984
Memory at 3048 = 1272

Clock Cycle 1690:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1691:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1692:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1693:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1694:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1695:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1696:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1697:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1698:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1699:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1700:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1701:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3492 0 on Line 213

Clock Cycle 1702:
$t1 -> 1, $t2 -> 1, 
Started sw 3620 0 on Line 215
Completed 1/2

Clock Cycle 1703:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3620 0 on Line 215

Clock Cycle 1704:
$t1 -> 1, $t2 -> 1, 
Started lw 2000 $t2 on Line 217
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1705:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1706:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1707:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1708:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1709:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1710:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1711:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1712:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1713:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 1714:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1715:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1716:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1717:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1718:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1719:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1720:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1721:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1722:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1723:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1724:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1725:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2000 $t2 on Line 217

Clock Cycle 1726:
$t1 -> 1, 
Started lw 1776 $t1 on Line 219
Completed 1/2

Clock Cycle 1727:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1776 $t1 on Line 219

Clock Cycle 1728:
addi
addi$t1,$t2,324
$t1 = 324

Clock Cycle 1729:
addi
addi$t2,$t1,52
$t2 = 376

Clock Cycle 1730:
lw
DRAM Request(Read) Issued for lw 2228 $t1 on Line 222

Clock Cycle 1731:
$t1 -> 1, 
Started lw 2228 $t1 on Line 222
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3500 $t0 on Line 223

Clock Cycle 1732:
$t0 -> 1, $t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1904 $t2 on Line 224

Clock Cycle 1733:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 1734:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 1735:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 1736:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 1737:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 1738:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 1739:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 1740:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 1741:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 1742:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2228 $t1 on Line 222

Clock Cycle 1743:
$t0 -> 1, $t2 -> 1, 
Started lw 3500 $t0 on Line 223
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1744:
$t0 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 1745:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 1746:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 1747:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 1748:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 1749:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 1750:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 1751:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 1752:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 1753:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 1754:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3500 $t0 on Line 223

Clock Cycle 1755:
$t2 -> 1, 
Started lw 1904 $t2 on Line 224
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1756:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1757:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1758:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1759:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1760:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1761:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1762:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1763:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1764:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1765:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1766:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1904 $t2 on Line 224

Clock Cycle 1767:
sw
DRAM Request(Write) Issued for sw 2192 0 on Line 225

Clock Cycle 1768:

Started sw 2192 0 on Line 225
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2924 0 on Line 226

Clock Cycle 1769:

Completed 2/12
addi
addi$t0,$t2,2320
$t0 = 2320

Clock Cycle 1770:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2444 $t3 on Line 228

Clock Cycle 1771:
$t3 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 336 2320 on Line 229

Clock Cycle 1772:
$t3 -> 1, 
Completed 5/12

Clock Cycle 1773:
$t3 -> 1, 
Completed 6/12

Clock Cycle 1774:
$t3 -> 1, 
Completed 7/12

Clock Cycle 1775:
$t3 -> 1, 
Completed 8/12

Clock Cycle 1776:
$t3 -> 1, 
Completed 9/12

Clock Cycle 1777:
$t3 -> 1, 
Completed 10/12

Clock Cycle 1778:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1779:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 2192 0 on Line 225

Clock Cycle 1780:
$t3 -> 1, 
Started sw 2924 0 on Line 226
Completed 1/2

Clock Cycle 1781:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2924 0 on Line 226

Clock Cycle 1782:
$t3 -> 1, 
Started lw 2444 $t3 on Line 228
Completed 1/2

Clock Cycle 1783:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2444 $t3 on Line 228

Clock Cycle 1784:

Started sw 336 2320 on Line 229
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t2,$t3,3220
$t2 = 3220

Clock Cycle 1785:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 752 $t2 on Line 231

Clock Cycle 1786:
$t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 28 $t1 on Line 232

Clock Cycle 1787:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1788:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1789:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1790:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1791:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1792:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1793:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 1794:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1795:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1796:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1797:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1798:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1799:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1800:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1801:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1802:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1803:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1804:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1805:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 336 2320 on Line 229

Clock Cycle 1806:
$t1 -> 1, $t2 -> 1, 
Started lw 752 $t2 on Line 231
Completed 1/2

Clock Cycle 1807:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 752 $t2 on Line 231

Clock Cycle 1808:
$t1 -> 1, 
Started lw 28 $t1 on Line 232
Completed 1/2

Clock Cycle 1809:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 28 $t1 on Line 232

Clock Cycle 1810:
addi
addi$t3,$t1,2204
$t3 = 2204

Clock Cycle 1811:
sw
DRAM Request(Write) Issued for sw 3624 0 on Line 234

Clock Cycle 1812:

Started sw 3624 0 on Line 234
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 364 $t3 on Line 235

Clock Cycle 1813:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3232 0 on Line 236

Clock Cycle 1814:
$t3 -> 1, 
Completed 3/22
addi
addi$t1,$t0,2604
$t1 = 4924

Clock Cycle 1815:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1816:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1817:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1818:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1819:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1820:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1821:
$t3 -> 1, 
Completed 10/22
Memory at 336 = 2320

Clock Cycle 1822:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1823:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1824:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1825:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1826:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1827:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1828:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1829:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1830:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1831:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1832:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1833:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3624 0 on Line 234

Clock Cycle 1834:
$t3 -> 1, 
Started sw 3232 0 on Line 236
Completed 1/2

Clock Cycle 1835:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3232 0 on Line 236

Clock Cycle 1836:
$t3 -> 1, 
Started lw 364 $t3 on Line 235
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1837:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1838:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1839:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1840:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1841:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1842:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1843:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1844:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1845:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1846:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1847:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1848:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1849:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1850:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1851:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1852:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1853:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1854:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1855:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1856:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1857:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 364 $t3 on Line 235

Clock Cycle 1858:
addi
addi$t2,$t3,3200
$t2 = 3200

Clock Cycle 1859:
sw
DRAM Request(Write) Issued for sw 396 3200 on Line 239

Clock Cycle 1860:

Started sw 396 3200 on Line 239
Completed 1/2
addi
addi$t3,$t4,2548
$t3 = 2548

Clock Cycle 1861:

Completed 2/2
Finished Instruction sw 396 3200 on Line 239
sw
DRAM Request(Write) Issued for sw 1252 0 on Line 241

Clock Cycle 1862:

Started sw 1252 0 on Line 241
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t1,268
$t2 = 5192

Clock Cycle 1863:

Completed 2/22
addi
addi$t2,$t3,1136
$t2 = 3684

Clock Cycle 1864:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2780 2320 on Line 244

Clock Cycle 1865:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 3672 $t1 on Line 245

Clock Cycle 1866:
$t1 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2168 0 on Line 246

Clock Cycle 1867:
$t1 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 2792 $t4 on Line 247

Clock Cycle 1868:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1869:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1870:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1871:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 396 = 3200

Clock Cycle 1872:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1873:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1874:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1875:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1876:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1877:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1878:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1879:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1880:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1881:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1882:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1883:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1252 0 on Line 241

Clock Cycle 1884:
$t1 -> 1, $t4 -> 1, 
Started sw 2780 2320 on Line 244
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1885:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1886:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1887:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1888:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1889:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1890:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1891:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1892:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1893:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1894:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1895:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1896:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1897:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1898:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1899:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1900:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1901:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1902:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1903:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1904:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1905:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2780 2320 on Line 244

Clock Cycle 1906:
$t1 -> 1, $t4 -> 1, 
Started sw 2168 0 on Line 246
Completed 1/2

Clock Cycle 1907:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2168 0 on Line 246

Clock Cycle 1908:
$t1 -> 1, $t4 -> 1, 
Started lw 2792 $t4 on Line 247
Completed 1/2

Clock Cycle 1909:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2792 $t4 on Line 247

Clock Cycle 1910:
$t1 -> 1, 
Started lw 3672 $t1 on Line 245
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1911:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1912:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1913:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1914:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1915:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1916:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1917:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1918:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1919:
$t1 -> 1, 
Completed 10/22
Memory at 2780 = 2320

Clock Cycle 1920:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1921:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1922:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1923:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1924:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1925:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1926:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1927:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1928:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1929:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1930:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1931:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3672 $t1 on Line 245

Clock Cycle 1932:
lw
DRAM Request(Read) Issued for lw 3900 $t1 on Line 248

Clock Cycle 1933:
$t1 -> 1, 
Started lw 3900 $t1 on Line 248
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2324 $t4 on Line 249

Clock Cycle 1934:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3900 $t1 on Line 248

Clock Cycle 1935:
$t4 -> 1, 
Started lw 2324 $t4 on Line 249
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1936:
$t4 -> 1, 
Completed 2/12

Clock Cycle 1937:
$t4 -> 1, 
Completed 3/12

Clock Cycle 1938:
$t4 -> 1, 
Completed 4/12

Clock Cycle 1939:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1940:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1941:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1942:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1943:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1944:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1945:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1946:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2324 $t4 on Line 249

Clock Cycle 1947:
sw
DRAM Request(Write) Issued for sw 256 0 on Line 250

Clock Cycle 1948:

Started sw 256 0 on Line 250
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3360 $t4 on Line 251

Clock Cycle 1949:
$t4 -> 1, 
Completed 2/12

Clock Cycle 1950:
$t4 -> 1, 
Completed 3/12

Clock Cycle 1951:
$t4 -> 1, 
Completed 4/12

Clock Cycle 1952:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1953:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1954:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1955:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1956:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1957:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1958:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1959:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 256 0 on Line 250

Clock Cycle 1960:
$t4 -> 1, 
Started lw 3360 $t4 on Line 251
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1961:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1962:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1963:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1964:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1965:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1966:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1967:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1968:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1969:
$t4 -> 1, 
Completed 10/22

Clock Cycle 1970:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1971:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1972:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1973:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1974:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1975:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1976:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1977:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1978:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1979:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1980:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1981:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 251

Clock Cycle 1982:
addi
addi$t4,$t2,2936
$t4 = 6620

Clock Cycle 1983:
lw
DRAM Request(Read) Issued for lw 1504 $t3 on Line 253

Clock Cycle 1984:
$t3 -> 1, 
Started lw 1504 $t3 on Line 253
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t0,2956
$t1 = 5276

Clock Cycle 1985:
$t3 -> 1, 
Completed 2/12
addi
addi$t0,$t4,2388
$t0 = 9008

Clock Cycle 1986:
$t3 -> 1, 
Completed 3/12

Clock Cycle 1987:
$t3 -> 1, 
Completed 4/12

Clock Cycle 1988:
$t3 -> 1, 
Completed 5/12

Clock Cycle 1989:
$t3 -> 1, 
Completed 6/12

Clock Cycle 1990:
$t3 -> 1, 
Completed 7/12

Clock Cycle 1991:
$t3 -> 1, 
Completed 8/12

Clock Cycle 1992:
$t3 -> 1, 
Completed 9/12

Clock Cycle 1993:
$t3 -> 1, 
Completed 10/12

Clock Cycle 1994:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1995:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1504 $t3 on Line 253

Clock Cycle 1996:
sw
DRAM Request(Write) Issued for sw 1704 0 on Line 256

Clock Cycle 1997:

Started sw 1704 0 on Line 256
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3344 5276 on Line 257

Clock Cycle 1998:

Completed 2/2
Finished Instruction sw 1704 0 on Line 256
sw
DRAM Request(Write) Issued for sw 1980 5276 on Line 258

Clock Cycle 1999:

Started sw 3344 5276 on Line 257
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1428 5276 on Line 259

Clock Cycle 2000:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3640 $t3 on Line 260

Clock Cycle 2001:
$t3 -> 1, 
Completed 3/22
addi
addi$t0,$t0,3372
$t0 = 12380

Clock Cycle 2002:
$t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 3600 6620 on Line 262

Clock Cycle 2003:
$t3 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 3360 $t0 on Line 263

Clock Cycle 2004:
$t0 -> 1, $t3 -> 1, 
Completed 6/22
addi
addi$t2,$t4,812
$t2 = 7432

Clock Cycle 2005:
$t0 -> 1, $t3 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 3228 $t1 on Line 265

Clock Cycle 2006:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2007:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2008:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2009:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2010:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2011:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2012:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2013:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2014:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2015:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2016:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2017:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2018:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2019:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2020:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3344 5276 on Line 257

Clock Cycle 2021:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 3640 $t3 on Line 260
Completed 1/2

Clock Cycle 2022:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3640 $t3 on Line 260

Clock Cycle 2023:
$t0 -> 1, $t1 -> 1, 
Started sw 3600 6620 on Line 262
Completed 1/2

Clock Cycle 2024:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 3600 6620 on Line 262

Clock Cycle 2025:
$t0 -> 1, $t1 -> 1, 
Started lw 3360 $t0 on Line 263
Completed 1/2

Clock Cycle 2026:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3360 $t0 on Line 263

Clock Cycle 2027:
$t1 -> 1, 
Started lw 3228 $t1 on Line 265
Completed 1/2

Clock Cycle 2028:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3228 $t1 on Line 265

Clock Cycle 2029:

Started sw 1980 5276 on Line 258
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t3,$t1,3096
$t3 = 3096

Clock Cycle 2030:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 544 $t2 on Line 267

Clock Cycle 2031:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2032:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2033:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2034:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2035:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2036:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2037:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2038:
$t2 -> 1, 
Completed 10/22
Memory at 3344 = 5276
Memory at 3600 = 6620

Clock Cycle 2039:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2040:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2041:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2042:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2043:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2044:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2045:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2046:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2047:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2048:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2049:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2050:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1980 5276 on Line 258

Clock Cycle 2051:
$t2 -> 1, 
Started sw 1428 5276 on Line 259
Completed 1/2

Clock Cycle 2052:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1428 5276 on Line 259

Clock Cycle 2053:
$t2 -> 1, 
Started lw 544 $t2 on Line 267
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2054:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2055:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2056:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2057:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2058:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2059:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2060:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2061:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2062:
$t2 -> 1, 
Completed 10/22
Memory at 1428 = 5276
Memory at 1980 = 5276

Clock Cycle 2063:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2064:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2065:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2066:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2067:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2068:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2069:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2070:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2071:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2072:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2073:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2074:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 544 $t2 on Line 267

Clock Cycle 2075:
addi
addi$t0,$t2,232
$t0 = 232

Clock Cycle 2076:
addi
addi$t3,$t3,3812
$t3 = 6908

Clock Cycle 2077:
lw
DRAM Request(Read) Issued for lw 3388 $t0 on Line 270

Clock Cycle 2078:
$t0 -> 1, 
Started lw 3388 $t0 on Line 270
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2079:
$t0 -> 1, 
Completed 2/12

Clock Cycle 2080:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2081:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2082:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2083:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2084:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2085:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2086:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2087:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2088:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2089:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3388 $t0 on Line 270

Clock Cycle 2090:
addi
addi$t4,$t0,1668
$t4 = 1668

Clock Cycle 2091:
addi
addi$t4,$t3,512
$t4 = 7420

Clock Cycle 2092:
lw
DRAM Request(Read) Issued for lw 2236 $t4 on Line 273

Clock Cycle 2093:
$t4 -> 1, 
Started lw 2236 $t4 on Line 273
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 508 $t2 on Line 274

Clock Cycle 2094:
$t2 -> 1, $t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3056 6908 on Line 275

Clock Cycle 2095:
$t2 -> 1, $t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 756 $t0 on Line 276

Clock Cycle 2096:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 2097:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 2098:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 2099:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2100:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2101:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2102:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2103:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2104:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2236 $t4 on Line 273

Clock Cycle 2105:
$t0 -> 1, $t2 -> 1, 
Started sw 3056 6908 on Line 275
Completed 1/2

Clock Cycle 2106:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3056 6908 on Line 275

Clock Cycle 2107:
$t0 -> 1, $t2 -> 1, 
Started lw 508 $t2 on Line 274
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2108:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 2109:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 2110:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 2111:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 2112:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 2113:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 2114:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 2115:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 2116:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3056 = 6908

Clock Cycle 2117:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 2118:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 2119:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 2120:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 2121:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 2122:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 2123:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 2124:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 2125:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 2126:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 2127:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 2128:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 508 $t2 on Line 274

Clock Cycle 2129:
$t0 -> 1, 
Started lw 756 $t0 on Line 276
Completed 1/2

Clock Cycle 2130:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 756 $t0 on Line 276

Clock Cycle 2131:
lw
DRAM Request(Read) Issued for lw 3128 $t0 on Line 277

Clock Cycle 2132:
$t0 -> 1, 
Started lw 3128 $t0 on Line 277
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2133:
$t0 -> 1, 
Completed 2/12

Clock Cycle 2134:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2135:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2136:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2137:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2138:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2139:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2140:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2141:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2142:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2143:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3128 $t0 on Line 277

Clock Cycle 2144:
sw
DRAM Request(Write) Issued for sw 1088 0 on Line 278

Clock Cycle 2145:

Started sw 1088 0 on Line 278
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3128 0 on Line 279

Clock Cycle 2146:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 560 $t0 on Line 280

Clock Cycle 2147:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2148:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2149:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2150:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2151:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2152:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2153:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2154:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2155:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2156:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1088 0 on Line 278

Clock Cycle 2157:
$t0 -> 1, 
Started sw 3128 0 on Line 279
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2158:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2159:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2160:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2161:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2162:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2163:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2164:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2165:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2166:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2167:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2168:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2169:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2170:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2171:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2172:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2173:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2174:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2175:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2176:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2177:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2178:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3128 0 on Line 279

Clock Cycle 2179:
$t0 -> 1, 
Started lw 560 $t0 on Line 280
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2180:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2181:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2182:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2183:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2184:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2185:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2186:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2187:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2188:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2189:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2190:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2191:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2192:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2193:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2194:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2195:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2196:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2197:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2198:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2199:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2200:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 560 $t0 on Line 280

Clock Cycle 2201:
addi
addi$t3,$t0,404
$t3 = 404

Clock Cycle 2202:
addi
addi$t2,$t0,3620
$t2 = 3620

Clock Cycle 2203:
sw
DRAM Request(Write) Issued for sw 660 0 on Line 283

Clock Cycle 2204:

Started sw 660 0 on Line 283
Completed 1/2
addi
addi$t3,$t3,3460
$t3 = 3864

Clock Cycle 2205:

Completed 2/2
Finished Instruction sw 660 0 on Line 283
lw
DRAM Request(Read) Issued for lw 3424 $t4 on Line 285

Clock Cycle 2206:
$t4 -> 1, 
Started lw 3424 $t4 on Line 285
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t2,2392
$t3 = 6012

Clock Cycle 2207:
$t4 -> 1, 
Completed 2/22

Clock Cycle 2208:
$t4 -> 1, 
Completed 3/22

Clock Cycle 2209:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2210:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2211:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2212:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2213:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2214:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2215:
$t4 -> 1, 
Completed 10/22
Memory at 660 = 0

Clock Cycle 2216:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2217:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2218:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2219:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2220:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2221:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2222:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2223:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2224:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2225:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2226:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2227:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3424 $t4 on Line 285

Clock Cycle 2228:
lw
DRAM Request(Read) Issued for lw 3812 $t4 on Line 287

Clock Cycle 2229:
$t4 -> 1, 
Started lw 3812 $t4 on Line 287
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1324 $t3 on Line 288

Clock Cycle 2230:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3812 $t4 on Line 287

Clock Cycle 2231:
$t3 -> 1, 
Started lw 1324 $t3 on Line 288
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2232:
$t3 -> 1, 
Completed 2/12

Clock Cycle 2233:
$t3 -> 1, 
Completed 3/12

Clock Cycle 2234:
$t3 -> 1, 
Completed 4/12

Clock Cycle 2235:
$t3 -> 1, 
Completed 5/12

Clock Cycle 2236:
$t3 -> 1, 
Completed 6/12

Clock Cycle 2237:
$t3 -> 1, 
Completed 7/12

Clock Cycle 2238:
$t3 -> 1, 
Completed 8/12

Clock Cycle 2239:
$t3 -> 1, 
Completed 9/12

Clock Cycle 2240:
$t3 -> 1, 
Completed 10/12

Clock Cycle 2241:
$t3 -> 1, 
Completed 11/12

Clock Cycle 2242:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1324 $t3 on Line 288

Clock Cycle 2243:
addi
addi$t2,$t3,1680
$t2 = 1680

Clock Cycle 2244:
lw
DRAM Request(Read) Issued for lw 324 $t1 on Line 290

Clock Cycle 2245:
$t1 -> 1, 
Started lw 324 $t1 on Line 290
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t3,1636
$t4 = 1636

Clock Cycle 2246:
$t1 -> 1, 
Completed 2/12
addi
addi$t4,$t0,764
$t4 = 764

Clock Cycle 2247:
$t1 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1304 764 on Line 293

Clock Cycle 2248:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2249:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2250:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2251:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2252:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2253:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2254:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2255:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2256:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 324 $t1 on Line 290

Clock Cycle 2257:

Started sw 1304 764 on Line 293
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3492 0 on Line 294

Clock Cycle 2258:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1384 $t0 on Line 295

Clock Cycle 2259:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 684 1680 on Line 296

Clock Cycle 2260:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2261:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2262:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2263:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2264:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2265:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2266:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2267:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2268:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1304 764 on Line 293

Clock Cycle 2269:
$t0 -> 1, 
Started lw 1384 $t0 on Line 295
Completed 1/2

Clock Cycle 2270:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1384 $t0 on Line 295

Clock Cycle 2271:

Started sw 3492 0 on Line 294
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3528 $t0 on Line 297

Clock Cycle 2272:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 232 $t2 on Line 298

Clock Cycle 2273:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 2274:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 2275:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 2276:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 2277:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 2278:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 2279:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 2280:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1304 = 764

Clock Cycle 2281:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 2282:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 2283:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 2284:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 2285:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 2286:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 2287:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 2288:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 2289:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 2290:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 2291:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 2292:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3492 0 on Line 294

Clock Cycle 2293:
$t0 -> 1, $t2 -> 1, 
Started lw 3528 $t0 on Line 297
Completed 1/2

Clock Cycle 2294:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3528 $t0 on Line 297

Clock Cycle 2295:
$t2 -> 1, 
Started sw 684 1680 on Line 296
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2296:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2297:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2298:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2299:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2300:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2301:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2302:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2303:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2304:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2305:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2306:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2307:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2308:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2309:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2310:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2311:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2312:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2313:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2314:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2315:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2316:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 684 1680 on Line 296

Clock Cycle 2317:
$t2 -> 1, 
Started lw 232 $t2 on Line 298
Completed 1/2

Clock Cycle 2318:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 232 $t2 on Line 298

Clock Cycle 2319:
lw
DRAM Request(Read) Issued for lw 2888 $t2 on Line 299

Clock Cycle 2320:
$t2 -> 1, 
Started lw 2888 $t2 on Line 299
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t4,$t1,3504
$t4 = 3504

Clock Cycle 2321:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3744 $t4 on Line 301

Clock Cycle 2322:
$t2 -> 1, $t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 808 0 on Line 302

Clock Cycle 2323:
$t2 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1224 0 on Line 303

Clock Cycle 2324:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2325:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2326:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2327:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2328:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2329:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 684 = 1680

Clock Cycle 2330:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2331:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2332:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2333:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2334:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2335:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2336:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2337:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2338:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2339:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2340:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2341:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2888 $t2 on Line 299

Clock Cycle 2342:
$t4 -> 1, 
Started lw 3744 $t4 on Line 301
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2343:
$t4 -> 1, 
Completed 2/12

Clock Cycle 2344:
$t4 -> 1, 
Completed 3/12

Clock Cycle 2345:
$t4 -> 1, 
Completed 4/12

Clock Cycle 2346:
$t4 -> 1, 
Completed 5/12

Clock Cycle 2347:
$t4 -> 1, 
Completed 6/12

Clock Cycle 2348:
$t4 -> 1, 
Completed 7/12

Clock Cycle 2349:
$t4 -> 1, 
Completed 8/12

Clock Cycle 2350:
$t4 -> 1, 
Completed 9/12

Clock Cycle 2351:
$t4 -> 1, 
Completed 10/12

Clock Cycle 2352:
$t4 -> 1, 
Completed 11/12

Clock Cycle 2353:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3744 $t4 on Line 301

Clock Cycle 2354:

Started sw 808 0 on Line 302
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1648 0 on Line 304

Clock Cycle 2355:

Completed 2/12
addi
addi$t2,$t0,2136
$t2 = 2136

Clock Cycle 2356:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1696 $t1 on Line 306

Clock Cycle 2357:
$t1 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3400 $t0 on Line 307

Clock Cycle 2358:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 2359:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 2360:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 2361:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 2362:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 2363:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 2364:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 2365:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
Finished Instruction sw 808 0 on Line 302

Clock Cycle 2366:
$t0 -> 1, $t1 -> 1, 
Started sw 1224 0 on Line 303
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2367:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 2368:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 2369:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 2370:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 2371:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 2372:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 2373:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 2374:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 2375:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 2376:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 2377:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 2378:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 2379:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 2380:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 2381:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 2382:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 2383:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 2384:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 2385:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 2386:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 2387:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1224 0 on Line 303

Clock Cycle 2388:
$t0 -> 1, $t1 -> 1, 
Started sw 1648 0 on Line 304
Completed 1/2

Clock Cycle 2389:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1648 0 on Line 304

Clock Cycle 2390:
$t0 -> 1, $t1 -> 1, 
Started lw 1696 $t1 on Line 306
Completed 1/2

Clock Cycle 2391:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1696 $t1 on Line 306

Clock Cycle 2392:
$t0 -> 1, 
Started lw 3400 $t0 on Line 307
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2393:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2394:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2395:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2396:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2397:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2398:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2399:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2400:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2401:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2402:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2403:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2404:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2405:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2406:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2407:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2408:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2409:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2410:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2411:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2412:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2413:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3400 $t0 on Line 307

Clock Cycle 2414:
lw
DRAM Request(Read) Issued for lw 2100 $t0 on Line 308

Clock Cycle 2415:
$t0 -> 1, 
Started lw 2100 $t0 on Line 308
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 2416:
$t0 -> 1, 
Completed 2/12

Clock Cycle 2417:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2418:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2419:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2420:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2421:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2422:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2423:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2424:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2425:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2426:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2100 $t0 on Line 308

Clock Cycle 2427:
addi
addi$t0,$t4,1300
$t0 = 1300

Clock Cycle 2428:
sw
DRAM Request(Write) Issued for sw 1176 1300 on Line 310

Clock Cycle 2429:

Started sw 1176 1300 on Line 310
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t2,$t0,3076
$t2 = 4376

Clock Cycle 2430:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 260 0 on Line 312

Clock Cycle 2431:

Completed 3/12
addi
addi$t4,$t1,880
$t4 = 880

Clock Cycle 2432:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3588 0 on Line 314

Clock Cycle 2433:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 852 $t2 on Line 315

Clock Cycle 2434:
$t2 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1812 0 on Line 316

Clock Cycle 2435:
$t2 -> 1, 
Completed 7/12

Clock Cycle 2436:
$t2 -> 1, 
Completed 8/12

Clock Cycle 2437:
$t2 -> 1, 
Completed 9/12

Clock Cycle 2438:
$t2 -> 1, 
Completed 10/12

Clock Cycle 2439:
$t2 -> 1, 
Completed 11/12

Clock Cycle 2440:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1176 1300 on Line 310

Clock Cycle 2441:
$t2 -> 1, 
Started sw 1812 0 on Line 316
Completed 1/2

Clock Cycle 2442:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1812 0 on Line 316

Clock Cycle 2443:
$t2 -> 1, 
Started sw 260 0 on Line 312
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2444:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2445:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2446:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2447:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2448:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2449:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2450:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2451:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2452:
$t2 -> 1, 
Completed 10/22
Memory at 1176 = 1300

Clock Cycle 2453:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2454:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2455:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2456:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2457:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2458:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2459:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2460:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2461:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2462:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2463:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2464:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 260 0 on Line 312

Clock Cycle 2465:
$t2 -> 1, 
Started lw 852 $t2 on Line 315
Completed 1/2

Clock Cycle 2466:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 852 $t2 on Line 315

Clock Cycle 2467:

Started sw 3588 0 on Line 314
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3420 $t2 on Line 317

Clock Cycle 2468:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2469:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2470:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2471:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2472:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2473:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2474:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2475:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2476:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2477:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2478:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2479:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2480:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2481:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2482:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2483:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2484:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2485:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2486:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2487:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2488:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3588 0 on Line 314

Clock Cycle 2489:
$t2 -> 1, 
Started lw 3420 $t2 on Line 317
Completed 1/2

Clock Cycle 2490:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3420 $t2 on Line 317

Clock Cycle 2491:
addi
addi$t2,$t2,808
$t2 = 808

Clock Cycle 2492:
lw
DRAM Request(Read) Issued for lw 248 $t4 on Line 319

Clock Cycle 2493:
$t4 -> 1, 
Started lw 248 $t4 on Line 319
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3596 $t2 on Line 320

Clock Cycle 2494:
$t2 -> 1, $t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2420 0 on Line 321

Clock Cycle 2495:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2496:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2497:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2498:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2499:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2500:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2501:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2502:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2503:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2504:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2505:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2506:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2507:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2508:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2509:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2510:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2511:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2512:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2513:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2514:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 248 $t4 on Line 319

Clock Cycle 2515:
$t2 -> 1, 
Started lw 3596 $t2 on Line 320
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2516:
$t2 -> 1, 
Completed 2/12

Clock Cycle 2517:
$t2 -> 1, 
Completed 3/12

Clock Cycle 2518:
$t2 -> 1, 
Completed 4/12

Clock Cycle 2519:
$t2 -> 1, 
Completed 5/12

Clock Cycle 2520:
$t2 -> 1, 
Completed 6/12

Clock Cycle 2521:
$t2 -> 1, 
Completed 7/12

Clock Cycle 2522:
$t2 -> 1, 
Completed 8/12

Clock Cycle 2523:
$t2 -> 1, 
Completed 9/12

Clock Cycle 2524:
$t2 -> 1, 
Completed 10/12

Clock Cycle 2525:
$t2 -> 1, 
Completed 11/12

Clock Cycle 2526:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3596 $t2 on Line 320

Clock Cycle 2527:

Started sw 2420 0 on Line 321
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t4,84
$t2 = 84

Clock Cycle 2528:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2692 0 on Line 323

Clock Cycle 2529:

Completed 3/12
addi
addi$t1,$t3,2392
$t1 = 2392

Clock Cycle 2530:

Completed 4/12
addi
addi$t3,$t2,2176
$t3 = 2260

Clock Cycle 2531:

Completed 5/12
addi
addi$t4,$t3,3028
$t4 = 5288

Clock Cycle 2532:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 2240 5288 on Line 327

Clock Cycle 2533:

Completed 7/12
addi
addi$t0,$t4,1280
$t0 = 6568

Clock Cycle 2534:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 2104 $t0 on Line 329

Clock Cycle 2535:
$t0 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 264 $t2 on Line 330

Clock Cycle 2536:
$t0 -> 1, $t2 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 2484 $t4 on Line 331

Clock Cycle 2537:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2538:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2420 0 on Line 321

Clock Cycle 2539:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2692 0 on Line 323
Completed 1/2

Clock Cycle 2540:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2692 0 on Line 323

Clock Cycle 2541:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2240 5288 on Line 327
Completed 1/2

Clock Cycle 2542:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2240 5288 on Line 327

Clock Cycle 2543:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 2104 $t0 on Line 329
Completed 1/2

Clock Cycle 2544:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2104 $t0 on Line 329

Clock Cycle 2545:
$t2 -> 1, $t4 -> 1, 
Started lw 2484 $t4 on Line 331
Completed 1/2

Clock Cycle 2546:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2484 $t4 on Line 331

Clock Cycle 2547:
$t2 -> 1, 
Started lw 264 $t2 on Line 330
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2548:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2549:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2550:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2551:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2552:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2553:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2554:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2555:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2556:
$t2 -> 1, 
Completed 10/22
Memory at 2240 = 5288

Clock Cycle 2557:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2558:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2559:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2560:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2561:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2562:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2563:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2564:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2565:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2566:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2567:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2568:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 264 $t2 on Line 330

Clock Cycle 2569:
sw
DRAM Request(Write) Issued for sw 1716 0 on Line 332

Clock Cycle 2570:

Started sw 1716 0 on Line 332
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2152 $t0 on Line 333

Clock Cycle 2571:
$t0 -> 1, 
Completed 2/12
addi
addi$t3,$t4,316
$t3 = 316

Clock Cycle 2572:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2573:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2574:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2575:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2576:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2577:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2578:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2579:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2580:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2581:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1716 0 on Line 332

Clock Cycle 2582:
$t0 -> 1, 
Started lw 2152 $t0 on Line 333
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2583:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2584:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2585:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2586:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2587:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2588:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2589:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2590:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2591:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2592:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2593:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2594:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2595:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2596:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2597:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2598:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2599:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2600:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2601:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2602:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2603:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2152 $t0 on Line 333

Clock Cycle 2604:
lw
DRAM Request(Read) Issued for lw 3156 $t0 on Line 335

Clock Cycle 2605:
$t0 -> 1, 
Started lw 3156 $t0 on Line 335
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 184 $t1 on Line 336

Clock Cycle 2606:
$t0 -> 1, $t1 -> 1, 
Completed 2/12

Clock Cycle 2607:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 2608:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 2609:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 2610:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 2611:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 2612:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 2613:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 2614:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 2615:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 2616:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3156 $t0 on Line 335

Clock Cycle 2617:
$t1 -> 1, 
Started lw 184 $t1 on Line 336
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2618:
$t1 -> 1, 
Completed 2/12

Clock Cycle 2619:
$t1 -> 1, 
Completed 3/12

Clock Cycle 2620:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2621:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2622:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2623:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2624:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2625:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2626:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2627:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2628:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 184 $t1 on Line 336

Clock Cycle 2629:
addi
addi$t3,$t1,2552
$t3 = 2552

Clock Cycle 2630:
addi
addi$t1,$t4,936
$t1 = 936

Clock Cycle 2631:
lw
DRAM Request(Read) Issued for lw 3620 $t1 on Line 339

Clock Cycle 2632:
$t1 -> 1, 
Started lw 3620 $t1 on Line 339
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1124 $t0 on Line 340

Clock Cycle 2633:
$t0 -> 1, $t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1336 $t2 on Line 341

Clock Cycle 2634:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 2635:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 2636:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 2637:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 2638:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 2639:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 2640:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 2641:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 2642:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 2643:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3620 $t1 on Line 339

Clock Cycle 2644:
$t0 -> 1, $t2 -> 1, 
Started lw 1124 $t0 on Line 340
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2645:
$t0 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 2646:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 2647:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 2648:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 2649:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 2650:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 2651:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 2652:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 2653:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 2654:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 2655:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1124 $t0 on Line 340

Clock Cycle 2656:
$t2 -> 1, 
Started lw 1336 $t2 on Line 341
Completed 1/2

Clock Cycle 2657:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1336 $t2 on Line 341

Clock Cycle 2658:
sw
DRAM Request(Write) Issued for sw 1852 0 on Line 342

Clock Cycle 2659:

Started sw 1852 0 on Line 342
Completed 1/2
addi
addi$t3,$t0,3660
$t3 = 3660

Clock Cycle 2660:

Completed 2/2
Finished Instruction sw 1852 0 on Line 342
addi
addi$t3,$t1,1132
$t3 = 1132

Clock Cycle 2661:
lw
DRAM Request(Read) Issued for lw 3524 $t3 on Line 345

Clock Cycle 2662:
$t3 -> 1, 
Started lw 3524 $t3 on Line 345
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t0,$t0,3252
$t0 = 3252

Clock Cycle 2663:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3272 0 on Line 347

Clock Cycle 2664:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2665:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2666:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2667:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2668:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2669:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2670:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2671:
$t3 -> 1, 
Completed 10/22

Clock Cycle 2672:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2673:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2674:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2675:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2676:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2677:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2678:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2679:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2680:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2681:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2682:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2683:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3524 $t3 on Line 345

Clock Cycle 2684:

Started sw 3272 0 on Line 347
Completed 1/2
lw
DRAM Request(Read) Issued for lw 484 $t3 on Line 348

Clock Cycle 2685:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3272 0 on Line 347
sw
DRAM Request(Write) Issued for sw 3564 3252 on Line 349

Clock Cycle 2686:
$t3 -> 1, 
Started lw 484 $t3 on Line 348
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3528 3252 on Line 350

Clock Cycle 2687:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 876 0 on Line 351

Clock Cycle 2688:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2689:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2690:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2691:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2692:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2693:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2694:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2695:
$t3 -> 1, 
Completed 10/22

Clock Cycle 2696:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2697:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2698:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2699:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2700:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2701:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2702:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2703:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2704:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2705:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2706:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2707:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 484 $t3 on Line 348

Clock Cycle 2708:

Started sw 876 0 on Line 351
Completed 1/2
addi
addi$t3,$t2,864
$t3 = 864

Clock Cycle 2709:

Completed 2/2
Finished Instruction sw 876 0 on Line 351
lw
DRAM Request(Read) Issued for lw 3556 $t2 on Line 353

Clock Cycle 2710:
$t2 -> 1, 
Started sw 3564 3252 on Line 349
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2711:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2712:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2713:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2714:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2715:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2716:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2717:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2718:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2719:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2720:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2721:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2722:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2723:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2724:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2725:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2726:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2727:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2728:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2729:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2730:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2731:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3564 3252 on Line 349

Clock Cycle 2732:
$t2 -> 1, 
Started sw 3528 3252 on Line 350
Completed 1/2

Clock Cycle 2733:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3528 3252 on Line 350

Clock Cycle 2734:
$t2 -> 1, 
Started lw 3556 $t2 on Line 353
Completed 1/2

Clock Cycle 2735:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3556 $t2 on Line 353

Clock Cycle 2736:
lw
DRAM Request(Read) Issued for lw 3776 $t2 on Line 354

Clock Cycle 2737:
$t2 -> 1, 
Started lw 3776 $t2 on Line 354
Completed 1/2
addi
addi$t3,$t0,72
$t3 = 3324

Clock Cycle 2738:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3776 $t2 on Line 354
addi
addi$t4,$t3,2356
$t4 = 5680

Clock Cycle 2739:
addi
addi$t3,$t2,1016
$t3 = 1016

Clock Cycle 2740:
lw
DRAM Request(Read) Issued for lw 1280 $t4 on Line 358

Clock Cycle 2741:
$t4 -> 1, 
Started lw 1280 $t4 on Line 358
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t1,3056
$t2 = 3056

Clock Cycle 2742:
$t4 -> 1, 
Completed 2/22
addi
addi$t1,$t0,3200
$t1 = 6452

Clock Cycle 2743:
$t4 -> 1, 
Completed 3/22
addi
addi$t3,$t0,1856
$t3 = 5108

Clock Cycle 2744:
$t4 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2500 $t3 on Line 362

Clock Cycle 2745:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2746:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2747:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2748:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2749:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2750:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3528 = 3252
Memory at 3564 = 3252

Clock Cycle 2751:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2752:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2753:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2754:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2755:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2756:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2757:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2758:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2759:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2760:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2761:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2762:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1280 $t4 on Line 358

Clock Cycle 2763:
$t3 -> 1, 
Started lw 2500 $t3 on Line 362
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 2764:
$t3 -> 1, 
Completed 2/12

Clock Cycle 2765:
$t3 -> 1, 
Completed 3/12

Clock Cycle 2766:
$t3 -> 1, 
Completed 4/12

Clock Cycle 2767:
$t3 -> 1, 
Completed 5/12

Clock Cycle 2768:
$t3 -> 1, 
Completed 6/12

Clock Cycle 2769:
$t3 -> 1, 
Completed 7/12

Clock Cycle 2770:
$t3 -> 1, 
Completed 8/12

Clock Cycle 2771:
$t3 -> 1, 
Completed 9/12

Clock Cycle 2772:
$t3 -> 1, 
Completed 10/12

Clock Cycle 2773:
$t3 -> 1, 
Completed 11/12

Clock Cycle 2774:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2500 $t3 on Line 362

Clock Cycle 2775:
addi
addi$t0,$t3,2544
$t0 = 2544

Clock Cycle 2776:
sw
DRAM Request(Write) Issued for sw 3816 3056 on Line 364

Clock Cycle 2777:

Started sw 3816 3056 on Line 364
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3428 0 on Line 365

Clock Cycle 2778:

Completed 2/12
addi
addi$t0,$t2,1952
$t0 = 5008

Clock Cycle 2779:

Completed 3/12
addi
addi$t0,$t1,56
$t0 = 6508

Clock Cycle 2780:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 1104 6452 on Line 368

Clock Cycle 2781:

Completed 5/12
addi
addi$t2,$t0,3056
$t2 = 9564

Clock Cycle 2782:

Completed 6/12
addi
addi$t2,$t0,2116
$t2 = 8624

Clock Cycle 2783:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 268 6452 on Line 371

Clock Cycle 2784:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 3432 0 on Line 372

Clock Cycle 2785:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 2532 $t3 on Line 373

Clock Cycle 2786:
$t3 -> 1, 
Completed 10/12
sw
DRAM Request(Write) Issued for sw 2572 0 on Line 374

Clock Cycle 2787:
$t3 -> 1, 
Completed 11/12
sw
DRAM Request(Write) Issued for sw 3040 6508 on Line 375

Clock Cycle 2788:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3816 3056 on Line 364
lw
DRAM Request(Read) Issued for lw 1988 $t0 on Line 376

Clock Cycle 2789:
$t0 -> 1, $t3 -> 1, 
Started sw 3428 0 on Line 365
Completed 1/2

Clock Cycle 2790:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3428 0 on Line 365

Clock Cycle 2791:
$t0 -> 1, $t3 -> 1, 
Started sw 3432 0 on Line 372
Completed 1/2

Clock Cycle 2792:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3432 0 on Line 372

Clock Cycle 2793:
$t0 -> 1, $t3 -> 1, 
Started sw 1104 6452 on Line 368
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2794:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2795:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2796:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2797:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2798:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2799:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2800:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2801:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2802:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3816 = 3056

Clock Cycle 2803:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2804:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2805:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2806:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2807:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2808:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2809:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2810:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2811:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2812:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2813:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2814:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1104 6452 on Line 368

Clock Cycle 2815:
$t0 -> 1, $t3 -> 1, 
Started lw 1988 $t0 on Line 376
Completed 1/2

Clock Cycle 2816:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1988 $t0 on Line 376

Clock Cycle 2817:
$t3 -> 1, 
Started sw 268 6452 on Line 371
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3924 0 on Line 377

Clock Cycle 2818:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 312 6452 on Line 378

Clock Cycle 2819:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2428 8624 on Line 379

Clock Cycle 2820:
$t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 3652 8624 on Line 380

Clock Cycle 2821:
$t3 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 1196 8624 on Line 381

Clock Cycle 2822:
$t3 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 3548 $t2 on Line 382

Clock Cycle 2823:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2824:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2825:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2826:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1104 = 6452

Clock Cycle 2827:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2828:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2829:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2830:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2831:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2832:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2833:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2834:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2835:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2836:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2837:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2838:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 268 6452 on Line 371

Clock Cycle 2839:
$t2 -> 1, $t3 -> 1, 
Started sw 312 6452 on Line 378
Completed 1/2

Clock Cycle 2840:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 312 6452 on Line 378

Clock Cycle 2841:
$t2 -> 1, $t3 -> 1, 
Started lw 2532 $t3 on Line 373
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2842:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2843:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2844:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2845:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2846:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2847:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2848:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2849:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2850:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 268 = 6452
Memory at 312 = 6452

Clock Cycle 2851:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2852:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2853:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2854:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2855:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2856:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2857:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2858:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2859:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2860:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2861:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2862:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2532 $t3 on Line 373

Clock Cycle 2863:
$t2 -> 1, 
Started sw 2572 0 on Line 374
Completed 1/2

Clock Cycle 2864:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2572 0 on Line 374

Clock Cycle 2865:
$t2 -> 1, 
Started sw 3040 6508 on Line 375
Completed 1/2

Clock Cycle 2866:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3040 6508 on Line 375

Clock Cycle 2867:
$t2 -> 1, 
Started sw 2428 8624 on Line 379
Completed 1/2

Clock Cycle 2868:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2428 8624 on Line 379

Clock Cycle 2869:
$t2 -> 1, 
Started sw 3924 0 on Line 377
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2870:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2871:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2872:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2873:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2874:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2875:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2876:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2877:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2878:
$t2 -> 1, 
Completed 10/22
Memory at 2428 = 8624
Memory at 3040 = 6508

Clock Cycle 2879:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2880:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2881:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2882:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2883:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2884:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2885:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2886:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2887:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2888:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2889:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2890:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3924 0 on Line 377

Clock Cycle 2891:
$t2 -> 1, 
Started sw 3652 8624 on Line 380
Completed 1/2

Clock Cycle 2892:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3652 8624 on Line 380

Clock Cycle 2893:
$t2 -> 1, 
Started lw 3548 $t2 on Line 382
Completed 1/2

Clock Cycle 2894:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3548 $t2 on Line 382

Clock Cycle 2895:

Started sw 1196 8624 on Line 381
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2280 0 on Line 383

Clock Cycle 2896:

Completed 2/22
addi
addi$t0,$t1,1660
$t0 = 8112

Clock Cycle 2897:

Completed 3/22
addi
addi$t4,$t0,2684
$t4 = 10796

Clock Cycle 2898:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 3720 $t3 on Line 386

Clock Cycle 2899:
$t3 -> 1, 
Completed 5/22
addi
addi$t0,$t4,2344
$t0 = 13140

Clock Cycle 2900:
$t3 -> 1, 
Completed 6/22
addi
addi$t4,$t1,432
$t4 = 6884

Clock Cycle 2901:
$t3 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 228 $t1 on Line 389

Clock Cycle 2902:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2903:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2904:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3652 = 8624

Clock Cycle 2905:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2906:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2907:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2908:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2909:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2910:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2911:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2912:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2913:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2914:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2915:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2916:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1196 8624 on Line 381

Clock Cycle 2917:
$t1 -> 1, $t3 -> 1, 
Started sw 2280 0 on Line 383
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2918:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2919:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2920:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2921:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2922:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2923:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2924:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2925:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2926:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1196 = 8624

Clock Cycle 2927:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2928:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2929:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2930:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2931:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2932:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2933:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2934:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2935:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2936:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2937:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2938:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2280 0 on Line 383

Clock Cycle 2939:
$t1 -> 1, $t3 -> 1, 
Started lw 3720 $t3 on Line 386
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2940:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2941:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2942:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2943:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2944:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2945:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2946:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2947:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2948:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2949:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2950:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2951:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2952:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2953:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2954:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2955:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2956:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2957:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2958:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2959:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2960:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3720 $t3 on Line 386

Clock Cycle 2961:
$t1 -> 1, 
Started lw 228 $t1 on Line 389
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1964 0 on Line 390

Clock Cycle 2962:
$t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 32 $t0 on Line 391

Clock Cycle 2963:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 2964:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 2965:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 2966:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 2967:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 2968:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 2969:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 2970:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 2971:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 2972:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 228 $t1 on Line 389

Clock Cycle 2973:
$t0 -> 1, 
Started lw 32 $t0 on Line 391
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2412 0 on Line 392

Clock Cycle 2974:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 32 $t0 on Line 391
addi
addi$t2,$t4,2568
$t2 = 9452

Clock Cycle 2975:

Started sw 1964 0 on Line 390
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t1,2112
$t0 = 2112

Clock Cycle 2976:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2400 0 on Line 395

Clock Cycle 2977:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 840 $t3 on Line 396

Clock Cycle 2978:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1616 $t2 on Line 397

Clock Cycle 2979:
$t2 -> 1, $t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 728 $t4 on Line 398

Clock Cycle 2980:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 2981:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2982:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2983:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2984:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2985:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2986:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1964 0 on Line 390

Clock Cycle 2987:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1616 $t2 on Line 397
Completed 1/2

Clock Cycle 2988:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1616 $t2 on Line 397

Clock Cycle 2989:
$t3 -> 1, $t4 -> 1, 
Started sw 2412 0 on Line 392
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2990:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2991:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2992:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2993:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2994:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2995:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2996:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2997:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2998:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2999:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3000:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3001:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3002:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3003:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3004:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3005:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3006:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3007:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3008:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3009:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3010:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2412 0 on Line 392

Clock Cycle 3011:
$t3 -> 1, $t4 -> 1, 
Started sw 2400 0 on Line 395
Completed 1/2

Clock Cycle 3012:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2400 0 on Line 395

Clock Cycle 3013:
$t3 -> 1, $t4 -> 1, 
Started lw 840 $t3 on Line 396
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3014:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3015:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3016:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3017:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3018:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3019:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3020:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3021:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3022:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3023:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3024:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3025:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3026:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3027:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3028:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3029:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3030:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3031:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3032:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3033:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3034:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 840 $t3 on Line 396

Clock Cycle 3035:
$t4 -> 1, 
Started lw 728 $t4 on Line 398
Completed 1/2

Clock Cycle 3036:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 728 $t4 on Line 398

Clock Cycle 3037:
addi
addi$t3,$t4,2764
$t3 = 2764

Clock Cycle 3038:
lw
DRAM Request(Read) Issued for lw 1072 $t0 on Line 400

Clock Cycle 3039:
$t0 -> 1, 
Started lw 1072 $t0 on Line 400
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t2,$t1,2688
$t2 = 2688

Clock Cycle 3040:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 360 2764 on Line 402

Clock Cycle 3041:
$t0 -> 1, 
Completed 3/12
addi
addi$t2,$t2,3792
$t2 = 6480

Clock Cycle 3042:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3043:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3044:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3045:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3046:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3047:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3048:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3049:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3050:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1072 $t0 on Line 400

Clock Cycle 3051:

Started sw 360 2764 on Line 402
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 40 0 on Line 404

Clock Cycle 3052:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2464 0 on Line 405

Clock Cycle 3053:

Completed 3/12
addi
addi$t2,$t3,3764
$t2 = 6528

Clock Cycle 3054:

Completed 4/12
addi
addi$t3,$t1,1656
$t3 = 1656

Clock Cycle 3055:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 3892 $t4 on Line 408

Clock Cycle 3056:
$t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 532 0 on Line 409

Clock Cycle 3057:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3058:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3059:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3060:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3061:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3062:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 360 2764 on Line 402

Clock Cycle 3063:
$t4 -> 1, 
Started sw 40 0 on Line 404
Completed 1/2

Clock Cycle 3064:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 40 0 on Line 404

Clock Cycle 3065:
$t4 -> 1, 
Started sw 532 0 on Line 409
Completed 1/2

Clock Cycle 3066:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 532 0 on Line 409

Clock Cycle 3067:
$t4 -> 1, 
Started sw 2464 0 on Line 405
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3068:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3069:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3070:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3071:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3072:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3073:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3074:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3075:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3076:
$t4 -> 1, 
Completed 10/22
Memory at 360 = 2764

Clock Cycle 3077:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3078:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3079:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3080:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3081:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3082:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3083:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3084:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3085:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3086:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3087:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3088:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2464 0 on Line 405

Clock Cycle 3089:
$t4 -> 1, 
Started lw 3892 $t4 on Line 408
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3090:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3091:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3092:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3093:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3094:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3095:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3096:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3097:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3098:
$t4 -> 1, 
Completed 10/22

Clock Cycle 3099:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3100:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3101:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3102:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3103:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3104:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3105:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3106:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3107:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3108:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3109:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3110:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3892 $t4 on Line 408

Clock Cycle 3111:
sw
DRAM Request(Write) Issued for sw 3272 0 on Line 410

Clock Cycle 3112:

Started sw 3272 0 on Line 410
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1968 0 on Line 411

Clock Cycle 3113:

Completed 2/2
Finished Instruction sw 3272 0 on Line 410
sw
DRAM Request(Write) Issued for sw 3552 1656 on Line 412

Clock Cycle 3114:

Started sw 1968 0 on Line 411
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t1,1996
$t0 = 1996

Clock Cycle 3115:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 3708 0 on Line 414

Clock Cycle 3116:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1200 0 on Line 415

Clock Cycle 3117:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1548 $t2 on Line 416

Clock Cycle 3118:
$t2 -> 1, 
Completed 5/22
addi
addi$t3,$t0,2860
$t3 = 4856

Clock Cycle 3119:
$t2 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 3104 1996 on Line 418

Clock Cycle 3120:
$t2 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 1472 0 on Line 419

Clock Cycle 3121:
$t2 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 3480 $t4 on Line 420

Clock Cycle 3122:
$t2 -> 1, $t4 -> 1, 
Completed 9/22
lw
DRAM Request(Read) Issued for lw 3220 $t3 on Line 421

Clock Cycle 3123:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3124:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3125:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3126:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3127:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3128:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3129:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3130:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3131:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3132:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3133:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3134:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3135:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1968 0 on Line 411

Clock Cycle 3136:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 1200 0 on Line 415
Completed 1/2

Clock Cycle 3137:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1200 0 on Line 415

Clock Cycle 3138:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1548 $t2 on Line 416
Completed 1/2

Clock Cycle 3139:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1548 $t2 on Line 416

Clock Cycle 3140:
$t3 -> 1, $t4 -> 1, 
Started sw 1472 0 on Line 419
Completed 1/2

Clock Cycle 3141:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1472 0 on Line 419

Clock Cycle 3142:
$t3 -> 1, $t4 -> 1, 
Started sw 3552 1656 on Line 412
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3143:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3144:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3145:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3146:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3147:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3148:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3149:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3150:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3151:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3152:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3153:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3154:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3155:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3156:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3157:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3158:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3159:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3160:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3161:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3162:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3163:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3552 1656 on Line 412

Clock Cycle 3164:
$t3 -> 1, $t4 -> 1, 
Started sw 3708 0 on Line 414
Completed 1/2

Clock Cycle 3165:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3708 0 on Line 414

Clock Cycle 3166:
$t3 -> 1, $t4 -> 1, 
Started sw 3104 1996 on Line 418
Completed 1/2

Clock Cycle 3167:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3104 1996 on Line 418

Clock Cycle 3168:
$t3 -> 1, $t4 -> 1, 
Started lw 3480 $t4 on Line 420
Completed 1/2

Clock Cycle 3169:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3480 $t4 on Line 420

Clock Cycle 3170:
$t3 -> 1, 
Started lw 3220 $t3 on Line 421
Completed 1/2

Clock Cycle 3171:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3220 $t3 on Line 421

Clock Cycle 3172:
sw
DRAM Request(Write) Issued for sw 2380 0 on Line 422

Clock Cycle 3173:

Started sw 2380 0 on Line 422
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t3,$t4,1964
$t3 = 1964

Clock Cycle 3174:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 3076 0 on Line 424

Clock Cycle 3175:

Completed 3/22
addi
addi$t0,$t0,1084
$t0 = 3080

Clock Cycle 3176:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 2568 $t1 on Line 426

Clock Cycle 3177:
$t1 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2328 3080 on Line 427

Clock Cycle 3178:
$t1 -> 1, 
Completed 6/22

Clock Cycle 3179:
$t1 -> 1, 
Completed 7/22

Clock Cycle 3180:
$t1 -> 1, 
Completed 8/22

Clock Cycle 3181:
$t1 -> 1, 
Completed 9/22

Clock Cycle 3182:
$t1 -> 1, 
Completed 10/22
Memory at 3104 = 1996
Memory at 3552 = 1656

Clock Cycle 3183:
$t1 -> 1, 
Completed 11/22

Clock Cycle 3184:
$t1 -> 1, 
Completed 12/22

Clock Cycle 3185:
$t1 -> 1, 
Completed 13/22

Clock Cycle 3186:
$t1 -> 1, 
Completed 14/22

Clock Cycle 3187:
$t1 -> 1, 
Completed 15/22

Clock Cycle 3188:
$t1 -> 1, 
Completed 16/22

Clock Cycle 3189:
$t1 -> 1, 
Completed 17/22

Clock Cycle 3190:
$t1 -> 1, 
Completed 18/22

Clock Cycle 3191:
$t1 -> 1, 
Completed 19/22

Clock Cycle 3192:
$t1 -> 1, 
Completed 20/22

Clock Cycle 3193:
$t1 -> 1, 
Completed 21/22

Clock Cycle 3194:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2380 0 on Line 422

Clock Cycle 3195:
$t1 -> 1, 
Started lw 2568 $t1 on Line 426
Completed 1/2

Clock Cycle 3196:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2568 $t1 on Line 426

Clock Cycle 3197:

Started sw 2328 3080 on Line 427
Completed 1/2
addi
addi$t1,$t4,16
$t1 = 16

Clock Cycle 3198:

Completed 2/2
Finished Instruction sw 2328 3080 on Line 427
addi
addi$t4,$t3,1208
$t4 = 3172

Clock Cycle 3199:

Started sw 3076 0 on Line 424
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t2,$t0,2088
$t2 = 5168

Clock Cycle 3200:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2576 3172 on Line 431

Clock Cycle 3201:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 3128 5168 on Line 432

Clock Cycle 3202:

Completed 4/22
addi
addi$t4,$t4,3824
$t4 = 6996

Clock Cycle 3203:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 1764 3080 on Line 434

Clock Cycle 3204:

Completed 6/22
addi
addi$t3,$t3,2900
$t3 = 4864

Clock Cycle 3205:

Completed 7/22
addi
addi$t4,$t0,3796
$t4 = 6876

Clock Cycle 3206:

Completed 8/22
addi
addi$t3,$t4,2900
$t3 = 9776

Clock Cycle 3207:

Completed 9/22
addi
addi$t4,$t2,2372
$t4 = 7540

Clock Cycle 3208:

Completed 10/22
Memory at 2328 = 3080
lw
DRAM Request(Read) Issued for lw 788 $t2 on Line 439

Clock Cycle 3209:
$t2 -> 1, 
Completed 11/22
lw
DRAM Request(Read) Issued for lw 3472 $t4 on Line 440

Clock Cycle 3210:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3211:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3212:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3213:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3214:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3215:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3216:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3217:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3218:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3219:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3220:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3076 0 on Line 424

Clock Cycle 3221:
$t2 -> 1, $t4 -> 1, 
Started sw 3128 5168 on Line 432
Completed 1/2

Clock Cycle 3222:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3128 5168 on Line 432

Clock Cycle 3223:
$t2 -> 1, $t4 -> 1, 
Started lw 3472 $t4 on Line 440
Completed 1/2

Clock Cycle 3224:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3472 $t4 on Line 440

Clock Cycle 3225:
$t2 -> 1, 
Started sw 2576 3172 on Line 431
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3226:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3227:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3228:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3229:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3230:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3231:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3232:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3233:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3234:
$t2 -> 1, 
Completed 10/22
Memory at 3128 = 5168

Clock Cycle 3235:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3236:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3237:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3238:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3239:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3240:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3241:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3242:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3243:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3244:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3245:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3246:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2576 3172 on Line 431

Clock Cycle 3247:
$t2 -> 1, 
Started sw 1764 3080 on Line 434
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3248:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3249:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3250:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3251:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3252:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3253:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3254:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3255:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3256:
$t2 -> 1, 
Completed 10/22
Memory at 2576 = 3172

Clock Cycle 3257:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3258:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3259:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3260:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3261:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3262:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3263:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3264:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3265:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3266:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3267:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3268:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1764 3080 on Line 434

Clock Cycle 3269:
$t2 -> 1, 
Started lw 788 $t2 on Line 439
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3270:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3271:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3272:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3273:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3274:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3275:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3276:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3277:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3278:
$t2 -> 1, 
Completed 10/22
Memory at 1764 = 3080

Clock Cycle 3279:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3280:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3281:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3282:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3283:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3284:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3285:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3286:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3287:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3288:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3289:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3290:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 788 $t2 on Line 439

Clock Cycle 3291:
lw
DRAM Request(Read) Issued for lw 180 $t2 on Line 441

Clock Cycle 3292:
$t2 -> 1, 
Started lw 180 $t2 on Line 441
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2300 $t4 on Line 442

Clock Cycle 3293:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 180 $t2 on Line 441

Clock Cycle 3294:
$t4 -> 1, 
Started lw 2300 $t4 on Line 442
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3295:
$t4 -> 1, 
Completed 2/12

Clock Cycle 3296:
$t4 -> 1, 
Completed 3/12

Clock Cycle 3297:
$t4 -> 1, 
Completed 4/12

Clock Cycle 3298:
$t4 -> 1, 
Completed 5/12

Clock Cycle 3299:
$t4 -> 1, 
Completed 6/12

Clock Cycle 3300:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3301:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3302:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3303:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3304:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3305:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2300 $t4 on Line 442

Clock Cycle 3306:
addi
addi$t2,$t4,3016
$t2 = 3016

Clock Cycle 3307:
addi
addi$t3,$t0,1604
$t3 = 4684

Clock Cycle 3308:
lw
DRAM Request(Read) Issued for lw 4 $t0 on Line 445

Clock Cycle 3309:
$t0 -> 1, 
Started lw 4 $t0 on Line 445
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t3,2556
$t1 = 7240

Clock Cycle 3310:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1016 0 on Line 447

Clock Cycle 3311:
$t0 -> 1, 
Completed 3/12
addi
addi$t1,$t3,1380
$t1 = 6064

Clock Cycle 3312:
$t0 -> 1, 
Completed 4/12
addi
addi$t1,$t4,2284
$t1 = 2284

Clock Cycle 3313:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3314:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3315:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3316:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3317:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3318:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3319:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3320:
$t0 -> 1, 
Completed 12/12
$t0 = 3816
Finished Instruction lw 4 $t0 on Line 445

Clock Cycle 3321:

Started sw 1016 0 on Line 447
Completed 1/2
addi
addi$t0,$t2,2572
$t0 = 5588

Clock Cycle 3322:

Completed 2/2
Finished Instruction sw 1016 0 on Line 447
addi
addi$t0,$t1,3092
$t0 = 5376

Clock Cycle 3323:
lw
DRAM Request(Read) Issued for lw 1976 $t2 on Line 452

Clock Cycle 3324:
$t2 -> 1, 
Started lw 1976 $t2 on Line 452
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1772 4684 on Line 453

Clock Cycle 3325:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3326:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3327:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3328:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3329:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3330:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3331:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3332:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3333:
$t2 -> 1, 
Completed 10/22

Clock Cycle 3334:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3335:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3336:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3337:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3338:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3339:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3340:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3341:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3342:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3343:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3344:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3345:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1976 $t2 on Line 452

Clock Cycle 3346:

Started sw 1772 4684 on Line 453
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2996 0 on Line 454

Clock Cycle 3347:

Completed 2/2
Finished Instruction sw 1772 4684 on Line 453
lw
DRAM Request(Read) Issued for lw 1892 $t3 on Line 455

Clock Cycle 3348:
$t3 -> 1, 
Started sw 2996 0 on Line 454
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 12 0 on Line 456

Clock Cycle 3349:
$t3 -> 1, 
Completed 2/22
addi
addi$t0,$t4,3440
$t0 = 3440

Clock Cycle 3350:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3351:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3352:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3353:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3354:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3355:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3356:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3357:
$t3 -> 1, 
Completed 10/22
Memory at 1772 = 4684

Clock Cycle 3358:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3359:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3360:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3361:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3362:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3363:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3364:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3365:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3366:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3367:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3368:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3369:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2996 0 on Line 454

Clock Cycle 3370:
$t3 -> 1, 
Started lw 1892 $t3 on Line 455
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3371:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3372:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3373:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3374:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3375:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3376:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3377:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3378:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3379:
$t3 -> 1, 
Completed 10/22

Clock Cycle 3380:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3381:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3382:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3383:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3384:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3385:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3386:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3387:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3388:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3389:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3390:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3391:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1892 $t3 on Line 455

Clock Cycle 3392:

Started sw 12 0 on Line 456
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t3,$t3,1616
$t3 = 1616

Clock Cycle 3393:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3788 $t3 on Line 459

Clock Cycle 3394:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3395:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3396:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3397:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3398:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3399:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3400:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3401:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3402:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3403:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 12 0 on Line 456

Clock Cycle 3404:
$t3 -> 1, 
Started lw 3788 $t3 on Line 459
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3405:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3406:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3407:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3408:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3409:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3410:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3411:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3412:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3413:
$t3 -> 1, 
Completed 10/22

Clock Cycle 3414:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3415:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3416:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3417:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3418:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3419:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3420:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3421:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3422:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3423:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3424:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3425:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3788 $t3 on Line 459

Clock Cycle 3426:
lw
DRAM Request(Read) Issued for lw 744 $t3 on Line 460

Clock Cycle 3427:
$t3 -> 1, 
Started lw 744 $t3 on Line 460
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 784 0 on Line 461

Clock Cycle 3428:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2612 0 on Line 462

Clock Cycle 3429:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 644 0 on Line 463

Clock Cycle 3430:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1852 $t1 on Line 464

Clock Cycle 3431:
$t1 -> 1, $t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3272 $t4 on Line 465

Clock Cycle 3432:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 3420 3440 on Line 466

Clock Cycle 3433:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 3434:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 3435:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 3436:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 3437:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 3438:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 744 $t3 on Line 460

Clock Cycle 3439:
$t1 -> 1, $t4 -> 1, 
Started sw 784 0 on Line 461
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2652 $t3 on Line 467

Clock Cycle 3440:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 784 0 on Line 461

Clock Cycle 3441:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 644 0 on Line 463
Completed 1/2

Clock Cycle 3442:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 644 0 on Line 463

Clock Cycle 3443:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2612 0 on Line 462
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3444:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3445:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3446:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3447:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3448:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3449:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3450:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3451:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3452:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3453:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3454:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3455:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3456:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3457:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3458:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3459:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3460:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3461:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3462:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3463:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3464:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2612 0 on Line 462

Clock Cycle 3465:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 2652 $t3 on Line 467
Completed 1/2

Clock Cycle 3466:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2652 $t3 on Line 467

Clock Cycle 3467:
$t1 -> 1, $t4 -> 1, 
Started lw 1852 $t1 on Line 464
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1032 $t3 on Line 468

Clock Cycle 3468:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 208 $t2 on Line 469

Clock Cycle 3469:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3470:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3471:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3472:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3473:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3474:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3475:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3476:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3477:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3478:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3479:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3480:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3481:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3482:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3483:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3484:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3485:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3486:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3487:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3488:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1852 $t1 on Line 464

Clock Cycle 3489:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1032 $t3 on Line 468
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3436 $t1 on Line 470

Clock Cycle 3490:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1032 $t3 on Line 468

Clock Cycle 3491:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 3272 $t4 on Line 465
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 3492:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 3493:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 3494:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 3495:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 3496:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 3497:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 3498:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 3499:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 3500:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 3501:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 3502:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3272 $t4 on Line 465

Clock Cycle 3503:
$t1 -> 1, $t2 -> 1, 
Started sw 3420 3440 on Line 466
Completed 1/2

Clock Cycle 3504:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3420 3440 on Line 466

Clock Cycle 3505:
$t1 -> 1, $t2 -> 1, 
Started lw 3436 $t1 on Line 470
Completed 1/2

Clock Cycle 3506:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3436 $t1 on Line 470

Clock Cycle 3507:
$t2 -> 1, 
Started lw 208 $t2 on Line 469
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2012 0 on Line 471

Clock Cycle 3508:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 724 $t3 on Line 472

Clock Cycle 3509:
$t2 -> 1, $t3 -> 1, 
Completed 3/22
addi
addi$t0,$t1,3340
$t0 = 3340

Clock Cycle 3510:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3511:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3512:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3513:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3514:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3515:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3516:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3420 = 3440

Clock Cycle 3517:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3518:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3519:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3520:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3521:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3522:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3523:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3524:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3525:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3526:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3527:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3528:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 208 $t2 on Line 469

Clock Cycle 3529:
$t3 -> 1, 
Started lw 724 $t3 on Line 472
Completed 1/2

Clock Cycle 3530:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 724 $t3 on Line 472

Clock Cycle 3531:

Started sw 2012 0 on Line 471
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1916 0 on Line 474

Clock Cycle 3532:

Completed 2/12
addi
addi$t2,$t0,1088
$t2 = 4428

Clock Cycle 3533:

Completed 3/12
addi
addi$t3,$t4,24
$t3 = 24

Clock Cycle 3534:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3664 4428 on Line 477

Clock Cycle 3535:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3548 0 on Line 478

Clock Cycle 3536:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 888 24 on Line 479

Clock Cycle 3537:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 2136 $t0 on Line 480

Clock Cycle 3538:
$t0 -> 1, 
Completed 8/12
sw
DRAM Request(Write) Issued for sw 1212 0 on Line 481

Clock Cycle 3539:
$t0 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 2524 24 on Line 482

Clock Cycle 3540:
$t0 -> 1, 
Completed 10/12
addi
addi$t3,$t1,688
$t3 = 688

Clock Cycle 3541:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3542:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2012 0 on Line 471

Clock Cycle 3543:
$t0 -> 1, 
Started sw 1916 0 on Line 474
Completed 1/2

Clock Cycle 3544:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1916 0 on Line 474

Clock Cycle 3545:
$t0 -> 1, 
Started sw 1212 0 on Line 481
Completed 1/2

Clock Cycle 3546:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1212 0 on Line 481

Clock Cycle 3547:
$t0 -> 1, 
Started sw 3664 4428 on Line 477
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3548:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3549:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3550:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3551:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3552:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3553:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3554:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3555:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3556:
$t0 -> 1, 
Completed 10/22
Memory at 1212 = 0

Clock Cycle 3557:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3558:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3559:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3560:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3561:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3562:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3563:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3564:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3565:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3566:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3567:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3568:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3664 4428 on Line 477

Clock Cycle 3569:
$t0 -> 1, 
Started sw 3548 0 on Line 478
Completed 1/2

Clock Cycle 3570:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3548 0 on Line 478

Clock Cycle 3571:
$t0 -> 1, 
Started sw 888 24 on Line 479
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3572:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3573:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3574:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3575:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3576:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3577:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3578:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3579:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3580:
$t0 -> 1, 
Completed 10/22
Memory at 3664 = 4428

Clock Cycle 3581:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3582:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3583:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3584:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3585:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3586:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3587:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3588:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3589:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3590:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3591:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3592:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 888 24 on Line 479

Clock Cycle 3593:
$t0 -> 1, 
Started lw 2136 $t0 on Line 480
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3594:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3595:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3596:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3597:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3598:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3599:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3600:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3601:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3602:
$t0 -> 1, 
Completed 10/22
Memory at 888 = 24

Clock Cycle 3603:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3604:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3605:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3606:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3607:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3608:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3609:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3610:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3611:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3612:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3613:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3614:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2136 $t0 on Line 480

Clock Cycle 3615:

Started sw 2524 24 on Line 482
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1692 $t0 on Line 484

Clock Cycle 3616:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2524 24 on Line 482

Clock Cycle 3617:
$t0 -> 1, 
Started lw 1692 $t0 on Line 484
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3618:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3619:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3620:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3621:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3622:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3623:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3624:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3625:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3626:
$t0 -> 1, 
Completed 10/22
Memory at 2524 = 24

Clock Cycle 3627:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3628:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3629:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3630:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3631:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3632:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3633:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3634:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3635:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3636:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3637:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3638:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1692 $t0 on Line 484

Clock Cycle 3639:
lw
DRAM Request(Read) Issued for lw 3932 $t0 on Line 485

Clock Cycle 3640:
$t0 -> 1, 
Started lw 3932 $t0 on Line 485
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 3641:
$t0 -> 1, 
Completed 2/12

Clock Cycle 3642:
$t0 -> 1, 
Completed 3/12

Clock Cycle 3643:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3644:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3645:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3646:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3647:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3648:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3649:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3650:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3651:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3932 $t0 on Line 485

Clock Cycle 3652:
sw
DRAM Request(Write) Issued for sw 2512 0 on Line 486

Clock Cycle 3653:

Started sw 2512 0 on Line 486
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1008 0 on Line 487

Clock Cycle 3654:

Completed 2/12
addi
addi$t0,$t4,3652
$t0 = 3652

Clock Cycle 3655:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 192 688 on Line 489

Clock Cycle 3656:

Completed 4/12
addi
addi$t4,$t1,424
$t4 = 424

Clock Cycle 3657:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1664 688 on Line 491

Clock Cycle 3658:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 1576 $t0 on Line 492

Clock Cycle 3659:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3660:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3661:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3662:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3663:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3664:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2512 0 on Line 486

Clock Cycle 3665:
$t0 -> 1, 
Started sw 1008 0 on Line 487
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3666:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3667:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3668:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3669:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3670:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3671:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3672:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3673:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3674:
$t0 -> 1, 
Completed 10/22

Clock Cycle 3675:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3676:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3677:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3678:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3679:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3680:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3681:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3682:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3683:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3684:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3685:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3686:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1008 0 on Line 487

Clock Cycle 3687:
$t0 -> 1, 
Started sw 192 688 on Line 489
Completed 1/2

Clock Cycle 3688:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 192 688 on Line 489

Clock Cycle 3689:
$t0 -> 1, 
Started sw 1664 688 on Line 491
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3690:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3691:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3692:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3693:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3694:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3695:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3696:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3697:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3698:
$t0 -> 1, 
Completed 10/22
Memory at 192 = 688

Clock Cycle 3699:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3700:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3701:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3702:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3703:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3704:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3705:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3706:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3707:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3708:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3709:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3710:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1664 688 on Line 491

Clock Cycle 3711:
$t0 -> 1, 
Started lw 1576 $t0 on Line 492
Completed 1/2

Clock Cycle 3712:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1576 $t0 on Line 492

Clock Cycle 3713:
sw
DRAM Request(Write) Issued for sw 3372 0 on Line 493

Clock Cycle 3714:

Started sw 3372 0 on Line 493
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 756 $t2 on Line 494

Clock Cycle 3715:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2832 $t0 on Line 495

Clock Cycle 3716:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 3717:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 3718:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 3719:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 3720:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 3721:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 3722:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 3723:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1664 = 688

Clock Cycle 3724:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 3725:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 3726:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 3727:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 3728:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 3729:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 3730:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 3731:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 3732:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 3733:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 3734:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 3735:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3372 0 on Line 493

Clock Cycle 3736:
$t0 -> 1, $t2 -> 1, 
Started lw 756 $t2 on Line 494
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3737:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 3738:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 3739:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 3740:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 3741:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 3742:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 3743:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 3744:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 3745:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 3746:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 3747:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 3748:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 3749:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 3750:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 3751:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 3752:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 3753:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 3754:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 3755:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 3756:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 3757:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 756 $t2 on Line 494

Clock Cycle 3758:
$t0 -> 1, 
Started lw 2832 $t0 on Line 495
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 884 $t2 on Line 496

Clock Cycle 3759:
$t0 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 3760:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 3761:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 3762:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 3763:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 3764:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 3765:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 3766:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 3767:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 3768:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 3769:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2832 $t0 on Line 495

Clock Cycle 3770:
$t2 -> 1, 
Started lw 884 $t2 on Line 496
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3771:
$t2 -> 1, 
Completed 2/12

Clock Cycle 3772:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3773:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3774:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3775:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3776:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3777:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3778:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3779:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3780:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3781:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 884 $t2 on Line 496

Clock Cycle 3782:
addi
addi$t2,$t0,2480
$t2 = 2480

Clock Cycle 3783:
sw
DRAM Request(Write) Issued for sw 1832 0 on Line 498

Clock Cycle 3784:

Started sw 1832 0 on Line 498
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2436 $t4 on Line 499

Clock Cycle 3785:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 144 $t3 on Line 500

Clock Cycle 3786:
$t3 -> 1, $t4 -> 1, 
Completed 3/12
addi
addi$t1,$t0,516
$t1 = 516

Clock Cycle 3787:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 3788:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 3789:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 3790:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 3791:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 3792:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 3793:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 3794:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 3795:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1832 0 on Line 498

Clock Cycle 3796:
$t3 -> 1, $t4 -> 1, 
Started lw 2436 $t4 on Line 499
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3797:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3798:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3799:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3800:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3801:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3802:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3803:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3804:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3805:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3806:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3807:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3808:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3809:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3810:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3811:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3812:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3813:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3814:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3815:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3816:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3817:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2436 $t4 on Line 499

Clock Cycle 3818:
$t3 -> 1, 
Started lw 144 $t3 on Line 500
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1064 0 on Line 502

Clock Cycle 3819:
$t3 -> 1, 
Completed 2/12
addi
addi$t4,$t2,3732
$t4 = 6212

Clock Cycle 3820:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 484 $t4 on Line 504

Clock Cycle 3821:
$t3 -> 1, $t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 820 $t1 on Line 505

Clock Cycle 3822:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 3823:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 3824:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 3825:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 3826:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 3827:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 3828:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 3829:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 144 $t3 on Line 500

Clock Cycle 3830:
$t1 -> 1, $t4 -> 1, 
Started lw 484 $t4 on Line 504
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1060 0 on Line 506

Clock Cycle 3831:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 484 $t4 on Line 504

Clock Cycle 3832:
$t1 -> 1, 
Started lw 820 $t1 on Line 505
Completed 1/2
addi
addi$t4,$t2,1548
$t4 = 4028

Clock Cycle 3833:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 820 $t1 on Line 505
lw
DRAM Request(Read) Issued for lw 2520 $t4 on Line 508

Clock Cycle 3834:
$t4 -> 1, 
Started sw 1064 0 on Line 502
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t2,3488
$t3 = 5968

Clock Cycle 3835:
$t4 -> 1, 
Completed 2/12

Clock Cycle 3836:
$t4 -> 1, 
Completed 3/12

Clock Cycle 3837:
$t4 -> 1, 
Completed 4/12

Clock Cycle 3838:
$t4 -> 1, 
Completed 5/12

Clock Cycle 3839:
$t4 -> 1, 
Completed 6/12

Clock Cycle 3840:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3841:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3842:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3843:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3844:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3845:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1064 0 on Line 502

Clock Cycle 3846:
$t4 -> 1, 
Started sw 1060 0 on Line 506
Completed 1/2

Clock Cycle 3847:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1060 0 on Line 506

Clock Cycle 3848:
$t4 -> 1, 
Started lw 2520 $t4 on Line 508
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3849:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3850:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3851:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3852:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3853:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3854:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3855:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3856:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3857:
$t4 -> 1, 
Completed 10/22

Clock Cycle 3858:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3859:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3860:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3861:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3862:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3863:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3864:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3865:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3866:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3867:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3868:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3869:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2520 $t4 on Line 508

Clock Cycle 3870:
addi
addi$t4,$t4,932
$t4 = 932

Clock Cycle 3871:
sw
DRAM Request(Write) Issued for sw 2224 0 on Line 511

Clock Cycle 3872:

Started sw 2224 0 on Line 511
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3400 2480 on Line 512

Clock Cycle 3873:

Completed 2/2
Finished Instruction sw 2224 0 on Line 511
sw
DRAM Request(Write) Issued for sw 3240 0 on Line 513

Clock Cycle 3874:

Started sw 3400 2480 on Line 512
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2868 2480 on Line 514

Clock Cycle 3875:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 656 $t4 on Line 515

Clock Cycle 3876:
$t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 60 5968 on Line 516

Clock Cycle 3877:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3878:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3879:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3880:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3881:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3882:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3883:
$t4 -> 1, 
Completed 10/22

Clock Cycle 3884:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3885:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3886:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3887:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3888:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3889:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3890:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3891:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3892:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3893:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3894:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3895:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3400 2480 on Line 512

Clock Cycle 3896:
$t4 -> 1, 
Started sw 3240 0 on Line 513
Completed 1/2

Clock Cycle 3897:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3240 0 on Line 513

Clock Cycle 3898:
$t4 -> 1, 
Started sw 2868 2480 on Line 514
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3899:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3900:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3901:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3902:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3903:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3904:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3905:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3906:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3907:
$t4 -> 1, 
Completed 10/22
Memory at 3400 = 2480

Clock Cycle 3908:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3909:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3910:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3911:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3912:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3913:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3914:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3915:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3916:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3917:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3918:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3919:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2868 2480 on Line 514

Clock Cycle 3920:
$t4 -> 1, 
Started lw 656 $t4 on Line 515
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3921:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3922:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3923:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3924:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3925:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3926:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3927:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3928:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3929:
$t4 -> 1, 
Completed 10/22
Memory at 2868 = 2480

Clock Cycle 3930:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3931:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3932:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3933:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3934:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3935:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3936:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3937:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3938:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3939:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3940:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3941:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 656 $t4 on Line 515

Clock Cycle 3942:

Started sw 60 5968 on Line 516
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1268 $t4 on Line 517

Clock Cycle 3943:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 60 5968 on Line 516
addi
addi$t3,$t3,3996
$t3 = 9964

Clock Cycle 3944:
$t4 -> 1, 
Started lw 1268 $t4 on Line 517
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3945:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3946:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3947:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3948:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3949:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3950:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3951:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3952:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3953:
$t4 -> 1, 
Completed 10/22
Memory at 60 = 5968

Clock Cycle 3954:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3955:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3956:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3957:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3958:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3959:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3960:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3961:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3962:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3963:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3964:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3965:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1268 $t4 on Line 517

Clock Cycle 3966:
addi
addi$t1,$t4,1172
$t1 = 1172

Clock Cycle 3967:
addi
addi$t1,$t1,1280
$t1 = 2452

Clock Cycle 3968:
addi
addi$t2,$t0,1104
$t2 = 1104

Clock Cycle 3969:
sw
DRAM Request(Write) Issued for sw 2824 9964 on Line 522

Clock Cycle 3970:

Started sw 2824 9964 on Line 522
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 716 $t4 on Line 523

Clock Cycle 3971:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2044 1104 on Line 524

Clock Cycle 3972:
$t4 -> 1, 
Completed 3/12
addi
addi$t3,$t1,1520
$t3 = 3972

Clock Cycle 3973:
$t4 -> 1, 
Completed 4/12

Clock Cycle 3974:
$t4 -> 1, 
Completed 5/12

Clock Cycle 3975:
$t4 -> 1, 
Completed 6/12

Clock Cycle 3976:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3977:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3978:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3979:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3980:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3981:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 2824 9964 on Line 522

Clock Cycle 3982:
$t4 -> 1, 
Started lw 716 $t4 on Line 523
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3983:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3984:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3985:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3986:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3987:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3988:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3989:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3990:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3991:
$t4 -> 1, 
Completed 10/22
Memory at 2824 = 9964

Clock Cycle 3992:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3993:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3994:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3995:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3996:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3997:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3998:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3999:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4000:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4001:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4002:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4003:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 716 $t4 on Line 523

Clock Cycle 4004:

Started sw 2044 1104 on Line 524
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3776 $t4 on Line 526

Clock Cycle 4005:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1832 2452 on Line 527

Clock Cycle 4006:
$t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2352 $t2 on Line 528

Clock Cycle 4007:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4008:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4009:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4010:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4011:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4012:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4013:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4014:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4015:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2044 1104 on Line 524

Clock Cycle 4016:
$t2 -> 1, $t4 -> 1, 
Started sw 1832 2452 on Line 527
Completed 1/2

Clock Cycle 4017:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1832 2452 on Line 527

Clock Cycle 4018:
$t2 -> 1, $t4 -> 1, 
Started lw 3776 $t4 on Line 526
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4019:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4020:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4021:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4022:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4023:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4024:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4025:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4026:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4027:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1832 = 2452
Memory at 2044 = 1104

Clock Cycle 4028:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4029:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4030:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4031:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4032:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4033:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4034:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4035:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4036:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4037:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4038:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4039:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3776 $t4 on Line 526

Clock Cycle 4040:
$t2 -> 1, 
Started lw 2352 $t2 on Line 528
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4041:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4042:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4043:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4044:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4045:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4046:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4047:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4048:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4049:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4050:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4051:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2352 $t2 on Line 528

Clock Cycle 4052:
addi
addi$t2,$t0,696
$t2 = 696

Clock Cycle 4053:
addi
addi$t3,$t1,868
$t3 = 3320

Clock Cycle 4054:
sw
DRAM Request(Write) Issued for sw 3044 0 on Line 531

Clock Cycle 4055:

Started sw 3044 0 on Line 531
Completed 1/2
addi
addi$t4,$t2,940
$t4 = 1636

Clock Cycle 4056:

Completed 2/2
Finished Instruction sw 3044 0 on Line 531
lw
DRAM Request(Read) Issued for lw 1828 $t2 on Line 533

Clock Cycle 4057:
$t2 -> 1, 
Started lw 1828 $t2 on Line 533
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 884 0 on Line 534

Clock Cycle 4058:
$t2 -> 1, 
Completed 2/22
addi
addi$t0,$t1,2328
$t0 = 4780

Clock Cycle 4059:
$t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2048 $t4 on Line 536

Clock Cycle 4060:
$t2 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 344 3320 on Line 537

Clock Cycle 4061:
$t2 -> 1, $t4 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1516 $t1 on Line 538

Clock Cycle 4062:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4063:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4064:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4065:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4066:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4067:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4068:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4069:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4070:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4071:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4072:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4073:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4074:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4075:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4076:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4077:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4078:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1828 $t2 on Line 533

Clock Cycle 4079:
$t1 -> 1, $t4 -> 1, 
Started lw 1516 $t1 on Line 538
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3468 $t2 on Line 539

Clock Cycle 4080:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 2964
Finished Instruction lw 1516 $t1 on Line 538

Clock Cycle 4081:
$t2 -> 1, $t4 -> 1, 
Started sw 884 0 on Line 534
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4082:
$t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 4083:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 4084:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4085:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4086:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4087:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4088:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4089:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4090:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4091:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4092:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 884 0 on Line 534

Clock Cycle 4093:
$t2 -> 1, $t4 -> 1, 
Started sw 344 3320 on Line 537
Completed 1/2

Clock Cycle 4094:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 344 3320 on Line 537

Clock Cycle 4095:
$t2 -> 1, $t4 -> 1, 
Started lw 2048 $t4 on Line 536
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4096:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4097:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4098:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4099:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4100:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4101:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4102:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4103:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4104:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 344 = 3320

Clock Cycle 4105:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4106:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4107:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4108:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4109:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4110:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4111:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4112:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4113:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4114:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4115:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4116:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2048 $t4 on Line 536

Clock Cycle 4117:
$t2 -> 1, 
Started lw 3468 $t2 on Line 539
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4118:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4119:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4120:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4121:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4122:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4123:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4124:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4125:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4126:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4127:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4128:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3468 $t2 on Line 539

Clock Cycle 4129:
sw
DRAM Request(Write) Issued for sw 352 0 on Line 540

Clock Cycle 4130:

Started sw 352 0 on Line 540
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t0,1884
$t4 = 6664

Clock Cycle 4131:

Completed 2/12
addi
addi$t0,$t0,1784
$t0 = 6564

Clock Cycle 4132:

Completed 3/12
addi
addi$t4,$t2,3368
$t4 = 3368

Clock Cycle 4133:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 604 $t3 on Line 544

Clock Cycle 4134:
$t3 -> 1, 
Completed 5/12

Clock Cycle 4135:
$t3 -> 1, 
Completed 6/12

Clock Cycle 4136:
$t3 -> 1, 
Completed 7/12

Clock Cycle 4137:
$t3 -> 1, 
Completed 8/12

Clock Cycle 4138:
$t3 -> 1, 
Completed 9/12

Clock Cycle 4139:
$t3 -> 1, 
Completed 10/12

Clock Cycle 4140:
$t3 -> 1, 
Completed 11/12

Clock Cycle 4141:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 352 0 on Line 540

Clock Cycle 4142:
$t3 -> 1, 
Started lw 604 $t3 on Line 544
Completed 1/2

Clock Cycle 4143:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 604 $t3 on Line 544

Clock Cycle 4144:
lw
DRAM Request(Read) Issued for lw 3832 $t3 on Line 545

Clock Cycle 4145:
$t3 -> 1, 
Started lw 3832 $t3 on Line 545
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t2,$t2,2500
$t2 = 2500

Clock Cycle 4146:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1568 2964 on Line 547

Clock Cycle 4147:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4148:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4149:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4150:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4151:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4152:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4153:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4154:
$t3 -> 1, 
Completed 10/22

Clock Cycle 4155:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4156:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4157:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4158:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4159:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4160:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4161:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4162:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4163:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4164:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4165:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4166:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3832 $t3 on Line 545

Clock Cycle 4167:

Started sw 1568 2964 on Line 547
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3728 $t3 on Line 548

Clock Cycle 4168:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 528 $t2 on Line 549

Clock Cycle 4169:
$t2 -> 1, $t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 104 2964 on Line 550

Clock Cycle 4170:
$t2 -> 1, $t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1448 $t0 on Line 551

Clock Cycle 4171:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 4172:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 4173:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 4174:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 4175:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 4176:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 4177:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 4178:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1568 2964 on Line 547

Clock Cycle 4179:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 1448 $t0 on Line 551
Completed 1/2

Clock Cycle 4180:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1448 $t0 on Line 551

Clock Cycle 4181:
$t2 -> 1, $t3 -> 1, 
Started lw 3728 $t3 on Line 548
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1656 0 on Line 552

Clock Cycle 4182:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 4183:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 4184:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 4185:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 4186:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 4187:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 4188:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 4189:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 4190:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1568 = 2964

Clock Cycle 4191:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 4192:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 4193:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 4194:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 4195:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 4196:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 4197:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 4198:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 4199:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 4200:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 4201:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 4202:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3728 $t3 on Line 548

Clock Cycle 4203:
$t2 -> 1, 
Started lw 528 $t2 on Line 549
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4204:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4205:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4206:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4207:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4208:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4209:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4210:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4211:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4212:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4213:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4214:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 528 $t2 on Line 549

Clock Cycle 4215:

Started sw 104 2964 on Line 550
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2696 0 on Line 553

Clock Cycle 4216:

Completed 2/2
Finished Instruction sw 104 2964 on Line 550
lw
DRAM Request(Read) Issued for lw 2476 $t2 on Line 554

Clock Cycle 4217:
$t2 -> 1, 
Started sw 1656 0 on Line 552
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2436 $t1 on Line 555

Clock Cycle 4218:
$t1 -> 1, $t2 -> 1, 
Completed 2/22
addi
addi$t0,$t3,3732
$t0 = 3732

Clock Cycle 4219:
$t1 -> 1, $t2 -> 1, 
Completed 3/22
addi
addi$t0,$t4,3124
$t0 = 6492

Clock Cycle 4220:
$t1 -> 1, $t2 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 536 0 on Line 558

Clock Cycle 4221:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 4222:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 4223:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 4224:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 4225:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 4226:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 104 = 2964

Clock Cycle 4227:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 4228:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 4229:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 4230:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 4231:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 4232:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 4233:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 4234:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 4235:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 4236:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 4237:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 4238:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1656 0 on Line 552

Clock Cycle 4239:
$t1 -> 1, $t2 -> 1, 
Started sw 2696 0 on Line 553
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4240:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 4241:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 4242:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 4243:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 4244:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 4245:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 4246:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 4247:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 4248:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 4249:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 4250:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 4251:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 4252:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 4253:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 4254:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 4255:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 4256:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 4257:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 4258:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 4259:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 4260:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2696 0 on Line 553

Clock Cycle 4261:
$t1 -> 1, $t2 -> 1, 
Started lw 2476 $t2 on Line 554
Completed 1/2

Clock Cycle 4262:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 554

Clock Cycle 4263:
$t1 -> 1, 
Started lw 2436 $t1 on Line 555
Completed 1/2

Clock Cycle 4264:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2436 $t1 on Line 555

Clock Cycle 4265:

Started sw 536 0 on Line 558
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t0,$t1,692
$t0 = 692

Clock Cycle 4266:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 16 0 on Line 560

Clock Cycle 4267:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 568 0 on Line 561

Clock Cycle 4268:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 3852 $t1 on Line 562

Clock Cycle 4269:
$t1 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 1876 3368 on Line 563

Clock Cycle 4270:
$t1 -> 1, 
Completed 6/22
addi
addi$t4,$t2,252
$t4 = 252

Clock Cycle 4271:
$t1 -> 1, 
Completed 7/22
addi
addi$t4,$t3,3444
$t4 = 3444

Clock Cycle 4272:
$t1 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 3536 $t0 on Line 566

Clock Cycle 4273:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 4274:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 4275:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 4276:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 4277:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 4278:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 4279:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 4280:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 4281:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 4282:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 4283:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 4284:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 4285:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 4286:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 536 0 on Line 558

Clock Cycle 4287:
$t0 -> 1, $t1 -> 1, 
Started sw 16 0 on Line 560
Completed 1/2

Clock Cycle 4288:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 16 0 on Line 560

Clock Cycle 4289:
$t0 -> 1, $t1 -> 1, 
Started sw 568 0 on Line 561
Completed 1/2

Clock Cycle 4290:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 568 0 on Line 561

Clock Cycle 4291:
$t0 -> 1, $t1 -> 1, 
Started lw 3852 $t1 on Line 562
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4292:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 4293:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 4294:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 4295:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 4296:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 4297:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 4298:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 4299:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 4300:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 4301:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 4302:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 4303:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 4304:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 4305:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 4306:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 4307:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 4308:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 4309:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 4310:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 4311:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 4312:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3852 $t1 on Line 562

Clock Cycle 4313:
$t0 -> 1, 
Started lw 3536 $t0 on Line 566
Completed 1/2
addi
addi$t4,$t1,964
$t4 = 964

Clock Cycle 4314:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3536 $t0 on Line 566
addi
addi$t3,$t3,1876
$t3 = 1876

Clock Cycle 4315:

Started sw 1876 3368 on Line 563
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t2,152
$t0 = 152

Clock Cycle 4316:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1660 $t2 on Line 570

Clock Cycle 4317:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2888 964 on Line 571

Clock Cycle 4318:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4319:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4320:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4321:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4322:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4323:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4324:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4325:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4326:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1876 3368 on Line 563

Clock Cycle 4327:
$t2 -> 1, 
Started lw 1660 $t2 on Line 570
Completed 1/2

Clock Cycle 4328:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1660 $t2 on Line 570

Clock Cycle 4329:

Started sw 2888 964 on Line 571
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3340 $t2 on Line 572

Clock Cycle 4330:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4331:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4332:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4333:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4334:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4335:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4336:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4337:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4338:
$t2 -> 1, 
Completed 10/22
Memory at 1876 = 3368

Clock Cycle 4339:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4340:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4341:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4342:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4343:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4344:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4345:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4346:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4347:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4348:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4349:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4350:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2888 964 on Line 571

Clock Cycle 4351:
$t2 -> 1, 
Started lw 3340 $t2 on Line 572
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4352:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4353:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4354:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4355:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4356:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4357:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4358:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4359:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4360:
$t2 -> 1, 
Completed 10/22
Memory at 2888 = 964

Clock Cycle 4361:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4362:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4363:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4364:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4365:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4366:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4367:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4368:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4369:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4370:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4371:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4372:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3340 $t2 on Line 572

Clock Cycle 4373:
sw
DRAM Request(Write) Issued for sw 3924 0 on Line 573

Clock Cycle 4374:

Started sw 3924 0 on Line 573
Completed 1/2
addi
addi$t3,$t0,2796
$t3 = 2948

Clock Cycle 4375:

Completed 2/2
Finished Instruction sw 3924 0 on Line 573
addi
addi$t2,$t3,3344
$t2 = 6292

Clock Cycle 4376:
addi
addi$t1,$t0,2904
$t1 = 3056

Clock Cycle 4377:
sw
DRAM Request(Write) Issued for sw 3496 152 on Line 577

Clock Cycle 4378:

Started sw 3496 152 on Line 577
Completed 1/2
addi
addi$t4,$t4,1448
$t4 = 2412

Clock Cycle 4379:

Completed 2/2
Finished Instruction sw 3496 152 on Line 577
addi
addi$t2,$t4,1012
$t2 = 3424

Clock Cycle 4380:
lw
DRAM Request(Read) Issued for lw 2500 $t3 on Line 580

Clock Cycle 4381:
$t3 -> 1, 
Started lw 2500 $t3 on Line 580
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3236 $t0 on Line 581

Clock Cycle 4382:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 4383:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 4384:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 4385:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 4386:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 4387:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 4388:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 4389:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 4390:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3496 = 152

Clock Cycle 4391:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 4392:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 4393:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 4394:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 4395:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 4396:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 4397:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 4398:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 4399:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 4400:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 4401:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 4402:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2500 $t3 on Line 580

Clock Cycle 4403:
$t0 -> 1, 
Started lw 3236 $t0 on Line 581
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4404:
$t0 -> 1, 
Completed 2/12

Clock Cycle 4405:
$t0 -> 1, 
Completed 3/12

Clock Cycle 4406:
$t0 -> 1, 
Completed 4/12

Clock Cycle 4407:
$t0 -> 1, 
Completed 5/12

Clock Cycle 4408:
$t0 -> 1, 
Completed 6/12

Clock Cycle 4409:
$t0 -> 1, 
Completed 7/12

Clock Cycle 4410:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4411:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4412:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4413:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4414:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3236 $t0 on Line 581

Clock Cycle 4415:
lw
DRAM Request(Read) Issued for lw 1788 $t0 on Line 582

Clock Cycle 4416:
$t0 -> 1, 
Started lw 1788 $t0 on Line 582
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 636 $t4 on Line 583

Clock Cycle 4417:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 4418:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 4419:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4420:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4421:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4422:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4423:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4424:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4425:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4426:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4427:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1788 $t0 on Line 582

Clock Cycle 4428:
$t4 -> 1, 
Started lw 636 $t4 on Line 583
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4429:
$t4 -> 1, 
Completed 2/12

Clock Cycle 4430:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4431:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4432:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4433:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4434:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4435:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4436:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4437:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4438:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4439:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 636 $t4 on Line 583

Clock Cycle 4440:
addi
addi$t3,$t4,3356
$t3 = 3356

Clock Cycle 4441:
lw
DRAM Request(Read) Issued for lw 972 $t3 on Line 585

Clock Cycle 4442:
$t3 -> 1, 
Started lw 972 $t3 on Line 585
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3948 $t4 on Line 586

Clock Cycle 4443:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 972 $t3 on Line 585

Clock Cycle 4444:
$t4 -> 1, 
Started lw 3948 $t4 on Line 586
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4445:
$t4 -> 1, 
Completed 2/12

Clock Cycle 4446:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4447:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4448:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4449:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4450:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4451:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4452:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4453:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4454:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4455:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3948 $t4 on Line 586

Clock Cycle 4456:
addi
addi$t4,$t2,3416
$t4 = 6840

Clock Cycle 4457:
addi
addi$t1,$t4,2016
$t1 = 8856

Clock Cycle 4458:
lw
DRAM Request(Read) Issued for lw 1800 $t2 on Line 589

Clock Cycle 4459:
$t2 -> 1, 
Started lw 1800 $t2 on Line 589
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4460:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4461:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4462:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4463:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4464:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4465:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4466:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4467:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4468:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4469:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4470:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1800 $t2 on Line 589

Clock Cycle 4471:
sw
DRAM Request(Write) Issued for sw 3980 0 on Line 590

Clock Cycle 4472:

Started sw 3980 0 on Line 590
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2816 $t0 on Line 591

Clock Cycle 4473:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1404 0 on Line 592

Clock Cycle 4474:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1932 0 on Line 593

Clock Cycle 4475:
$t0 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 700 $t4 on Line 594

Clock Cycle 4476:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4477:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4478:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4479:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4480:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4481:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4482:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4483:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3980 0 on Line 590

Clock Cycle 4484:
$t0 -> 1, $t4 -> 1, 
Started lw 2816 $t0 on Line 591
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4485:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4486:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4487:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4488:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4489:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4490:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4491:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4492:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4493:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4494:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4495:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4496:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4497:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4498:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4499:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4500:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4501:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4502:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4503:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4504:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4505:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2816 $t0 on Line 591

Clock Cycle 4506:
$t4 -> 1, 
Started sw 1404 0 on Line 592
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t3,1084
$t0 = 1084

Clock Cycle 4507:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 436 $t1 on Line 596

Clock Cycle 4508:
$t1 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 4509:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4510:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4511:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4512:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4513:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4514:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4515:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4516:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4517:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1404 0 on Line 592

Clock Cycle 4518:
$t1 -> 1, $t4 -> 1, 
Started sw 1932 0 on Line 593
Completed 1/2

Clock Cycle 4519:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1932 0 on Line 593

Clock Cycle 4520:
$t1 -> 1, $t4 -> 1, 
Started lw 700 $t4 on Line 594
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4521:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4522:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4523:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4524:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4525:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4526:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4527:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4528:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4529:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4530:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4531:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4532:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4533:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4534:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4535:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4536:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4537:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4538:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4539:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4540:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4541:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 700 $t4 on Line 594

Clock Cycle 4542:
$t1 -> 1, 
Started lw 436 $t1 on Line 596
Completed 1/2
addi
addi$t4,$t4,2060
$t4 = 2060

Clock Cycle 4543:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 436 $t1 on Line 596
addi
addi$t2,$t0,3484
$t2 = 4568

Clock Cycle 4544:
sw
DRAM Request(Write) Issued for sw 1852 2060 on Line 599

Clock Cycle 4545:

Started sw 1852 2060 on Line 599
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t1,1384
$t3 = 1384

Clock Cycle 4546:

Completed 2/12
addi
addi$t4,$t1,2612
$t4 = 2612

Clock Cycle 4547:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2732 2612 on Line 602

Clock Cycle 4548:

Completed 4/12
addi
addi$t1,$t4,2260
$t1 = 4872

Clock Cycle 4549:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 1700 $t0 on Line 604

Clock Cycle 4550:
$t0 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3808 $t1 on Line 605

Clock Cycle 4551:
$t0 -> 1, $t1 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 2292 4568 on Line 606

Clock Cycle 4552:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 4553:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 4554:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 4555:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 4556:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
Finished Instruction sw 1852 2060 on Line 599

Clock Cycle 4557:
$t0 -> 1, $t1 -> 1, 
Started lw 1700 $t0 on Line 604
Completed 1/2

Clock Cycle 4558:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1700 $t0 on Line 604

Clock Cycle 4559:
$t1 -> 1, 
Started sw 2732 2612 on Line 602
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4560:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4561:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4562:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4563:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4564:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4565:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4566:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4567:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4568:
$t1 -> 1, 
Completed 10/22
Memory at 1852 = 2060

Clock Cycle 4569:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4570:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4571:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4572:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4573:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4574:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4575:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4576:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4577:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4578:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4579:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4580:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2732 2612 on Line 602

Clock Cycle 4581:
$t1 -> 1, 
Started sw 2292 4568 on Line 606
Completed 1/2

Clock Cycle 4582:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2292 4568 on Line 606

Clock Cycle 4583:
$t1 -> 1, 
Started lw 3808 $t1 on Line 605
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4584:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4585:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4586:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4587:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4588:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4589:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4590:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4591:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4592:
$t1 -> 1, 
Completed 10/22
Memory at 2292 = 4568
Memory at 2732 = 2612

Clock Cycle 4593:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4594:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4595:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4596:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4597:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4598:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4599:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4600:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4601:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4602:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4603:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4604:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3808 $t1 on Line 605

Clock Cycle 4605:
addi
addi$t1,$t1,456
$t1 = 456

Clock Cycle 4606:
sw
DRAM Request(Write) Issued for sw 3084 1384 on Line 608

Clock Cycle 4607:

Started sw 3084 1384 on Line 608
Completed 1/2
lw
DRAM Request(Read) Issued for lw 680 $t2 on Line 609

Clock Cycle 4608:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3084 1384 on Line 608

Clock Cycle 4609:
$t2 -> 1, 
Started lw 680 $t2 on Line 609
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4610:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4611:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4612:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4613:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4614:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4615:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4616:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4617:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4618:
$t2 -> 1, 
Completed 10/22
Memory at 3084 = 1384

Clock Cycle 4619:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4620:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4621:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4622:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4623:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4624:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4625:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4626:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4627:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4628:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4629:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4630:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 680 $t2 on Line 609

Clock Cycle 4631:
addi
addi$t4,$t2,3096
$t4 = 3096

Clock Cycle 4632:
addi
addi$t1,$t3,2120
$t1 = 3504

Clock Cycle 4633:
lw
DRAM Request(Read) Issued for lw 1236 $t2 on Line 612

Clock Cycle 4634:
$t2 -> 1, 
Started lw 1236 $t2 on Line 612
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t1,636
$t1 = 4140

Clock Cycle 4635:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2044 $t1 on Line 614

Clock Cycle 4636:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 4637:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 4638:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 4639:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 4640:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 4641:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 4642:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 4643:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 4644:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 4645:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1236 $t2 on Line 612

Clock Cycle 4646:
$t1 -> 1, 
Started lw 2044 $t1 on Line 614
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2220 $t2 on Line 615

Clock Cycle 4647:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 1104
Finished Instruction lw 2044 $t1 on Line 614

Clock Cycle 4648:
$t2 -> 1, 
Started lw 2220 $t2 on Line 615
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4649:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4650:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4651:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4652:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4653:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4654:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4655:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4656:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4657:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4658:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4659:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2220 $t2 on Line 615

Clock Cycle 4660:
addi
addi$t2,$t1,760
$t2 = 1864

Clock Cycle 4661:
sw
DRAM Request(Write) Issued for sw 816 1104 on Line 617

Clock Cycle 4662:

Started sw 816 1104 on Line 617
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2884 $t2 on Line 618

Clock Cycle 4663:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4664:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4665:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4666:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4667:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4668:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4669:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4670:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4671:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4672:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4673:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 816 1104 on Line 617

Clock Cycle 4674:
$t2 -> 1, 
Started lw 2884 $t2 on Line 618
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4675:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4676:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4677:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4678:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4679:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4680:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4681:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4682:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4683:
$t2 -> 1, 
Completed 10/22
Memory at 816 = 1104

Clock Cycle 4684:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4685:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4686:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4687:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4688:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4689:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4690:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4691:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4692:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4693:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4694:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4695:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2884 $t2 on Line 618

Clock Cycle 4696:
addi
addi$t0,$t2,2708
$t0 = 2708

Clock Cycle 4697:
sw
DRAM Request(Write) Issued for sw 3652 1384 on Line 620

Clock Cycle 4698:

Started sw 3652 1384 on Line 620
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 752 $t4 on Line 621

Clock Cycle 4699:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2384 $t1 on Line 622

Clock Cycle 4700:
$t1 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2888 2708 on Line 623

Clock Cycle 4701:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4702:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4703:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4704:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4705:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4706:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4707:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4708:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4709:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3652 1384 on Line 620

Clock Cycle 4710:
$t1 -> 1, $t4 -> 1, 
Started lw 752 $t4 on Line 621
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4711:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4712:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4713:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4714:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4715:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4716:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4717:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4718:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4719:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3652 = 1384

Clock Cycle 4720:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4721:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4722:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4723:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4724:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4725:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4726:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4727:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4728:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4729:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4730:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4731:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 752 $t4 on Line 621

Clock Cycle 4732:
$t1 -> 1, 
Started lw 2384 $t1 on Line 622
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4733:
$t1 -> 1, 
Completed 2/12

Clock Cycle 4734:
$t1 -> 1, 
Completed 3/12

Clock Cycle 4735:
$t1 -> 1, 
Completed 4/12

Clock Cycle 4736:
$t1 -> 1, 
Completed 5/12

Clock Cycle 4737:
$t1 -> 1, 
Completed 6/12

Clock Cycle 4738:
$t1 -> 1, 
Completed 7/12

Clock Cycle 4739:
$t1 -> 1, 
Completed 8/12

Clock Cycle 4740:
$t1 -> 1, 
Completed 9/12

Clock Cycle 4741:
$t1 -> 1, 
Completed 10/12

Clock Cycle 4742:
$t1 -> 1, 
Completed 11/12

Clock Cycle 4743:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2384 $t1 on Line 622

Clock Cycle 4744:

Started sw 2888 2708 on Line 623
Completed 1/2
addi
addi$t1,$t2,164
$t1 = 164

Clock Cycle 4745:

Completed 2/2
Finished Instruction sw 2888 2708 on Line 623
addi
addi$t1,$t2,2044
$t1 = 2044

Clock Cycle 4746:
addi
addi$t0,$t0,2432
$t0 = 5140

Clock Cycle 4747:
addi
addi$t1,$t4,2464
$t1 = 2464

Clock Cycle 4748:
sw
DRAM Request(Write) Issued for sw 3640 1384 on Line 628

Clock Cycle 4749:

Started sw 3640 1384 on Line 628
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 604 0 on Line 629

Clock Cycle 4750:

Completed 2/22
addi
addi$t1,$t0,1204
$t1 = 6344

Clock Cycle 4751:

Completed 3/22
addi
addi$t0,$t2,1940
$t0 = 1940

Clock Cycle 4752:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1788 $t0 on Line 632

Clock Cycle 4753:
$t0 -> 1, 
Completed 5/22
addi
addi$t3,$t4,1432
$t3 = 1432

Clock Cycle 4754:
$t0 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 1408 $t4 on Line 634

Clock Cycle 4755:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4756:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4757:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4758:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2888 = 2708

Clock Cycle 4759:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4760:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4761:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4762:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4763:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4764:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4765:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4766:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4767:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4768:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4769:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4770:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3640 1384 on Line 628

Clock Cycle 4771:
$t0 -> 1, $t4 -> 1, 
Started sw 604 0 on Line 629
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4772:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4773:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4774:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4775:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4776:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4777:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4778:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4779:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4780:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3640 = 1384

Clock Cycle 4781:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4782:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4783:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4784:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4785:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4786:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4787:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4788:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4789:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4790:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4791:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4792:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 604 0 on Line 629

Clock Cycle 4793:
$t0 -> 1, $t4 -> 1, 
Started lw 1788 $t0 on Line 632
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4794:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4795:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4796:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4797:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4798:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4799:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4800:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4801:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4802:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4803:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4804:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4805:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4806:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4807:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4808:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4809:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4810:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4811:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4812:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4813:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4814:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1788 $t0 on Line 632

Clock Cycle 4815:
$t4 -> 1, 
Started lw 1408 $t4 on Line 634
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1148 $t0 on Line 635

Clock Cycle 4816:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1408 $t4 on Line 634
addi
addi$t2,$t3,880
$t2 = 2312

Clock Cycle 4817:
$t0 -> 1, 
Started lw 1148 $t0 on Line 635
Completed 1/2
addi
addi$t1,$t3,920
$t1 = 2352

Clock Cycle 4818:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1148 $t0 on Line 635
lw
DRAM Request(Read) Issued for lw 2628 $t4 on Line 638

Clock Cycle 4819:
$t4 -> 1, 
Started lw 2628 $t4 on Line 638
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t1,2320
$t1 = 4672

Clock Cycle 4820:
$t4 -> 1, 
Completed 2/12
addi
addi$t0,$t2,1568
$t0 = 3880

Clock Cycle 4821:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4822:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4823:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4824:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4825:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4826:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4827:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4828:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4829:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4830:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2628 $t4 on Line 638

Clock Cycle 4831:
sw
DRAM Request(Write) Issued for sw 48 0 on Line 641

Clock Cycle 4832:

Started sw 48 0 on Line 641
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2148 4672 on Line 642

Clock Cycle 4833:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 876 $t0 on Line 643

Clock Cycle 4834:
$t0 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3624 $t4 on Line 644

Clock Cycle 4835:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4836:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4837:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4838:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4839:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4840:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4841:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4842:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4843:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 48 0 on Line 641

Clock Cycle 4844:
$t0 -> 1, $t4 -> 1, 
Started lw 876 $t0 on Line 643
Completed 1/2

Clock Cycle 4845:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 876 $t0 on Line 643

Clock Cycle 4846:
$t4 -> 1, 
Started sw 2148 4672 on Line 642
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1132 0 on Line 645

Clock Cycle 4847:
$t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2100 0 on Line 646

Clock Cycle 4848:
$t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2144 0 on Line 647

Clock Cycle 4849:
$t4 -> 1, 
Completed 4/22
addi
addi$t1,$t3,1920
$t1 = 3352

Clock Cycle 4850:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4851:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4852:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4853:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4854:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4855:
$t4 -> 1, 
Completed 10/22

Clock Cycle 4856:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4857:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4858:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4859:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4860:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4861:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4862:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4863:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4864:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4865:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4866:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4867:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2148 4672 on Line 642

Clock Cycle 4868:
$t4 -> 1, 
Started sw 2100 0 on Line 646
Completed 1/2

Clock Cycle 4869:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2100 0 on Line 646

Clock Cycle 4870:
$t4 -> 1, 
Started sw 2144 0 on Line 647
Completed 1/2

Clock Cycle 4871:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2144 0 on Line 647

Clock Cycle 4872:
$t4 -> 1, 
Started lw 3624 $t4 on Line 644
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4873:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4874:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4875:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4876:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4877:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4878:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4879:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4880:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4881:
$t4 -> 1, 
Completed 10/22
Memory at 2148 = 4672

Clock Cycle 4882:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4883:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4884:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4885:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4886:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4887:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4888:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4889:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4890:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4891:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4892:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4893:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3624 $t4 on Line 644

Clock Cycle 4894:

Started sw 1132 0 on Line 645
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t1,716
$t4 = 4068

Clock Cycle 4895:

Completed 2/12
addi
addi$t4,$t3,3596
$t4 = 5028

Clock Cycle 4896:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3192 $t1 on Line 651

Clock Cycle 4897:
$t1 -> 1, 
Completed 4/12
addi
addi$t0,$t3,664
$t0 = 2096

Clock Cycle 4898:
$t1 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3220 $t4 on Line 653

Clock Cycle 4899:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4900:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4901:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4902:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4903:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4904:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4905:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1132 0 on Line 645

Clock Cycle 4906:
$t1 -> 1, $t4 -> 1, 
Started lw 3192 $t1 on Line 651
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4907:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4908:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4909:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4910:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4911:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4912:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4913:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4914:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4915:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4916:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4917:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4918:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4919:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4920:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4921:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4922:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4923:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4924:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4925:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4926:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4927:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3192 $t1 on Line 651

Clock Cycle 4928:
$t4 -> 1, 
Started lw 3220 $t4 on Line 653
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1904 0 on Line 654

Clock Cycle 4929:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3220 $t4 on Line 653
sw
DRAM Request(Write) Issued for sw 3280 2312 on Line 655

Clock Cycle 4930:

Started sw 1904 0 on Line 654
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2864 2096 on Line 656

Clock Cycle 4931:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2084 2096 on Line 657

Clock Cycle 4932:

Completed 3/12
addi
addi$t4,$t0,1960
$t4 = 4056

Clock Cycle 4933:

Completed 4/12
addi
addi$t1,$t2,1424
$t1 = 3736

Clock Cycle 4934:

Completed 5/12
addi
addi$t0,$t3,480
$t0 = 1912

Clock Cycle 4935:

Completed 6/12
addi
addi$t0,$t2,3444
$t0 = 5756

Clock Cycle 4936:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 3224 $t0 on Line 662

Clock Cycle 4937:
$t0 -> 1, 
Completed 8/12
addi
addi$t4,$t2,1128
$t4 = 3440

Clock Cycle 4938:
$t0 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 3864 $t3 on Line 664

Clock Cycle 4939:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 4940:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 4941:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1904 0 on Line 654

Clock Cycle 4942:
$t0 -> 1, $t3 -> 1, 
Started sw 3280 2312 on Line 655
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4943:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 4944:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 4945:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 4946:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 4947:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 4948:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 4949:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 4950:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 4951:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 4952:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 4953:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 4954:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 4955:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 4956:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 4957:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 4958:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 4959:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 4960:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 4961:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 4962:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 4963:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3280 2312 on Line 655

Clock Cycle 4964:
$t0 -> 1, $t3 -> 1, 
Started lw 3224 $t0 on Line 662
Completed 1/2

Clock Cycle 4965:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3224 $t0 on Line 662

Clock Cycle 4966:
$t3 -> 1, 
Started lw 3864 $t3 on Line 664
Completed 1/2

Clock Cycle 4967:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3864 $t3 on Line 664

Clock Cycle 4968:

Started sw 2864 2096 on Line 656
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t0,$t3,556
$t0 = 556

Clock Cycle 4969:

Completed 2/22
addi
addi$t3,$t0,1192
$t3 = 1748

Clock Cycle 4970:

Completed 3/22
addi
addi$t1,$t0,1572
$t1 = 2128

Clock Cycle 4971:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 1260 1748 on Line 668

Clock Cycle 4972:

Completed 5/22
addi
addi$t4,$t4,52
$t4 = 3492

Clock Cycle 4973:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 140 $t1 on Line 670

Clock Cycle 4974:
$t1 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 2044 $t4 on Line 671

Clock Cycle 4975:
$t1 -> 1, $t4 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 3368 $t2 on Line 672

Clock Cycle 4976:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 3188 1748 on Line 673

Clock Cycle 4977:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3280 = 2312

Clock Cycle 4978:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4979:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4980:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4981:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4982:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4983:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4984:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4985:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4986:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4987:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4988:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4989:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2864 2096 on Line 656

Clock Cycle 4990:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2084 2096 on Line 657
Completed 1/2

Clock Cycle 4991:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2084 2096 on Line 657

Clock Cycle 4992:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 1260 1748 on Line 668
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4993:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4994:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4995:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4996:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4997:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4998:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4999:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5000:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5001:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2084 = 2096
Memory at 2864 = 2096

Clock Cycle 5002:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5003:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5004:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5005:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5006:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5007:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5008:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5009:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5010:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5011:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5012:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5013:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1260 1748 on Line 668

Clock Cycle 5014:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 2044 $t4 on Line 671
Completed 1/2

Clock Cycle 5015:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 1104
Finished Instruction lw 2044 $t4 on Line 671

Clock Cycle 5016:
$t1 -> 1, $t2 -> 1, 
Started lw 140 $t1 on Line 670
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5017:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5018:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5019:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5020:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5021:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5022:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5023:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5024:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5025:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1260 = 1748

Clock Cycle 5026:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5027:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5028:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5029:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5030:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5031:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5032:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5033:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5034:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5035:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5036:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5037:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 140 $t1 on Line 670

Clock Cycle 5038:
$t2 -> 1, 
Started lw 3368 $t2 on Line 672
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5039:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5040:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5041:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5042:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5043:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5044:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5045:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5046:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5047:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5048:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5049:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3368 $t2 on Line 672

Clock Cycle 5050:

Started sw 3188 1748 on Line 673
Completed 1/2
addi
addi$t2,$t4,1816
$t2 = 2920

Clock Cycle 5051:

Completed 2/2
Finished Instruction sw 3188 1748 on Line 673
lw
DRAM Request(Read) Issued for lw 3400 $t1 on Line 675

Clock Cycle 5052:
$t1 -> 1, 
Started lw 3400 $t1 on Line 675
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2940 2920 on Line 676

Clock Cycle 5053:
$t1 -> 1, 
Completed 2/2
$t1 = 2480
Finished Instruction lw 3400 $t1 on Line 675

Clock Cycle 5054:

Started sw 2940 2920 on Line 676
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t1,$t1,3404
$t1 = 5884

Clock Cycle 5055:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 272 2920 on Line 678

Clock Cycle 5056:

Completed 3/22
addi
addi$t4,$t2,2576
$t4 = 5496

Clock Cycle 5057:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 2108 $t2 on Line 680

Clock Cycle 5058:
$t2 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 756 $t4 on Line 681

Clock Cycle 5059:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5060:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5061:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5062:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5063:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3188 = 1748

Clock Cycle 5064:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5065:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5066:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5067:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5068:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5069:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5070:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5071:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5072:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5073:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5074:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5075:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2940 2920 on Line 676

Clock Cycle 5076:
$t2 -> 1, $t4 -> 1, 
Started lw 2108 $t2 on Line 680
Completed 1/2

Clock Cycle 5077:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2108 $t2 on Line 680

Clock Cycle 5078:
$t4 -> 1, 
Started sw 272 2920 on Line 678
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1576 0 on Line 682

Clock Cycle 5079:
$t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2716 556 on Line 683

Clock Cycle 5080:
$t4 -> 1, 
Completed 3/22
addi
addi$t0,$t2,496
$t0 = 496

Clock Cycle 5081:
$t4 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2632 $t3 on Line 685

Clock Cycle 5082:
$t3 -> 1, $t4 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 2052 $t1 on Line 686

Clock Cycle 5083:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5084:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5085:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5086:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5087:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2940 = 2920

Clock Cycle 5088:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5089:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5090:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5091:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5092:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5093:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5094:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5095:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5096:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5097:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5098:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5099:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 272 2920 on Line 678

Clock Cycle 5100:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 756 $t4 on Line 681
Completed 1/2

Clock Cycle 5101:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 756 $t4 on Line 681

Clock Cycle 5102:
$t1 -> 1, $t3 -> 1, 
Started sw 1576 0 on Line 682
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5103:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5104:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5105:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5106:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5107:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5108:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5109:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5110:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5111:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 272 = 2920

Clock Cycle 5112:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5113:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5114:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5115:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5116:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5117:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5118:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5119:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5120:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5121:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5122:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5123:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1576 0 on Line 682

Clock Cycle 5124:
$t1 -> 1, $t3 -> 1, 
Started sw 2716 556 on Line 683
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5125:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5126:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5127:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5128:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5129:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5130:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5131:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5132:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5133:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5134:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5135:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5136:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5137:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5138:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5139:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5140:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5141:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5142:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5143:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5144:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5145:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2716 556 on Line 683

Clock Cycle 5146:
$t1 -> 1, $t3 -> 1, 
Started lw 2632 $t3 on Line 685
Completed 1/2

Clock Cycle 5147:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2632 $t3 on Line 685

Clock Cycle 5148:
$t1 -> 1, 
Started lw 2052 $t1 on Line 686
Completed 1/2

Clock Cycle 5149:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2052 $t1 on Line 686

Clock Cycle 5150:
sw
DRAM Request(Write) Issued for sw 1348 0 on Line 687

Clock Cycle 5151:

Started sw 1348 0 on Line 687
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t2,3700
$t2 = 3700

Clock Cycle 5152:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 960 $t4 on Line 689

Clock Cycle 5153:
$t4 -> 1, 
Completed 3/22

Clock Cycle 5154:
$t4 -> 1, 
Completed 4/22

Clock Cycle 5155:
$t4 -> 1, 
Completed 5/22

Clock Cycle 5156:
$t4 -> 1, 
Completed 6/22

Clock Cycle 5157:
$t4 -> 1, 
Completed 7/22

Clock Cycle 5158:
$t4 -> 1, 
Completed 8/22

Clock Cycle 5159:
$t4 -> 1, 
Completed 9/22

Clock Cycle 5160:
$t4 -> 1, 
Completed 10/22
Memory at 2716 = 556

Clock Cycle 5161:
$t4 -> 1, 
Completed 11/22

Clock Cycle 5162:
$t4 -> 1, 
Completed 12/22

Clock Cycle 5163:
$t4 -> 1, 
Completed 13/22

Clock Cycle 5164:
$t4 -> 1, 
Completed 14/22

Clock Cycle 5165:
$t4 -> 1, 
Completed 15/22

Clock Cycle 5166:
$t4 -> 1, 
Completed 16/22

Clock Cycle 5167:
$t4 -> 1, 
Completed 17/22

Clock Cycle 5168:
$t4 -> 1, 
Completed 18/22

Clock Cycle 5169:
$t4 -> 1, 
Completed 19/22

Clock Cycle 5170:
$t4 -> 1, 
Completed 20/22

Clock Cycle 5171:
$t4 -> 1, 
Completed 21/22

Clock Cycle 5172:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1348 0 on Line 687

Clock Cycle 5173:
$t4 -> 1, 
Started lw 960 $t4 on Line 689
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5174:
$t4 -> 1, 
Completed 2/22

Clock Cycle 5175:
$t4 -> 1, 
Completed 3/22

Clock Cycle 5176:
$t4 -> 1, 
Completed 4/22

Clock Cycle 5177:
$t4 -> 1, 
Completed 5/22

Clock Cycle 5178:
$t4 -> 1, 
Completed 6/22

Clock Cycle 5179:
$t4 -> 1, 
Completed 7/22

Clock Cycle 5180:
$t4 -> 1, 
Completed 8/22

Clock Cycle 5181:
$t4 -> 1, 
Completed 9/22

Clock Cycle 5182:
$t4 -> 1, 
Completed 10/22

Clock Cycle 5183:
$t4 -> 1, 
Completed 11/22

Clock Cycle 5184:
$t4 -> 1, 
Completed 12/22

Clock Cycle 5185:
$t4 -> 1, 
Completed 13/22

Clock Cycle 5186:
$t4 -> 1, 
Completed 14/22

Clock Cycle 5187:
$t4 -> 1, 
Completed 15/22

Clock Cycle 5188:
$t4 -> 1, 
Completed 16/22

Clock Cycle 5189:
$t4 -> 1, 
Completed 17/22

Clock Cycle 5190:
$t4 -> 1, 
Completed 18/22

Clock Cycle 5191:
$t4 -> 1, 
Completed 19/22

Clock Cycle 5192:
$t4 -> 1, 
Completed 20/22

Clock Cycle 5193:
$t4 -> 1, 
Completed 21/22

Clock Cycle 5194:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 960 $t4 on Line 689

Clock Cycle 5195:
addi
addi$t4,$t1,2500
$t4 = 2500

Clock Cycle 5196:
sw
DRAM Request(Write) Issued for sw 1708 3700 on Line 691

Clock Cycle 5197:

Started sw 1708 3700 on Line 691
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3412 $t3 on Line 692

Clock Cycle 5198:
$t3 -> 1, 
Completed 2/12

Clock Cycle 5199:
$t3 -> 1, 
Completed 3/12

Clock Cycle 5200:
$t3 -> 1, 
Completed 4/12

Clock Cycle 5201:
$t3 -> 1, 
Completed 5/12

Clock Cycle 5202:
$t3 -> 1, 
Completed 6/12

Clock Cycle 5203:
$t3 -> 1, 
Completed 7/12

Clock Cycle 5204:
$t3 -> 1, 
Completed 8/12

Clock Cycle 5205:
$t3 -> 1, 
Completed 9/12

Clock Cycle 5206:
$t3 -> 1, 
Completed 10/12

Clock Cycle 5207:
$t3 -> 1, 
Completed 11/12

Clock Cycle 5208:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1708 3700 on Line 691

Clock Cycle 5209:
$t3 -> 1, 
Started lw 3412 $t3 on Line 692
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5210:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5211:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5212:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5213:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5214:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5215:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5216:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5217:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5218:
$t3 -> 1, 
Completed 10/22
Memory at 1708 = 3700

Clock Cycle 5219:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5220:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5221:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5222:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5223:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5224:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5225:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5226:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5227:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5228:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5229:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5230:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3412 $t3 on Line 692

Clock Cycle 5231:
addi
addi$t3,$t1,3672
$t3 = 3672

Clock Cycle 5232:
addi
addi$t4,$t3,2712
$t4 = 6384

Clock Cycle 5233:
sw
DRAM Request(Write) Issued for sw 1976 6384 on Line 695

Clock Cycle 5234:

Started sw 1976 6384 on Line 695
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2528 $t3 on Line 696

Clock Cycle 5235:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2352 496 on Line 697

Clock Cycle 5236:
$t3 -> 1, 
Completed 3/12
addi
addi$t0,$t1,2872
$t0 = 2872

Clock Cycle 5237:
$t3 -> 1, 
Completed 4/12
addi
addi$t0,$t1,1288
$t0 = 1288

Clock Cycle 5238:
$t3 -> 1, 
Completed 5/12
addi
addi$t0,$t1,1900
$t0 = 1900

Clock Cycle 5239:
$t3 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 3672 1900 on Line 701

Clock Cycle 5240:
$t3 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 784 $t1 on Line 702

Clock Cycle 5241:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 5242:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 5243:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 5244:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 5245:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1976 6384 on Line 695

Clock Cycle 5246:
$t1 -> 1, $t3 -> 1, 
Started lw 2528 $t3 on Line 696
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5247:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5248:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5249:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5250:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5251:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5252:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5253:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5254:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5255:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1976 = 6384

Clock Cycle 5256:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5257:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5258:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5259:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5260:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5261:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5262:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5263:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5264:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5265:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5266:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5267:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2528 $t3 on Line 696

Clock Cycle 5268:
$t1 -> 1, 
Started sw 2352 496 on Line 697
Completed 1/2

Clock Cycle 5269:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2352 496 on Line 697

Clock Cycle 5270:
$t1 -> 1, 
Started sw 3672 1900 on Line 701
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5271:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5272:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5273:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5274:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5275:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5276:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5277:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5278:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5279:
$t1 -> 1, 
Completed 10/22
Memory at 2352 = 496

Clock Cycle 5280:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5281:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5282:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5283:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5284:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5285:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5286:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5287:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5288:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5289:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5290:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5291:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3672 1900 on Line 701

Clock Cycle 5292:
$t1 -> 1, 
Started lw 784 $t1 on Line 702
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5293:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5294:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5295:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5296:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5297:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5298:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5299:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5300:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5301:
$t1 -> 1, 
Completed 10/22
Memory at 3672 = 1900

Clock Cycle 5302:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5303:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5304:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5305:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5306:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5307:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5308:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5309:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5310:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5311:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5312:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5313:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 784 $t1 on Line 702

Clock Cycle 5314:
sw
DRAM Request(Write) Issued for sw 2976 0 on Line 703

Clock Cycle 5315:

Started sw 2976 0 on Line 703
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3280 $t0 on Line 704

Clock Cycle 5316:
$t0 -> 1, 
Completed 2/12
addi
addi$t2,$t3,1764
$t2 = 1764

Clock Cycle 5317:
$t0 -> 1, 
Completed 3/12

Clock Cycle 5318:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5319:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5320:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5321:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5322:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5323:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5324:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5325:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5326:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2976 0 on Line 703

Clock Cycle 5327:
$t0 -> 1, 
Started lw 3280 $t0 on Line 704
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5328:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5329:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5330:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5331:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5332:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5333:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5334:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5335:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5336:
$t0 -> 1, 
Completed 10/22
Memory at 2976 = 0

Clock Cycle 5337:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5338:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5339:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5340:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5341:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5342:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5343:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5344:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5345:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5346:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5347:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5348:
$t0 -> 1, 
Completed 22/22
$t0 = 2312
Finished Instruction lw 3280 $t0 on Line 704

Clock Cycle 5349:
lw
DRAM Request(Read) Issued for lw 2384 $t0 on Line 706

Clock Cycle 5350:
$t0 -> 1, 
Started lw 2384 $t0 on Line 706
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1052 0 on Line 707

Clock Cycle 5351:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 316 6384 on Line 708

Clock Cycle 5352:
$t0 -> 1, 
Completed 3/12

Clock Cycle 5353:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5354:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5355:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5356:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5357:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5358:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5359:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5360:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5361:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2384 $t0 on Line 706

Clock Cycle 5362:

Started sw 1052 0 on Line 707
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t1,1604
$t0 = 1604

Clock Cycle 5363:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3052 $t1 on Line 710

Clock Cycle 5364:
$t1 -> 1, 
Completed 3/12

Clock Cycle 5365:
$t1 -> 1, 
Completed 4/12

Clock Cycle 5366:
$t1 -> 1, 
Completed 5/12

Clock Cycle 5367:
$t1 -> 1, 
Completed 6/12

Clock Cycle 5368:
$t1 -> 1, 
Completed 7/12

Clock Cycle 5369:
$t1 -> 1, 
Completed 8/12

Clock Cycle 5370:
$t1 -> 1, 
Completed 9/12

Clock Cycle 5371:
$t1 -> 1, 
Completed 10/12

Clock Cycle 5372:
$t1 -> 1, 
Completed 11/12

Clock Cycle 5373:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1052 0 on Line 707

Clock Cycle 5374:
$t1 -> 1, 
Started sw 316 6384 on Line 708
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5375:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5376:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5377:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5378:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5379:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5380:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5381:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5382:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5383:
$t1 -> 1, 
Completed 10/22

Clock Cycle 5384:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5385:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5386:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5387:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5388:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5389:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5390:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5391:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5392:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5393:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5394:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5395:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 316 6384 on Line 708

Clock Cycle 5396:
$t1 -> 1, 
Started lw 3052 $t1 on Line 710
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5397:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5398:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5399:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5400:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5401:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5402:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5403:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5404:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5405:
$t1 -> 1, 
Completed 10/22
Memory at 316 = 6384

Clock Cycle 5406:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5407:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5408:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5409:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5410:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5411:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5412:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5413:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5414:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5415:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5416:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5417:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3052 $t1 on Line 710

Clock Cycle 5418:
sw
DRAM Request(Write) Issued for sw 1876 0 on Line 711

Clock Cycle 5419:

Started sw 1876 0 on Line 711
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1584 $t4 on Line 712

Clock Cycle 5420:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1480 $t1 on Line 713

Clock Cycle 5421:
$t1 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3096 1764 on Line 714

Clock Cycle 5422:
$t1 -> 1, $t4 -> 1, 
Completed 4/12
addi
addi$t0,$t3,3092
$t0 = 3092

Clock Cycle 5423:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 5424:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 5425:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5426:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5427:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5428:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5429:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5430:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1876 0 on Line 711

Clock Cycle 5431:
$t1 -> 1, $t4 -> 1, 
Started lw 1584 $t4 on Line 712
Completed 1/2

Clock Cycle 5432:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 3800
Finished Instruction lw 1584 $t4 on Line 712

Clock Cycle 5433:
$t1 -> 1, 
Started lw 1480 $t1 on Line 713
Completed 1/2

Clock Cycle 5434:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1480 $t1 on Line 713

Clock Cycle 5435:

Started sw 3096 1764 on Line 714
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t1,$t2,780
$t1 = 2544

Clock Cycle 5436:

Completed 2/22
addi
addi$t1,$t1,3156
$t1 = 5700

Clock Cycle 5437:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1652 $t1 on Line 718

Clock Cycle 5438:
$t1 -> 1, 
Completed 4/22
addi
addi$t4,$t3,264
$t4 = 264

Clock Cycle 5439:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5440:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5441:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5442:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5443:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5444:
$t1 -> 1, 
Completed 10/22
Memory at 1876 = 0

Clock Cycle 5445:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5446:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5447:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5448:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5449:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5450:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5451:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5452:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5453:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5454:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5455:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5456:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3096 1764 on Line 714

Clock Cycle 5457:
$t1 -> 1, 
Started lw 1652 $t1 on Line 718
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5458:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5459:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5460:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5461:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5462:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5463:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5464:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5465:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5466:
$t1 -> 1, 
Completed 10/22
Memory at 3096 = 1764

Clock Cycle 5467:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5468:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5469:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5470:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5471:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5472:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5473:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5474:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5475:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5476:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5477:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5478:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1652 $t1 on Line 718

Clock Cycle 5479:
lw
DRAM Request(Read) Issued for lw 3608 $t1 on Line 720

Clock Cycle 5480:
$t1 -> 1, 
Started lw 3608 $t1 on Line 720
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1624 $t4 on Line 721

Clock Cycle 5481:
$t1 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 5482:
$t1 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 5483:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 5484:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 5485:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 5486:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5487:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5488:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5489:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5490:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5491:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3608 $t1 on Line 720

Clock Cycle 5492:
$t4 -> 1, 
Started lw 1624 $t4 on Line 721
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3176 0 on Line 722

Clock Cycle 5493:
$t4 -> 1, 
Completed 2/12

Clock Cycle 5494:
$t4 -> 1, 
Completed 3/12

Clock Cycle 5495:
$t4 -> 1, 
Completed 4/12

Clock Cycle 5496:
$t4 -> 1, 
Completed 5/12

Clock Cycle 5497:
$t4 -> 1, 
Completed 6/12

Clock Cycle 5498:
$t4 -> 1, 
Completed 7/12

Clock Cycle 5499:
$t4 -> 1, 
Completed 8/12

Clock Cycle 5500:
$t4 -> 1, 
Completed 9/12

Clock Cycle 5501:
$t4 -> 1, 
Completed 10/12

Clock Cycle 5502:
$t4 -> 1, 
Completed 11/12

Clock Cycle 5503:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1624 $t4 on Line 721

Clock Cycle 5504:

Started sw 3176 0 on Line 722
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t4,0
$t1 = 0

Clock Cycle 5505:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2232 1764 on Line 724

Clock Cycle 5506:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2772 $t0 on Line 725

Clock Cycle 5507:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5508:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5509:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5510:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5511:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5512:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5513:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5514:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5515:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3176 0 on Line 722

Clock Cycle 5516:
$t0 -> 1, 
Started sw 2232 1764 on Line 724
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5517:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5518:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5519:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5520:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5521:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5522:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5523:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5524:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5525:
$t0 -> 1, 
Completed 10/22

Clock Cycle 5526:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5527:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5528:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5529:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5530:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5531:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5532:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5533:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5534:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5535:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5536:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5537:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2232 1764 on Line 724

Clock Cycle 5538:
$t0 -> 1, 
Started lw 2772 $t0 on Line 725
Completed 1/2

Clock Cycle 5539:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2772 $t0 on Line 725

Clock Cycle 5540:
addi
addi$t2,$t0,1212
$t2 = 1212

Clock Cycle 5541:
sw
DRAM Request(Write) Issued for sw 2884 1212 on Line 727

Clock Cycle 5542:

Started sw 2884 1212 on Line 727
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1032 1212 on Line 728

Clock Cycle 5543:

Completed 2/2
Finished Instruction sw 2884 1212 on Line 727
sw
DRAM Request(Write) Issued for sw 3244 1212 on Line 729

Clock Cycle 5544:

Started sw 1032 1212 on Line 728
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t3,$t0,3040
$t3 = 3040

Clock Cycle 5545:

Completed 2/22
addi
addi$t3,$t3,352
$t3 = 3392

Clock Cycle 5546:

Completed 3/22
addi
addi$t3,$t3,2964
$t3 = 6356

Clock Cycle 5547:

Completed 4/22
addi
addi$t2,$t3,1396
$t2 = 7752

Clock Cycle 5548:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 1936 $t3 on Line 734

Clock Cycle 5549:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5550:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5551:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5552:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5553:
$t3 -> 1, 
Completed 10/22
Memory at 2232 = 1764
Memory at 2884 = 1212

Clock Cycle 5554:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5555:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5556:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5557:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5558:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5559:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5560:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5561:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5562:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5563:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5564:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5565:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1032 1212 on Line 728

Clock Cycle 5566:
$t3 -> 1, 
Started lw 1936 $t3 on Line 734
Completed 1/2

Clock Cycle 5567:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1936 $t3 on Line 734

Clock Cycle 5568:

Started sw 3244 1212 on Line 729
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t4,3632
$t3 = 3632

Clock Cycle 5569:

Completed 2/22
addi
addi$t3,$t2,3624
$t3 = 11376

Clock Cycle 5570:

Completed 3/22
addi
addi$t3,$t0,2488
$t3 = 2488

Clock Cycle 5571:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 956 7752 on Line 738

Clock Cycle 5572:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 328 7752 on Line 739

Clock Cycle 5573:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 1708 $t3 on Line 740

Clock Cycle 5574:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5575:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5576:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5577:
$t3 -> 1, 
Completed 10/22
Memory at 1032 = 1212

Clock Cycle 5578:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5579:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5580:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5581:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5582:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5583:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5584:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5585:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5586:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5587:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5588:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5589:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3244 1212 on Line 729

Clock Cycle 5590:
$t3 -> 1, 
Started sw 956 7752 on Line 738
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5591:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5592:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5593:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5594:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5595:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5596:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5597:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5598:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5599:
$t3 -> 1, 
Completed 10/22
Memory at 3244 = 1212

Clock Cycle 5600:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5601:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5602:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5603:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5604:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5605:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5606:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5607:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5608:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5609:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5610:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5611:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 956 7752 on Line 738

Clock Cycle 5612:
$t3 -> 1, 
Started sw 328 7752 on Line 739
Completed 1/2

Clock Cycle 5613:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 328 7752 on Line 739

Clock Cycle 5614:
$t3 -> 1, 
Started lw 1708 $t3 on Line 740
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5615:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5616:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5617:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5618:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5619:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5620:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5621:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5622:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5623:
$t3 -> 1, 
Completed 10/22
Memory at 328 = 7752
Memory at 956 = 7752

Clock Cycle 5624:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5625:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5626:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5627:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5628:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5629:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5630:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5631:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5632:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5633:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5634:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5635:
$t3 -> 1, 
Completed 22/22
$t3 = 3700
Finished Instruction lw 1708 $t3 on Line 740

Clock Cycle 5636:
addi
addi$t2,$t3,2920
$t2 = 6620

Clock Cycle 5637:
lw
DRAM Request(Read) Issued for lw 3628 $t3 on Line 742

Clock Cycle 5638:
$t3 -> 1, 
Started lw 3628 $t3 on Line 742
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5639:
$t3 -> 1, 
Completed 2/12

Clock Cycle 5640:
$t3 -> 1, 
Completed 3/12

Clock Cycle 5641:
$t3 -> 1, 
Completed 4/12

Clock Cycle 5642:
$t3 -> 1, 
Completed 5/12

Clock Cycle 5643:
$t3 -> 1, 
Completed 6/12

Clock Cycle 5644:
$t3 -> 1, 
Completed 7/12

Clock Cycle 5645:
$t3 -> 1, 
Completed 8/12

Clock Cycle 5646:
$t3 -> 1, 
Completed 9/12

Clock Cycle 5647:
$t3 -> 1, 
Completed 10/12

Clock Cycle 5648:
$t3 -> 1, 
Completed 11/12

Clock Cycle 5649:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3628 $t3 on Line 742

Clock Cycle 5650:
lw
DRAM Request(Read) Issued for lw 656 $t3 on Line 743

Clock Cycle 5651:
$t3 -> 1, 
Started lw 656 $t3 on Line 743
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3260 0 on Line 744

Clock Cycle 5652:
$t3 -> 1, 
Completed 2/12

Clock Cycle 5653:
$t3 -> 1, 
Completed 3/12

Clock Cycle 5654:
$t3 -> 1, 
Completed 4/12

Clock Cycle 5655:
$t3 -> 1, 
Completed 5/12

Clock Cycle 5656:
$t3 -> 1, 
Completed 6/12

Clock Cycle 5657:
$t3 -> 1, 
Completed 7/12

Clock Cycle 5658:
$t3 -> 1, 
Completed 8/12

Clock Cycle 5659:
$t3 -> 1, 
Completed 9/12

Clock Cycle 5660:
$t3 -> 1, 
Completed 10/12

Clock Cycle 5661:
$t3 -> 1, 
Completed 11/12

Clock Cycle 5662:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 656 $t3 on Line 743

Clock Cycle 5663:

Started sw 3260 0 on Line 744
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 856 $t3 on Line 745

Clock Cycle 5664:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2316 $t2 on Line 746

Clock Cycle 5665:
$t2 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 5666:
$t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 5667:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 5668:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 5669:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 5670:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 5671:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 5672:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 5673:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 5674:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3260 0 on Line 744

Clock Cycle 5675:
$t2 -> 1, $t3 -> 1, 
Started lw 856 $t3 on Line 745
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5676:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5677:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5678:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5679:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5680:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5681:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5682:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5683:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5684:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5685:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5686:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5687:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5688:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5689:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5690:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5691:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5692:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5693:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5694:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5695:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5696:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 856 $t3 on Line 745

Clock Cycle 5697:
$t2 -> 1, 
Started lw 2316 $t2 on Line 746
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 5698:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5699:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5700:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5701:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5702:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5703:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5704:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5705:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5706:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5707:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5708:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2316 $t2 on Line 746

Clock Cycle 5709:
sw
DRAM Request(Write) Issued for sw 532 0 on Line 747

Clock Cycle 5710:

Started sw 532 0 on Line 747
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1852 $t4 on Line 748

Clock Cycle 5711:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3116 0 on Line 749

Clock Cycle 5712:
$t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 1308 $t0 on Line 750

Clock Cycle 5713:
$t0 -> 1, $t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 4000 $t2 on Line 751

Clock Cycle 5714:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 5715:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 5716:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5717:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5718:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5719:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5720:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5721:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 532 0 on Line 747

Clock Cycle 5722:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 1852 $t4 on Line 748
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5723:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5724:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5725:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5726:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5727:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5728:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5729:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5730:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5731:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 5732:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5733:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5734:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5735:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5736:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5737:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5738:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5739:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5740:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5741:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5742:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5743:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 2060
Finished Instruction lw 1852 $t4 on Line 748

Clock Cycle 5744:
$t0 -> 1, $t2 -> 1, 
Started lw 1308 $t0 on Line 750
Completed 1/2

Clock Cycle 5745:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1308 $t0 on Line 750

Clock Cycle 5746:
$t2 -> 1, 
Started sw 3116 0 on Line 749
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5747:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5748:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5749:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5750:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5751:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5752:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5753:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5754:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5755:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5756:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5757:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3116 0 on Line 749

Clock Cycle 5758:
$t2 -> 1, 
Started lw 4000 $t2 on Line 751
Completed 1/2

Clock Cycle 5759:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 4000 $t2 on Line 751

Clock Cycle 5760:
addi
addi$t2,$t4,3788
$t2 = 5848

Clock Cycle 5761:
addi
addi$t2,$t3,1792
$t2 = 1792

Clock Cycle 5762:
lw
DRAM Request(Read) Issued for lw 684 $t0 on Line 754

Clock Cycle 5763:
$t0 -> 1, 
Started lw 684 $t0 on Line 754
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t2,$t1,2808
$t2 = 2808

Clock Cycle 5764:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1536 $t4 on Line 756

Clock Cycle 5765:
$t0 -> 1, $t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 624 $t3 on Line 757

Clock Cycle 5766:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5767:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5768:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5769:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5770:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5771:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5772:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 5773:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5774:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5775:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5776:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5777:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5778:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5779:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5780:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5781:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5782:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5783:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5784:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 1680
Finished Instruction lw 684 $t0 on Line 754

Clock Cycle 5785:
$t3 -> 1, $t4 -> 1, 
Started lw 624 $t3 on Line 757
Completed 1/2

Clock Cycle 5786:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 624 $t3 on Line 757

Clock Cycle 5787:
$t4 -> 1, 
Started lw 1536 $t4 on Line 756
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5788:
$t4 -> 1, 
Completed 2/12

Clock Cycle 5789:
$t4 -> 1, 
Completed 3/12

Clock Cycle 5790:
$t4 -> 1, 
Completed 4/12

Clock Cycle 5791:
$t4 -> 1, 
Completed 5/12

Clock Cycle 5792:
$t4 -> 1, 
Completed 6/12

Clock Cycle 5793:
$t4 -> 1, 
Completed 7/12

Clock Cycle 5794:
$t4 -> 1, 
Completed 8/12

Clock Cycle 5795:
$t4 -> 1, 
Completed 9/12

Clock Cycle 5796:
$t4 -> 1, 
Completed 10/12

Clock Cycle 5797:
$t4 -> 1, 
Completed 11/12

Clock Cycle 5798:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1536 $t4 on Line 756

Clock Cycle 5799:
addi
addi$t2,$t4,2560
$t2 = 2560

Clock Cycle 5800:
addi
addi$t1,$t4,2456
$t1 = 2456

Clock Cycle 5801:
lw
DRAM Request(Read) Issued for lw 3840 $t0 on Line 760

Clock Cycle 5802:
$t0 -> 1, 
Started lw 3840 $t0 on Line 760
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3732 0 on Line 761

Clock Cycle 5803:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3084 $t4 on Line 762

Clock Cycle 5804:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 5805:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 5806:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 5807:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 5808:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5809:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5810:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5811:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5812:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5813:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3840 $t0 on Line 760

Clock Cycle 5814:
$t4 -> 1, 
Started sw 3732 0 on Line 761
Completed 1/2
addi
addi$t2,$t0,388
$t2 = 388

Clock Cycle 5815:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3732 0 on Line 761
sw
DRAM Request(Write) Issued for sw 3652 0 on Line 764

Clock Cycle 5816:
$t4 -> 1, 
Started lw 3084 $t4 on Line 762
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2312 0 on Line 765

Clock Cycle 5817:
$t4 -> 1, 
Completed 2/2
$t4 = 1384
Finished Instruction lw 3084 $t4 on Line 762
addi
addi$t3,$t2,2888
$t3 = 3276

Clock Cycle 5818:

Started sw 3652 0 on Line 764
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3240 $t0 on Line 767

Clock Cycle 5819:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3652 0 on Line 764
sw
DRAM Request(Write) Issued for sw 3664 2456 on Line 768

Clock Cycle 5820:
$t0 -> 1, 
Started lw 3240 $t0 on Line 767
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1260 3276 on Line 769

Clock Cycle 5821:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3240 $t0 on Line 767

Clock Cycle 5822:

Started sw 3664 2456 on Line 768
Completed 1/2
addi
addi$t0,$t3,3452
$t0 = 6728

Clock Cycle 5823:

Completed 2/2
Finished Instruction sw 3664 2456 on Line 768
lw
DRAM Request(Read) Issued for lw 376 $t1 on Line 771

Clock Cycle 5824:
$t1 -> 1, 
Started sw 2312 0 on Line 765
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5825:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5826:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5827:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5828:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5829:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5830:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5831:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5832:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5833:
$t1 -> 1, 
Completed 10/22
Memory at 3652 = 0
Memory at 3664 = 2456

Clock Cycle 5834:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5835:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5836:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5837:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5838:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5839:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5840:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5841:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5842:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5843:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5844:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5845:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2312 0 on Line 765

Clock Cycle 5846:
$t1 -> 1, 
Started sw 1260 3276 on Line 769
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5847:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5848:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5849:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5850:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5851:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5852:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5853:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5854:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5855:
$t1 -> 1, 
Completed 10/22

Clock Cycle 5856:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5857:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5858:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5859:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5860:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5861:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5862:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5863:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5864:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5865:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5866:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5867:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1260 3276 on Line 769

Clock Cycle 5868:
$t1 -> 1, 
Started lw 376 $t1 on Line 771
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5869:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5870:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5871:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5872:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5873:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5874:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5875:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5876:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5877:
$t1 -> 1, 
Completed 10/22
Memory at 1260 = 3276

Clock Cycle 5878:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5879:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5880:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5881:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5882:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5883:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5884:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5885:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5886:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5887:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5888:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5889:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 376 $t1 on Line 771

Clock Cycle 5890:
addi
addi$t3,$t1,3628
$t3 = 3628

Clock Cycle 5891:
sw
DRAM Request(Write) Issued for sw 1296 1384 on Line 773

Clock Cycle 5892:

Started sw 1296 1384 on Line 773
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t4,300
$t0 = 1684

Clock Cycle 5893:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 708 1684 on Line 775

Clock Cycle 5894:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 340 $t0 on Line 776

Clock Cycle 5895:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5896:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5897:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5898:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5899:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5900:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5901:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5902:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5903:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1296 1384 on Line 773

Clock Cycle 5904:
$t0 -> 1, 
Started sw 708 1684 on Line 775
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5905:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5906:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5907:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5908:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5909:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5910:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5911:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5912:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5913:
$t0 -> 1, 
Completed 10/22
Memory at 1296 = 1384

Clock Cycle 5914:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5915:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5916:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5917:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5918:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5919:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5920:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5921:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5922:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5923:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5924:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5925:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 708 1684 on Line 775

Clock Cycle 5926:
$t0 -> 1, 
Started lw 340 $t0 on Line 776
Completed 1/2

Clock Cycle 5927:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 340 $t0 on Line 776

Clock Cycle 5928:
lw
DRAM Request(Read) Issued for lw 104 $t0 on Line 777

Clock Cycle 5929:
$t0 -> 1, 
Started lw 104 $t0 on Line 777
Completed 1/2

Clock Cycle 5930:
$t0 -> 1, 
Completed 2/2
$t0 = 2964
Finished Instruction lw 104 $t0 on Line 777

Clock Cycle 5931:
sw
DRAM Request(Write) Issued for sw 1012 2964 on Line 778

Clock Cycle 5932:

Started sw 1012 2964 on Line 778
Completed 1/2
addi
addi$t0,$t0,780
$t0 = 3744

Clock Cycle 5933:

Completed 2/2
Finished Instruction sw 1012 2964 on Line 778
sw
DRAM Request(Write) Issued for sw 2460 3744 on Line 780

Clock Cycle 5934:

Started sw 2460 3744 on Line 780
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1896 388 on Line 781

Clock Cycle 5935:

Completed 2/22
addi
addi$t0,$t3,324
$t0 = 3952

Clock Cycle 5936:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 2540 $t1 on Line 783

Clock Cycle 5937:
$t1 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1952 3952 on Line 784

Clock Cycle 5938:
$t1 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 3660 $t2 on Line 785

Clock Cycle 5939:
$t1 -> 1, $t2 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 1452 1384 on Line 786

Clock Cycle 5940:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5941:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5942:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5943:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 708 = 1684
Memory at 1012 = 2964

Clock Cycle 5944:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5945:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5946:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5947:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5948:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5949:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5950:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5951:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5952:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5953:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5954:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5955:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2460 3744 on Line 780

Clock Cycle 5956:
$t1 -> 1, $t2 -> 1, 
Started lw 2540 $t1 on Line 783
Completed 1/2

Clock Cycle 5957:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2540 $t1 on Line 783

Clock Cycle 5958:
$t2 -> 1, 
Started sw 1896 388 on Line 781
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5959:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5960:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5961:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5962:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5963:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5964:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5965:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5966:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5967:
$t2 -> 1, 
Completed 10/22
Memory at 2460 = 3744

Clock Cycle 5968:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5969:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5970:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5971:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5972:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5973:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5974:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5975:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5976:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5977:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5978:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5979:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1896 388 on Line 781

Clock Cycle 5980:
$t2 -> 1, 
Started sw 1952 3952 on Line 784
Completed 1/2

Clock Cycle 5981:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1952 3952 on Line 784

Clock Cycle 5982:
$t2 -> 1, 
Started sw 1452 1384 on Line 786
Completed 1/2

Clock Cycle 5983:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1452 1384 on Line 786

Clock Cycle 5984:
$t2 -> 1, 
Started lw 3660 $t2 on Line 785
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5985:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5986:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5987:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5988:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5989:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5990:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5991:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5992:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5993:
$t2 -> 1, 
Completed 10/22
Memory at 1452 = 1384
Memory at 1896 = 388
Memory at 1952 = 3952

Clock Cycle 5994:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5995:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5996:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5997:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5998:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5999:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6000:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6001:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6002:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6003:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6004:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6005:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3660 $t2 on Line 785

Clock Cycle 6006:
addi
addi$t2,$t2,1804
$t2 = 1804

Clock Cycle 6007:
lw
DRAM Request(Read) Issued for lw 1024 $t3 on Line 788

Clock Cycle 6008:
$t3 -> 1, 
Started lw 1024 $t3 on Line 788
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3928 0 on Line 789

Clock Cycle 6009:
$t3 -> 1, 
Completed 2/12
addi
addi$t0,$t4,308
$t0 = 1692

Clock Cycle 6010:
$t3 -> 1, 
Completed 3/12
addi
addi$t2,$t4,3228
$t2 = 4612

Clock Cycle 6011:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3612 $t2 on Line 792

Clock Cycle 6012:
$t2 -> 1, $t3 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 1644 1384 on Line 793

Clock Cycle 6013:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 6014:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 6015:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 6016:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 6017:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 6018:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 6019:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1024 $t3 on Line 788

Clock Cycle 6020:
$t2 -> 1, 
Started sw 1644 1384 on Line 793
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1756 $t3 on Line 794

Clock Cycle 6021:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1644 1384 on Line 793

Clock Cycle 6022:
$t2 -> 1, $t3 -> 1, 
Started lw 1756 $t3 on Line 794
Completed 1/2

Clock Cycle 6023:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1756 $t3 on Line 794

Clock Cycle 6024:
$t2 -> 1, 
Started sw 3928 0 on Line 789
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6025:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6026:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6027:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6028:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6029:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6030:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6031:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6032:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6033:
$t2 -> 1, 
Completed 10/22
Memory at 1644 = 1384

Clock Cycle 6034:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6035:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6036:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6037:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6038:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6039:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6040:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6041:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6042:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6043:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6044:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6045:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3928 0 on Line 789

Clock Cycle 6046:
$t2 -> 1, 
Started lw 3612 $t2 on Line 792
Completed 1/2

Clock Cycle 6047:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3612 $t2 on Line 792

Clock Cycle 6048:
sw
DRAM Request(Write) Issued for sw 3812 0 on Line 795

Clock Cycle 6049:

Started sw 3812 0 on Line 795
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3084 0 on Line 796

Clock Cycle 6050:

Completed 2/2
Finished Instruction sw 3812 0 on Line 795
sw
DRAM Request(Write) Issued for sw 272 0 on Line 797

Clock Cycle 6051:

Started sw 3084 0 on Line 796
Completed 1/2
addi
addi$t0,$t0,2024
$t0 = 3716

Clock Cycle 6052:

Completed 2/2
Finished Instruction sw 3084 0 on Line 796
addi
addi$t3,$t1,1468
$t3 = 1468

Clock Cycle 6053:

Started sw 272 0 on Line 797
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t3,688
$t4 = 2156

Clock Cycle 6054:

Completed 2/22
addi
addi$t1,$t2,3868
$t1 = 3868

Clock Cycle 6055:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 796 $t4 on Line 802

Clock Cycle 6056:
$t4 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 740 $t1 on Line 803

Clock Cycle 6057:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6058:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6059:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6060:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6061:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6062:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3084 = 0
Memory at 3928 = 0

Clock Cycle 6063:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6064:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6065:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6066:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6067:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6068:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6069:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6070:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6071:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6072:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6073:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6074:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 272 0 on Line 797

Clock Cycle 6075:
$t1 -> 1, $t4 -> 1, 
Started lw 796 $t4 on Line 802
Completed 1/2

Clock Cycle 6076:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 796 $t4 on Line 802

Clock Cycle 6077:
$t1 -> 1, 
Started lw 740 $t1 on Line 803
Completed 1/2
addi
addi$t4,$t3,3856
$t4 = 5324

Clock Cycle 6078:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 740 $t1 on Line 803
sw
DRAM Request(Write) Issued for sw 404 3716 on Line 805

Clock Cycle 6079:

Started sw 404 3716 on Line 805
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3668 $t2 on Line 806

Clock Cycle 6080:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 404 3716 on Line 805

Clock Cycle 6081:
$t2 -> 1, 
Started lw 3668 $t2 on Line 806
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6082:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6083:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6084:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6085:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6086:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6087:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6088:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6089:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6090:
$t2 -> 1, 
Completed 10/22
Memory at 272 = 0
Memory at 404 = 3716

Clock Cycle 6091:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6092:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6093:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6094:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6095:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6096:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6097:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6098:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6099:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6100:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6101:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6102:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3668 $t2 on Line 806

Clock Cycle 6103:
addi
addi$t1,$t2,1384
$t1 = 1384

Clock Cycle 6104:
sw
DRAM Request(Write) Issued for sw 1704 3716 on Line 808

Clock Cycle 6105:

Started sw 1704 3716 on Line 808
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t0,3556
$t4 = 7272

Clock Cycle 6106:

Completed 2/12
addi
addi$t4,$t2,1636
$t4 = 1636

Clock Cycle 6107:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3120 $t0 on Line 811

Clock Cycle 6108:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6109:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6110:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6111:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6112:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6113:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6114:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6115:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6116:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1704 3716 on Line 808

Clock Cycle 6117:
$t0 -> 1, 
Started lw 3120 $t0 on Line 811
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6118:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6119:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6120:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6121:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6122:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6123:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6124:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6125:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6126:
$t0 -> 1, 
Completed 10/22
Memory at 1704 = 3716

Clock Cycle 6127:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6128:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6129:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6130:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6131:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6132:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6133:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6134:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6135:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6136:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6137:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6138:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3120 $t0 on Line 811

Clock Cycle 6139:
lw
DRAM Request(Read) Issued for lw 2344 $t0 on Line 812

Clock Cycle 6140:
$t0 -> 1, 
Started lw 2344 $t0 on Line 812
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 6141:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6142:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6143:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6144:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6145:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6146:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6147:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6148:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6149:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6150:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6151:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2344 $t0 on Line 812

Clock Cycle 6152:
lw
DRAM Request(Read) Issued for lw 2676 $t0 on Line 813

Clock Cycle 6153:
$t0 -> 1, 
Started lw 2676 $t0 on Line 813
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1064 $t3 on Line 814

Clock Cycle 6154:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2676 $t0 on Line 813
addi
addi$t1,$t1,2400
$t1 = 3784

Clock Cycle 6155:
$t3 -> 1, 
Started lw 1064 $t3 on Line 814
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2360 0 on Line 816

Clock Cycle 6156:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 716 0 on Line 817

Clock Cycle 6157:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 636 $t4 on Line 818

Clock Cycle 6158:
$t3 -> 1, $t4 -> 1, 
Completed 4/12
addi
addi$t2,$t0,712
$t2 = 712

Clock Cycle 6159:
$t3 -> 1, $t4 -> 1, 
Completed 5/12
addi
addi$t2,$t0,1928
$t2 = 1928

Clock Cycle 6160:
$t3 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 24 1928 on Line 821

Clock Cycle 6161:
$t3 -> 1, $t4 -> 1, 
Completed 7/12
addi
addi$t0,$t0,1788
$t0 = 1788

Clock Cycle 6162:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6163:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6164:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6165:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6166:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1064 $t3 on Line 814

Clock Cycle 6167:
$t4 -> 1, 
Started sw 2360 0 on Line 816
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1776 $t3 on Line 823

Clock Cycle 6168:
$t3 -> 1, $t4 -> 1, 
Completed 2/12
addi
addi$t1,$t2,764
$t1 = 2692

Clock Cycle 6169:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 6170:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 6171:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 6172:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6173:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6174:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6175:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6176:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6177:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6178:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2360 0 on Line 816

Clock Cycle 6179:
$t3 -> 1, $t4 -> 1, 
Started sw 716 0 on Line 817
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6180:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6181:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6182:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6183:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6184:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6185:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6186:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6187:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6188:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6189:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6190:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6191:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6192:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6193:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6194:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6195:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6196:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6197:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6198:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6199:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6200:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 716 0 on Line 817

Clock Cycle 6201:
$t3 -> 1, $t4 -> 1, 
Started lw 636 $t4 on Line 818
Completed 1/2

Clock Cycle 6202:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 636 $t4 on Line 818

Clock Cycle 6203:
$t3 -> 1, 
Started sw 24 1928 on Line 821
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3132 $t4 on Line 825

Clock Cycle 6204:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 24 1928 on Line 821

Clock Cycle 6205:
$t3 -> 1, $t4 -> 1, 
Started lw 1776 $t3 on Line 823
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6206:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6207:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6208:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6209:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6210:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6211:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6212:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6213:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6214:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 24 = 1928

Clock Cycle 6215:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6216:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6217:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6218:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6219:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6220:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6221:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6222:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6223:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6224:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6225:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6226:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1776 $t3 on Line 823

Clock Cycle 6227:
$t4 -> 1, 
Started lw 3132 $t4 on Line 825
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 688 $t3 on Line 826

Clock Cycle 6228:
$t3 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 6229:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 6230:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 6231:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 6232:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6233:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6234:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6235:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6236:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6237:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6238:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3132 $t4 on Line 825

Clock Cycle 6239:
$t3 -> 1, 
Started lw 688 $t3 on Line 826
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2396 $t4 on Line 827

Clock Cycle 6240:
$t3 -> 1, $t4 -> 1, 
Completed 2/12
addi
addi$t1,$t1,920
$t1 = 3612

Clock Cycle 6241:
$t3 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1052 1788 on Line 829

Clock Cycle 6242:
$t3 -> 1, $t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3616 1788 on Line 830

Clock Cycle 6243:
$t3 -> 1, $t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1552 $t0 on Line 831

Clock Cycle 6244:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6245:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6246:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6247:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6248:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6249:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6250:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 688 $t3 on Line 826

Clock Cycle 6251:
$t0 -> 1, $t4 -> 1, 
Started lw 2396 $t4 on Line 827
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 6252:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 6253:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 6254:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 6255:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 6256:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6257:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6258:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6259:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6260:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6261:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6262:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2396 $t4 on Line 827

Clock Cycle 6263:
$t0 -> 1, 
Started sw 1052 1788 on Line 829
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6264:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6265:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6266:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6267:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6268:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6269:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6270:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6271:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6272:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6273:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6274:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1052 1788 on Line 829

Clock Cycle 6275:
$t0 -> 1, 
Started lw 1552 $t0 on Line 831
Completed 1/2

Clock Cycle 6276:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1552 $t0 on Line 831

Clock Cycle 6277:

Started sw 3616 1788 on Line 830
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2604 $t0 on Line 832

Clock Cycle 6278:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6279:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6280:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6281:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6282:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6283:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6284:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6285:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6286:
$t0 -> 1, 
Completed 10/22
Memory at 1052 = 1788

Clock Cycle 6287:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6288:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6289:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6290:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6291:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6292:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6293:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6294:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6295:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6296:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6297:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6298:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3616 1788 on Line 830

Clock Cycle 6299:
$t0 -> 1, 
Started lw 2604 $t0 on Line 832
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6300:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6301:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6302:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6303:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6304:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6305:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6306:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6307:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6308:
$t0 -> 1, 
Completed 10/22
Memory at 3616 = 1788

Clock Cycle 6309:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6310:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6311:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6312:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6313:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6314:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6315:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6316:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6317:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6318:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6319:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6320:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2604 $t0 on Line 832

Clock Cycle 6321:
lw
DRAM Request(Read) Issued for lw 2732 $t0 on Line 833

Clock Cycle 6322:
$t0 -> 1, 
Started lw 2732 $t0 on Line 833
Completed 1/2

Clock Cycle 6323:
$t0 -> 1, 
Completed 2/2
$t0 = 2612
Finished Instruction lw 2732 $t0 on Line 833

Clock Cycle 6324:
addi
addi$t0,$t1,2252
$t0 = 5864

Clock Cycle 6325:
addi
addi$t1,$t1,2972
$t1 = 6584

Clock Cycle 6326:
lw
DRAM Request(Read) Issued for lw 3036 $t0 on Line 836

Clock Cycle 6327:
$t0 -> 1, 
Started lw 3036 $t0 on Line 836
Completed 1/2

Clock Cycle 6328:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3036 $t0 on Line 836

Clock Cycle 6329:
sw
DRAM Request(Write) Issued for sw 3300 0 on Line 837

Clock Cycle 6330:

Started sw 3300 0 on Line 837
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2792 $t1 on Line 838

Clock Cycle 6331:
$t1 -> 1, 
Completed 2/12

Clock Cycle 6332:
$t1 -> 1, 
Completed 3/12

Clock Cycle 6333:
$t1 -> 1, 
Completed 4/12

Clock Cycle 6334:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6335:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6336:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6337:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6338:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6339:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6340:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6341:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3300 0 on Line 837

Clock Cycle 6342:
$t1 -> 1, 
Started lw 2792 $t1 on Line 838
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6343:
$t1 -> 1, 
Completed 2/22

Clock Cycle 6344:
$t1 -> 1, 
Completed 3/22

Clock Cycle 6345:
$t1 -> 1, 
Completed 4/22

Clock Cycle 6346:
$t1 -> 1, 
Completed 5/22

Clock Cycle 6347:
$t1 -> 1, 
Completed 6/22

Clock Cycle 6348:
$t1 -> 1, 
Completed 7/22

Clock Cycle 6349:
$t1 -> 1, 
Completed 8/22

Clock Cycle 6350:
$t1 -> 1, 
Completed 9/22

Clock Cycle 6351:
$t1 -> 1, 
Completed 10/22

Clock Cycle 6352:
$t1 -> 1, 
Completed 11/22

Clock Cycle 6353:
$t1 -> 1, 
Completed 12/22

Clock Cycle 6354:
$t1 -> 1, 
Completed 13/22

Clock Cycle 6355:
$t1 -> 1, 
Completed 14/22

Clock Cycle 6356:
$t1 -> 1, 
Completed 15/22

Clock Cycle 6357:
$t1 -> 1, 
Completed 16/22

Clock Cycle 6358:
$t1 -> 1, 
Completed 17/22

Clock Cycle 6359:
$t1 -> 1, 
Completed 18/22

Clock Cycle 6360:
$t1 -> 1, 
Completed 19/22

Clock Cycle 6361:
$t1 -> 1, 
Completed 20/22

Clock Cycle 6362:
$t1 -> 1, 
Completed 21/22

Clock Cycle 6363:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2792 $t1 on Line 838

Clock Cycle 6364:
lw
DRAM Request(Read) Issued for lw 3872 $t1 on Line 839

Clock Cycle 6365:
$t1 -> 1, 
Started lw 3872 $t1 on Line 839
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 744 $t2 on Line 840

Clock Cycle 6366:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 6367:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 6368:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 6369:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 6370:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 6371:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 6372:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 6373:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 6374:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 6375:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 6376:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3872 $t1 on Line 839

Clock Cycle 6377:
$t2 -> 1, 
Started lw 744 $t2 on Line 840
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t4,888
$t1 = 888

Clock Cycle 6378:
$t2 -> 1, 
Completed 2/12

Clock Cycle 6379:
$t2 -> 1, 
Completed 3/12

Clock Cycle 6380:
$t2 -> 1, 
Completed 4/12

Clock Cycle 6381:
$t2 -> 1, 
Completed 5/12

Clock Cycle 6382:
$t2 -> 1, 
Completed 6/12

Clock Cycle 6383:
$t2 -> 1, 
Completed 7/12

Clock Cycle 6384:
$t2 -> 1, 
Completed 8/12

Clock Cycle 6385:
$t2 -> 1, 
Completed 9/12

Clock Cycle 6386:
$t2 -> 1, 
Completed 10/12

Clock Cycle 6387:
$t2 -> 1, 
Completed 11/12

Clock Cycle 6388:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 744 $t2 on Line 840

Clock Cycle 6389:
addi
addi$t2,$t1,1820
$t2 = 2708

Clock Cycle 6390:
sw
DRAM Request(Write) Issued for sw 1024 2708 on Line 843

Clock Cycle 6391:

Started sw 1024 2708 on Line 843
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t3,1884
$t4 = 1884

Clock Cycle 6392:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 564 $t2 on Line 845

Clock Cycle 6393:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3760 888 on Line 846

Clock Cycle 6394:
$t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 768 $t1 on Line 847

Clock Cycle 6395:
$t1 -> 1, $t2 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 3952 0 on Line 848

Clock Cycle 6396:
$t1 -> 1, $t2 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 3744 0 on Line 849

Clock Cycle 6397:
$t1 -> 1, $t2 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2108 $t4 on Line 850

Clock Cycle 6398:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6399:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6400:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6401:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6402:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1024 2708 on Line 843

Clock Cycle 6403:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 564 $t2 on Line 845
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6404:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6405:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6406:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6407:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6408:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6409:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6410:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6411:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6412:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1024 = 2708

Clock Cycle 6413:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6414:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6415:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6416:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6417:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6418:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6419:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6420:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6421:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6422:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6423:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6424:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 564 $t2 on Line 845

Clock Cycle 6425:
$t1 -> 1, $t4 -> 1, 
Started lw 768 $t1 on Line 847
Completed 1/2

Clock Cycle 6426:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 768 $t1 on Line 847

Clock Cycle 6427:
$t4 -> 1, 
Started sw 3760 888 on Line 846
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 6428:
$t4 -> 1, 
Completed 2/12

Clock Cycle 6429:
$t4 -> 1, 
Completed 3/12

Clock Cycle 6430:
$t4 -> 1, 
Completed 4/12

Clock Cycle 6431:
$t4 -> 1, 
Completed 5/12

Clock Cycle 6432:
$t4 -> 1, 
Completed 6/12

Clock Cycle 6433:
$t4 -> 1, 
Completed 7/12

Clock Cycle 6434:
$t4 -> 1, 
Completed 8/12

Clock Cycle 6435:
$t4 -> 1, 
Completed 9/12

Clock Cycle 6436:
$t4 -> 1, 
Completed 10/12

Clock Cycle 6437:
$t4 -> 1, 
Completed 11/12

Clock Cycle 6438:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3760 888 on Line 846

Clock Cycle 6439:
$t4 -> 1, 
Started sw 3952 0 on Line 848
Completed 1/2

Clock Cycle 6440:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3952 0 on Line 848

Clock Cycle 6441:
$t4 -> 1, 
Started sw 3744 0 on Line 849
Completed 1/2

Clock Cycle 6442:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3744 0 on Line 849

Clock Cycle 6443:
$t4 -> 1, 
Started lw 2108 $t4 on Line 850
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6444:
$t4 -> 1, 
Completed 2/22

Clock Cycle 6445:
$t4 -> 1, 
Completed 3/22

Clock Cycle 6446:
$t4 -> 1, 
Completed 4/22

Clock Cycle 6447:
$t4 -> 1, 
Completed 5/22

Clock Cycle 6448:
$t4 -> 1, 
Completed 6/22

Clock Cycle 6449:
$t4 -> 1, 
Completed 7/22

Clock Cycle 6450:
$t4 -> 1, 
Completed 8/22

Clock Cycle 6451:
$t4 -> 1, 
Completed 9/22

Clock Cycle 6452:
$t4 -> 1, 
Completed 10/22
Memory at 3760 = 888

Clock Cycle 6453:
$t4 -> 1, 
Completed 11/22

Clock Cycle 6454:
$t4 -> 1, 
Completed 12/22

Clock Cycle 6455:
$t4 -> 1, 
Completed 13/22

Clock Cycle 6456:
$t4 -> 1, 
Completed 14/22

Clock Cycle 6457:
$t4 -> 1, 
Completed 15/22

Clock Cycle 6458:
$t4 -> 1, 
Completed 16/22

Clock Cycle 6459:
$t4 -> 1, 
Completed 17/22

Clock Cycle 6460:
$t4 -> 1, 
Completed 18/22

Clock Cycle 6461:
$t4 -> 1, 
Completed 19/22

Clock Cycle 6462:
$t4 -> 1, 
Completed 20/22

Clock Cycle 6463:
$t4 -> 1, 
Completed 21/22

Clock Cycle 6464:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2108 $t4 on Line 850

Clock Cycle 6465:
addi
addi$t2,$t4,1032
$t2 = 1032

Clock Cycle 6466:
lw
DRAM Request(Read) Issued for lw 2688 $t1 on Line 852

Clock Cycle 6467:
$t1 -> 1, 
Started lw 2688 $t1 on Line 852
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1896 $t4 on Line 853

Clock Cycle 6468:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2688 $t1 on Line 852
sw
DRAM Request(Write) Issued for sw 188 1032 on Line 854

Clock Cycle 6469:
$t4 -> 1, 
Started lw 1896 $t4 on Line 853
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2336 0 on Line 855

Clock Cycle 6470:
$t4 -> 1, 
Completed 2/12

Clock Cycle 6471:
$t4 -> 1, 
Completed 3/12

Clock Cycle 6472:
$t4 -> 1, 
Completed 4/12

Clock Cycle 6473:
$t4 -> 1, 
Completed 5/12

Clock Cycle 6474:
$t4 -> 1, 
Completed 6/12

Clock Cycle 6475:
$t4 -> 1, 
Completed 7/12

Clock Cycle 6476:
$t4 -> 1, 
Completed 8/12

Clock Cycle 6477:
$t4 -> 1, 
Completed 9/12

Clock Cycle 6478:
$t4 -> 1, 
Completed 10/12

Clock Cycle 6479:
$t4 -> 1, 
Completed 11/12

Clock Cycle 6480:
$t4 -> 1, 
Completed 12/12
$t4 = 388
Finished Instruction lw 1896 $t4 on Line 853

Clock Cycle 6481:

Started sw 188 1032 on Line 854
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 524 $t4 on Line 856

Clock Cycle 6482:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2504 0 on Line 857

Clock Cycle 6483:
$t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1964 0 on Line 858

Clock Cycle 6484:
$t4 -> 1, 
Completed 4/12

Clock Cycle 6485:
$t4 -> 1, 
Completed 5/12

Clock Cycle 6486:
$t4 -> 1, 
Completed 6/12

Clock Cycle 6487:
$t4 -> 1, 
Completed 7/12

Clock Cycle 6488:
$t4 -> 1, 
Completed 8/12

Clock Cycle 6489:
$t4 -> 1, 
Completed 9/12

Clock Cycle 6490:
$t4 -> 1, 
Completed 10/12

Clock Cycle 6491:
$t4 -> 1, 
Completed 11/12

Clock Cycle 6492:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 188 1032 on Line 854

Clock Cycle 6493:
$t4 -> 1, 
Started lw 524 $t4 on Line 856
Completed 1/2

Clock Cycle 6494:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 524 $t4 on Line 856

Clock Cycle 6495:

Started sw 2336 0 on Line 855
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 952 $t4 on Line 859

Clock Cycle 6496:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1000 $t0 on Line 860

Clock Cycle 6497:
$t0 -> 1, $t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3716 0 on Line 861

Clock Cycle 6498:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6499:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6500:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6501:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6502:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6503:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6504:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 188 = 1032

Clock Cycle 6505:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6506:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6507:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6508:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6509:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6510:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6511:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6512:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6513:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6514:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6515:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6516:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2336 0 on Line 855

Clock Cycle 6517:
$t0 -> 1, $t4 -> 1, 
Started sw 2504 0 on Line 857
Completed 1/2

Clock Cycle 6518:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2504 0 on Line 857

Clock Cycle 6519:
$t0 -> 1, $t4 -> 1, 
Started sw 1964 0 on Line 858
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6520:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6521:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6522:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6523:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6524:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6525:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6526:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6527:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6528:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6529:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6530:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6531:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6532:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6533:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6534:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6535:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6536:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6537:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6538:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6539:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6540:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1964 0 on Line 858

Clock Cycle 6541:
$t0 -> 1, $t4 -> 1, 
Started lw 952 $t4 on Line 859
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6542:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6543:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6544:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6545:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6546:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6547:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6548:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6549:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6550:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6551:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6552:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6553:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6554:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6555:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6556:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6557:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6558:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6559:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6560:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6561:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6562:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 952 $t4 on Line 859

Clock Cycle 6563:
$t0 -> 1, 
Started lw 1000 $t0 on Line 860
Completed 1/2

Clock Cycle 6564:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1000 $t0 on Line 860

Clock Cycle 6565:

Started sw 3716 0 on Line 861
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2184 $t0 on Line 862

Clock Cycle 6566:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6567:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6568:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6569:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6570:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6571:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6572:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6573:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6574:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6575:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6576:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3716 0 on Line 861

Clock Cycle 6577:
$t0 -> 1, 
Started lw 2184 $t0 on Line 862
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6578:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6579:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6580:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6581:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6582:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6583:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6584:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6585:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6586:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6587:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6588:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6589:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6590:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6591:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6592:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6593:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6594:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6595:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6596:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6597:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6598:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2184 $t0 on Line 862

Clock Cycle 6599:
addi
addi$t1,$t0,204
$t1 = 204

Clock Cycle 6600:
lw
DRAM Request(Read) Issued for lw 2832 $t4 on Line 864

Clock Cycle 6601:
$t4 -> 1, 
Started lw 2832 $t4 on Line 864
Completed 1/2

Clock Cycle 6602:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2832 $t4 on Line 864

Clock Cycle 6603:
addi
addi$t4,$t2,2900
$t4 = 3932

Clock Cycle 6604:
addi
addi$t4,$t4,2580
$t4 = 6512

Clock Cycle 6605:
sw
DRAM Request(Write) Issued for sw 3752 0 on Line 867

Clock Cycle 6606:

Started sw 3752 0 on Line 867
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2856 $t3 on Line 868

Clock Cycle 6607:
$t3 -> 1, 
Completed 2/12

Clock Cycle 6608:
$t3 -> 1, 
Completed 3/12

Clock Cycle 6609:
$t3 -> 1, 
Completed 4/12

Clock Cycle 6610:
$t3 -> 1, 
Completed 5/12

Clock Cycle 6611:
$t3 -> 1, 
Completed 6/12

Clock Cycle 6612:
$t3 -> 1, 
Completed 7/12

Clock Cycle 6613:
$t3 -> 1, 
Completed 8/12

Clock Cycle 6614:
$t3 -> 1, 
Completed 9/12

Clock Cycle 6615:
$t3 -> 1, 
Completed 10/12

Clock Cycle 6616:
$t3 -> 1, 
Completed 11/12

Clock Cycle 6617:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3752 0 on Line 867

Clock Cycle 6618:
$t3 -> 1, 
Started lw 2856 $t3 on Line 868
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6619:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6620:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6621:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6622:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6623:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6624:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6625:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6626:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6627:
$t3 -> 1, 
Completed 10/22

Clock Cycle 6628:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6629:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6630:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6631:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6632:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6633:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6634:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6635:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6636:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6637:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6638:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6639:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2856 $t3 on Line 868

Clock Cycle 6640:
addi
addi$t3,$t4,2380
$t3 = 8892

Clock Cycle 6641:
lw
DRAM Request(Read) Issued for lw 1260 $t0 on Line 870

Clock Cycle 6642:
$t0 -> 1, 
Started lw 1260 $t0 on Line 870
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2164 1032 on Line 871

Clock Cycle 6643:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1896 6512 on Line 872

Clock Cycle 6644:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2188 6512 on Line 873

Clock Cycle 6645:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 856 1032 on Line 874

Clock Cycle 6646:
$t0 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1868 $t4 on Line 875

Clock Cycle 6647:
$t0 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1264 204 on Line 876

Clock Cycle 6648:
$t0 -> 1, $t4 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 3260 $t2 on Line 877

Clock Cycle 6649:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6650:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6651:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6652:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6653:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 3276
Finished Instruction lw 1260 $t0 on Line 870

Clock Cycle 6654:
$t2 -> 1, $t4 -> 1, 
Started sw 1896 6512 on Line 872
Completed 1/2

Clock Cycle 6655:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1896 6512 on Line 872

Clock Cycle 6656:
$t2 -> 1, $t4 -> 1, 
Started lw 1868 $t4 on Line 875
Completed 1/2

Clock Cycle 6657:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1868 $t4 on Line 875

Clock Cycle 6658:
$t2 -> 1, 
Started sw 1264 204 on Line 876
Completed 1/2

Clock Cycle 6659:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1264 204 on Line 876

Clock Cycle 6660:
$t2 -> 1, 
Started sw 2164 1032 on Line 871
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6661:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6662:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6663:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6664:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6665:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6666:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6667:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6668:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6669:
$t2 -> 1, 
Completed 10/22
Memory at 1264 = 204
Memory at 1896 = 6512

Clock Cycle 6670:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6671:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6672:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6673:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6674:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6675:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6676:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6677:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6678:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6679:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6680:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6681:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2164 1032 on Line 871

Clock Cycle 6682:
$t2 -> 1, 
Started sw 2188 6512 on Line 873
Completed 1/2

Clock Cycle 6683:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2188 6512 on Line 873

Clock Cycle 6684:
$t2 -> 1, 
Started sw 856 1032 on Line 874
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6685:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6686:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6687:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6688:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6689:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6690:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6691:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6692:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6693:
$t2 -> 1, 
Completed 10/22
Memory at 2164 = 1032
Memory at 2188 = 6512

Clock Cycle 6694:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6695:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6696:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6697:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6698:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6699:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6700:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6701:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6702:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6703:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6704:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6705:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 856 1032 on Line 874

Clock Cycle 6706:
$t2 -> 1, 
Started lw 3260 $t2 on Line 877
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6707:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6708:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6709:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6710:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6711:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6712:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6713:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6714:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6715:
$t2 -> 1, 
Completed 10/22
Memory at 856 = 1032

Clock Cycle 6716:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6717:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6718:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6719:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6720:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6721:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6722:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6723:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6724:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6725:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6726:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6727:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3260 $t2 on Line 877

Clock Cycle 6728:
sw
DRAM Request(Write) Issued for sw 3808 0 on Line 878

Clock Cycle 6729:

Started sw 3808 0 on Line 878
Completed 1/2
addi
addi$t1,$t0,2916
$t1 = 6192

Clock Cycle 6730:

Completed 2/2
Finished Instruction sw 3808 0 on Line 878
lw
DRAM Request(Read) Issued for lw 1236 $t0 on Line 880

Clock Cycle 6731:
$t0 -> 1, 
Started lw 1236 $t0 on Line 880
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1588 6192 on Line 881

Clock Cycle 6732:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3292 $t2 on Line 882

Clock Cycle 6733:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 6734:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 6735:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 6736:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 6737:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 6738:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 6739:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 6740:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 6741:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 6742:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 6743:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 6744:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 6745:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 6746:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 6747:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 6748:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 6749:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 6750:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 6751:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 6752:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1236 $t0 on Line 880

Clock Cycle 6753:
$t2 -> 1, 
Started sw 1588 6192 on Line 881
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3972 0 on Line 883

Clock Cycle 6754:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1588 6192 on Line 881

Clock Cycle 6755:
$t2 -> 1, 
Started lw 3292 $t2 on Line 882
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6756:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6757:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6758:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6759:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6760:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6761:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6762:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6763:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6764:
$t2 -> 1, 
Completed 10/22
Memory at 1588 = 6192

Clock Cycle 6765:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6766:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6767:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6768:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6769:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6770:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6771:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6772:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6773:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6774:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6775:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6776:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3292 $t2 on Line 882

Clock Cycle 6777:

Started sw 3972 0 on Line 883
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3148 $t2 on Line 884

Clock Cycle 6778:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3972 0 on Line 883

Clock Cycle 6779:
$t2 -> 1, 
Started lw 3148 $t2 on Line 884
Completed 1/2

Clock Cycle 6780:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3148 $t2 on Line 884

Clock Cycle 6781:
addi
addi$t2,$t4,332
$t2 = 332

Clock Cycle 6782:
sw
DRAM Request(Write) Issued for sw 664 8892 on Line 886

Clock Cycle 6783:

Started sw 664 8892 on Line 886
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1888 6192 on Line 887

Clock Cycle 6784:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 232 $t0 on Line 888

Clock Cycle 6785:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6786:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6787:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6788:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6789:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6790:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6791:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6792:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6793:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6794:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6795:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6796:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6797:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6798:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6799:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6800:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6801:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6802:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6803:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6804:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 664 8892 on Line 886

Clock Cycle 6805:
$t0 -> 1, 
Started lw 232 $t0 on Line 888
Completed 1/2

Clock Cycle 6806:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 232 $t0 on Line 888

Clock Cycle 6807:

Started sw 1888 6192 on Line 887
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t1,2836
$t0 = 9028

Clock Cycle 6808:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 3136 0 on Line 890

Clock Cycle 6809:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 3520 9028 on Line 891

Clock Cycle 6810:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1792 $t4 on Line 892

Clock Cycle 6811:
$t4 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 436 9028 on Line 893

Clock Cycle 6812:
$t4 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 1196 8892 on Line 894

Clock Cycle 6813:
$t4 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 2840 $t3 on Line 895

Clock Cycle 6814:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6815:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6816:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 664 = 8892

Clock Cycle 6817:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6818:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6819:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6820:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6821:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6822:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6823:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6824:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6825:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6826:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6827:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6828:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1888 6192 on Line 887

Clock Cycle 6829:
$t3 -> 1, $t4 -> 1, 
Started lw 1792 $t4 on Line 892
Completed 1/2

Clock Cycle 6830:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1792 $t4 on Line 892

Clock Cycle 6831:
$t3 -> 1, 
Started sw 1196 8892 on Line 894
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1800 0 on Line 896

Clock Cycle 6832:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1196 8892 on Line 894
sw
DRAM Request(Write) Issued for sw 3772 0 on Line 897

Clock Cycle 6833:
$t3 -> 1, 
Started sw 1800 0 on Line 896
Completed 1/2
addi
addi$t4,$t2,492
$t4 = 824

Clock Cycle 6834:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1800 0 on Line 896
addi
addi$t2,$t1,3140
$t2 = 9332

Clock Cycle 6835:
$t3 -> 1, 
Started sw 3136 0 on Line 890
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t4,$t1,2388
$t4 = 8580

Clock Cycle 6836:
$t3 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1944 $t2 on Line 901

Clock Cycle 6837:
$t2 -> 1, $t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 968 $t1 on Line 902

Clock Cycle 6838:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6839:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6840:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6841:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6842:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6843:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6844:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1196 = 8892
Memory at 1888 = 6192

Clock Cycle 6845:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6846:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6847:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6848:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6849:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6850:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6851:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6852:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6853:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6854:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6855:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6856:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3136 0 on Line 890

Clock Cycle 6857:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 3520 9028 on Line 891
Completed 1/2

Clock Cycle 6858:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3520 9028 on Line 891

Clock Cycle 6859:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 3772 0 on Line 897
Completed 1/2

Clock Cycle 6860:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3772 0 on Line 897

Clock Cycle 6861:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 436 9028 on Line 893
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6862:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 6863:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 6864:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6865:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6866:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6867:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6868:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6869:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6870:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3520 = 9028

Clock Cycle 6871:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6872:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6873:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6874:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6875:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6876:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6877:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6878:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6879:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6880:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6881:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6882:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 436 9028 on Line 893

Clock Cycle 6883:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 968 $t1 on Line 902
Completed 1/2

Clock Cycle 6884:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 968 $t1 on Line 902

Clock Cycle 6885:
$t2 -> 1, $t3 -> 1, 
Started lw 2840 $t3 on Line 895
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 856 $t1 on Line 903

Clock Cycle 6886:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 6887:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 6888:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6889:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6890:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6891:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6892:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6893:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6894:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 436 = 9028

Clock Cycle 6895:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6896:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6897:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6898:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6899:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6900:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6901:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6902:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6903:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6904:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6905:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6906:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2840 $t3 on Line 895

Clock Cycle 6907:
$t1 -> 1, $t2 -> 1, 
Started lw 1944 $t2 on Line 901
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6908:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 6909:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 6910:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 6911:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 6912:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 6913:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 6914:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 6915:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 6916:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 6917:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 6918:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1944 $t2 on Line 901

Clock Cycle 6919:
$t1 -> 1, 
Started lw 856 $t1 on Line 903
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 636 0 on Line 904

Clock Cycle 6920:
$t1 -> 1, 
Completed 2/12
addi
addi$t0,$t0,1224
$t0 = 10252

Clock Cycle 6921:
$t1 -> 1, 
Completed 3/12
addi
addi$t4,$t4,3188
$t4 = 11768

Clock Cycle 6922:
$t1 -> 1, 
Completed 4/12

Clock Cycle 6923:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6924:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6925:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6926:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6927:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6928:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6929:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6930:
$t1 -> 1, 
Completed 12/12
$t1 = 1032
Finished Instruction lw 856 $t1 on Line 903

Clock Cycle 6931:

Started sw 636 0 on Line 904
Completed 1/2
addi
addi$t1,$t0,228
$t1 = 10480

Clock Cycle 6932:

Completed 2/2
Finished Instruction sw 636 0 on Line 904
sw
DRAM Request(Write) Issued for sw 3240 11768 on Line 908

Clock Cycle 6933:

Started sw 3240 11768 on Line 908
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t1,$t4,3176
$t1 = 14944

Clock Cycle 6934:

Completed 2/22
addi
addi$t2,$t1,3256
$t2 = 18200

Clock Cycle 6935:

Completed 3/22
addi
addi$t1,$t4,2752
$t1 = 14520

Clock Cycle 6936:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1948 $t2 on Line 912

Clock Cycle 6937:
$t2 -> 1, 
Completed 5/22
addi
addi$t0,$t1,2348
$t0 = 16868

Clock Cycle 6938:
$t2 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 2416 16868 on Line 914

Clock Cycle 6939:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6940:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6941:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6942:
$t2 -> 1, 
Completed 10/22

Clock Cycle 6943:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6944:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6945:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6946:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6947:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6948:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6949:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6950:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6951:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6952:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6953:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6954:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3240 11768 on Line 908

Clock Cycle 6955:
$t2 -> 1, 
Started lw 1948 $t2 on Line 912
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6956:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6957:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6958:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6959:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6960:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6961:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6962:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6963:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6964:
$t2 -> 1, 
Completed 10/22
Memory at 3240 = 11768

Clock Cycle 6965:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6966:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6967:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6968:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6969:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6970:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6971:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6972:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6973:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6974:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6975:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6976:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1948 $t2 on Line 912

Clock Cycle 6977:

Started sw 2416 16868 on Line 914
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t0,3156
$t2 = 20024

Clock Cycle 6978:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 796 $t0 on Line 916

Clock Cycle 6979:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1260 20024 on Line 917

Clock Cycle 6980:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6981:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6982:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6983:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6984:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6985:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6986:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6987:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6988:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2416 16868 on Line 914

Clock Cycle 6989:
$t0 -> 1, 
Started lw 796 $t0 on Line 916
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6990:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6991:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6992:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6993:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6994:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6995:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6996:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6997:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6998:
$t0 -> 1, 
Completed 10/22
Memory at 2416 = 16868

Clock Cycle 6999:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7000:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7001:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7002:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7003:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7004:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7005:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7006:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7007:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7008:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7009:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7010:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 796 $t0 on Line 916

Clock Cycle 7011:

Started sw 1260 20024 on Line 917
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3284 0 on Line 918

Clock Cycle 7012:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3840 11768 on Line 919

Clock Cycle 7013:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2724 $t3 on Line 920

Clock Cycle 7014:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1504 $t1 on Line 921

Clock Cycle 7015:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 7016:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7017:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7018:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7019:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7020:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7021:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7022:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1260 20024 on Line 917

Clock Cycle 7023:
$t1 -> 1, $t3 -> 1, 
Started lw 1504 $t1 on Line 921
Completed 1/2

Clock Cycle 7024:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1504 $t1 on Line 921

Clock Cycle 7025:
$t3 -> 1, 
Started sw 3284 0 on Line 918
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7026:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7027:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7028:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7029:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7030:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7031:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7032:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7033:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7034:
$t3 -> 1, 
Completed 10/22
Memory at 1260 = 20024

Clock Cycle 7035:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7036:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7037:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7038:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7039:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7040:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7041:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7042:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7043:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7044:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7045:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7046:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3284 0 on Line 918

Clock Cycle 7047:
$t3 -> 1, 
Started sw 3840 11768 on Line 919
Completed 1/2

Clock Cycle 7048:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3840 11768 on Line 919

Clock Cycle 7049:
$t3 -> 1, 
Started lw 2724 $t3 on Line 920
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7050:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7051:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7052:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7053:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7054:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7055:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7056:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7057:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7058:
$t3 -> 1, 
Completed 10/22
Memory at 3284 = 0
Memory at 3840 = 11768

Clock Cycle 7059:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7060:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7061:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7062:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7063:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7064:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7065:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7066:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7067:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7068:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7069:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7070:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2724 $t3 on Line 920

Clock Cycle 7071:
lw
DRAM Request(Read) Issued for lw 968 $t3 on Line 922

Clock Cycle 7072:
$t3 -> 1, 
Started lw 968 $t3 on Line 922
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t2,3140
$t4 = 23164

Clock Cycle 7073:
$t3 -> 1, 
Completed 2/12

Clock Cycle 7074:
$t3 -> 1, 
Completed 3/12

Clock Cycle 7075:
$t3 -> 1, 
Completed 4/12

Clock Cycle 7076:
$t3 -> 1, 
Completed 5/12

Clock Cycle 7077:
$t3 -> 1, 
Completed 6/12

Clock Cycle 7078:
$t3 -> 1, 
Completed 7/12

Clock Cycle 7079:
$t3 -> 1, 
Completed 8/12

Clock Cycle 7080:
$t3 -> 1, 
Completed 9/12

Clock Cycle 7081:
$t3 -> 1, 
Completed 10/12

Clock Cycle 7082:
$t3 -> 1, 
Completed 11/12

Clock Cycle 7083:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 968 $t3 on Line 922

Clock Cycle 7084:
addi
addi$t3,$t1,3708
$t3 = 3708

Clock Cycle 7085:
sw
DRAM Request(Write) Issued for sw 3680 0 on Line 925

Clock Cycle 7086:

Started sw 3680 0 on Line 925
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t1,812
$t1 = 812

Clock Cycle 7087:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3412 0 on Line 927

Clock Cycle 7088:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1328 $t0 on Line 928

Clock Cycle 7089:
$t0 -> 1, 
Completed 4/12
addi
addi$t3,$t1,3836
$t3 = 4648

Clock Cycle 7090:
$t0 -> 1, 
Completed 5/12

Clock Cycle 7091:
$t0 -> 1, 
Completed 6/12

Clock Cycle 7092:
$t0 -> 1, 
Completed 7/12

Clock Cycle 7093:
$t0 -> 1, 
Completed 8/12

Clock Cycle 7094:
$t0 -> 1, 
Completed 9/12

Clock Cycle 7095:
$t0 -> 1, 
Completed 10/12

Clock Cycle 7096:
$t0 -> 1, 
Completed 11/12

Clock Cycle 7097:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3680 0 on Line 925

Clock Cycle 7098:
$t0 -> 1, 
Started sw 3412 0 on Line 927
Completed 1/2

Clock Cycle 7099:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3412 0 on Line 927

Clock Cycle 7100:
$t0 -> 1, 
Started lw 1328 $t0 on Line 928
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7101:
$t0 -> 1, 
Completed 2/22

Clock Cycle 7102:
$t0 -> 1, 
Completed 3/22

Clock Cycle 7103:
$t0 -> 1, 
Completed 4/22

Clock Cycle 7104:
$t0 -> 1, 
Completed 5/22

Clock Cycle 7105:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7106:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7107:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7108:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7109:
$t0 -> 1, 
Completed 10/22

Clock Cycle 7110:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7111:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7112:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7113:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7114:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7115:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7116:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7117:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7118:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7119:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7120:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7121:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1328 $t0 on Line 928

Clock Cycle 7122:
sw
DRAM Request(Write) Issued for sw 3460 0 on Line 930

Clock Cycle 7123:

Started sw 3460 0 on Line 930
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 976 $t4 on Line 931

Clock Cycle 7124:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1628 $t2 on Line 932

Clock Cycle 7125:
$t2 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2268 0 on Line 933

Clock Cycle 7126:
$t2 -> 1, $t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 912 $t1 on Line 934

Clock Cycle 7127:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 1720 4648 on Line 935

Clock Cycle 7128:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 7129:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 7130:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 7131:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 7132:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 7133:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 7134:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3460 0 on Line 930

Clock Cycle 7135:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 976 $t4 on Line 931
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7136:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 7137:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7138:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7139:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7140:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7141:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7142:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7143:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7144:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 7145:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7146:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7147:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7148:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7149:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7150:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7151:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7152:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7153:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7154:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7155:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7156:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 976 $t4 on Line 931

Clock Cycle 7157:
$t1 -> 1, $t2 -> 1, 
Started lw 912 $t1 on Line 934
Completed 1/2

Clock Cycle 7158:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 912 $t1 on Line 934

Clock Cycle 7159:
$t2 -> 1, 
Started lw 1628 $t2 on Line 932
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 7160:
$t2 -> 1, 
Completed 2/12

Clock Cycle 7161:
$t2 -> 1, 
Completed 3/12

Clock Cycle 7162:
$t2 -> 1, 
Completed 4/12

Clock Cycle 7163:
$t2 -> 1, 
Completed 5/12

Clock Cycle 7164:
$t2 -> 1, 
Completed 6/12

Clock Cycle 7165:
$t2 -> 1, 
Completed 7/12

Clock Cycle 7166:
$t2 -> 1, 
Completed 8/12

Clock Cycle 7167:
$t2 -> 1, 
Completed 9/12

Clock Cycle 7168:
$t2 -> 1, 
Completed 10/12

Clock Cycle 7169:
$t2 -> 1, 
Completed 11/12

Clock Cycle 7170:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1628 $t2 on Line 932

Clock Cycle 7171:

Started sw 1720 4648 on Line 935
Completed 1/2
addi
addi$t1,$t2,2696
$t1 = 2696

Clock Cycle 7172:

Completed 2/2
Finished Instruction sw 1720 4648 on Line 935
sw
DRAM Request(Write) Issued for sw 3820 4648 on Line 937

Clock Cycle 7173:

Started sw 2268 0 on Line 933
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 424 4648 on Line 938

Clock Cycle 7174:

Completed 2/22
addi
addi$t4,$t1,2252
$t4 = 4948

Clock Cycle 7175:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1136 $t1 on Line 940

Clock Cycle 7176:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7177:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7178:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7179:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7180:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7181:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7182:
$t1 -> 1, 
Completed 10/22
Memory at 1720 = 4648

Clock Cycle 7183:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7184:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7185:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7186:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7187:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7188:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7189:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7190:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7191:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7192:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7193:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7194:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2268 0 on Line 933

Clock Cycle 7195:
$t1 -> 1, 
Started sw 3820 4648 on Line 937
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7196:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7197:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7198:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7199:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7200:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7201:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7202:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7203:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7204:
$t1 -> 1, 
Completed 10/22

Clock Cycle 7205:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7206:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7207:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7208:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7209:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7210:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7211:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7212:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7213:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7214:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7215:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7216:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3820 4648 on Line 937

Clock Cycle 7217:
$t1 -> 1, 
Started sw 424 4648 on Line 938
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7218:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7219:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7220:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7221:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7222:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7223:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7224:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7225:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7226:
$t1 -> 1, 
Completed 10/22
Memory at 3820 = 4648

Clock Cycle 7227:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7228:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7229:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7230:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7231:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7232:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7233:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7234:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7235:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7236:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7237:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7238:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 424 4648 on Line 938

Clock Cycle 7239:
$t1 -> 1, 
Started lw 1136 $t1 on Line 940
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7240:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7241:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7242:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7243:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7244:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7245:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7246:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7247:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7248:
$t1 -> 1, 
Completed 10/22
Memory at 424 = 4648

Clock Cycle 7249:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7250:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7251:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7252:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7253:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7254:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7255:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7256:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7257:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7258:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7259:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7260:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1136 $t1 on Line 940

Clock Cycle 7261:
addi
addi$t0,$t1,796
$t0 = 796

Clock Cycle 7262:
addi
addi$t4,$t0,820
$t4 = 1616

Clock Cycle 7263:
sw
DRAM Request(Write) Issued for sw 3656 1616 on Line 943

Clock Cycle 7264:

Started sw 3656 1616 on Line 943
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 692 $t0 on Line 944

Clock Cycle 7265:
$t0 -> 1, 
Completed 2/12

Clock Cycle 7266:
$t0 -> 1, 
Completed 3/12

Clock Cycle 7267:
$t0 -> 1, 
Completed 4/12

Clock Cycle 7268:
$t0 -> 1, 
Completed 5/12

Clock Cycle 7269:
$t0 -> 1, 
Completed 6/12

Clock Cycle 7270:
$t0 -> 1, 
Completed 7/12

Clock Cycle 7271:
$t0 -> 1, 
Completed 8/12

Clock Cycle 7272:
$t0 -> 1, 
Completed 9/12

Clock Cycle 7273:
$t0 -> 1, 
Completed 10/12

Clock Cycle 7274:
$t0 -> 1, 
Completed 11/12

Clock Cycle 7275:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3656 1616 on Line 943

Clock Cycle 7276:
$t0 -> 1, 
Started lw 692 $t0 on Line 944
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7277:
$t0 -> 1, 
Completed 2/22

Clock Cycle 7278:
$t0 -> 1, 
Completed 3/22

Clock Cycle 7279:
$t0 -> 1, 
Completed 4/22

Clock Cycle 7280:
$t0 -> 1, 
Completed 5/22

Clock Cycle 7281:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7282:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7283:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7284:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7285:
$t0 -> 1, 
Completed 10/22
Memory at 3656 = 1616

Clock Cycle 7286:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7287:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7288:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7289:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7290:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7291:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7292:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7293:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7294:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7295:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7296:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7297:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 692 $t0 on Line 944

Clock Cycle 7298:
sw
DRAM Request(Write) Issued for sw 1232 0 on Line 945

Clock Cycle 7299:

Started sw 1232 0 on Line 945
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1280 $t3 on Line 946

Clock Cycle 7300:
$t3 -> 1, 
Completed 2/12

Clock Cycle 7301:
$t3 -> 1, 
Completed 3/12

Clock Cycle 7302:
$t3 -> 1, 
Completed 4/12

Clock Cycle 7303:
$t3 -> 1, 
Completed 5/12

Clock Cycle 7304:
$t3 -> 1, 
Completed 6/12

Clock Cycle 7305:
$t3 -> 1, 
Completed 7/12

Clock Cycle 7306:
$t3 -> 1, 
Completed 8/12

Clock Cycle 7307:
$t3 -> 1, 
Completed 9/12

Clock Cycle 7308:
$t3 -> 1, 
Completed 10/12

Clock Cycle 7309:
$t3 -> 1, 
Completed 11/12

Clock Cycle 7310:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1232 0 on Line 945

Clock Cycle 7311:
$t3 -> 1, 
Started lw 1280 $t3 on Line 946
Completed 1/2

Clock Cycle 7312:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1280 $t3 on Line 946

Clock Cycle 7313:
sw
DRAM Request(Write) Issued for sw 2640 0 on Line 947

Clock Cycle 7314:

Started sw 2640 0 on Line 947
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 344 $t1 on Line 948

Clock Cycle 7315:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7316:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7317:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7318:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7319:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7320:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7321:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7322:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7323:
$t1 -> 1, 
Completed 10/22

Clock Cycle 7324:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7325:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7326:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7327:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7328:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7329:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7330:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7331:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7332:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7333:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7334:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7335:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2640 0 on Line 947

Clock Cycle 7336:
$t1 -> 1, 
Started lw 344 $t1 on Line 948
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7337:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7338:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7339:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7340:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7341:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7342:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7343:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7344:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7345:
$t1 -> 1, 
Completed 10/22

Clock Cycle 7346:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7347:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7348:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7349:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7350:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7351:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7352:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7353:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7354:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7355:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7356:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7357:
$t1 -> 1, 
Completed 22/22
$t1 = 3320
Finished Instruction lw 344 $t1 on Line 948

Clock Cycle 7358:
sw
DRAM Request(Write) Issued for sw 3392 3320 on Line 949

Clock Cycle 7359:

Started sw 3392 3320 on Line 949
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3252 1616 on Line 950

Clock Cycle 7360:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3948 0 on Line 951

Clock Cycle 7361:

Completed 3/12
addi
addi$t3,$t2,584
$t3 = 584

Clock Cycle 7362:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 2416 $t3 on Line 953

Clock Cycle 7363:
$t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2456 $t2 on Line 954

Clock Cycle 7364:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7365:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7366:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7367:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7368:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7369:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7370:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3392 3320 on Line 949

Clock Cycle 7371:
$t2 -> 1, $t3 -> 1, 
Started sw 3252 1616 on Line 950
Completed 1/2

Clock Cycle 7372:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3252 1616 on Line 950

Clock Cycle 7373:
$t2 -> 1, $t3 -> 1, 
Started sw 3948 0 on Line 951
Completed 1/2

Clock Cycle 7374:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3948 0 on Line 951

Clock Cycle 7375:
$t2 -> 1, $t3 -> 1, 
Started lw 2416 $t3 on Line 953
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7376:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7377:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7378:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7379:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7380:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7381:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7382:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7383:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7384:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3252 = 1616
Memory at 3392 = 3320

Clock Cycle 7385:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7386:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7387:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7388:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7389:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7390:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7391:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7392:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7393:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7394:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7395:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7396:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 16868
Finished Instruction lw 2416 $t3 on Line 953

Clock Cycle 7397:
$t2 -> 1, 
Started lw 2456 $t2 on Line 954
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3484 16868 on Line 955

Clock Cycle 7398:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2456 $t2 on Line 954
addi
addi$t4,$t0,2104
$t4 = 2104

Clock Cycle 7399:

Started sw 3484 16868 on Line 955
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1384 $t1 on Line 957

Clock Cycle 7400:
$t1 -> 1, 
Completed 2/12

Clock Cycle 7401:
$t1 -> 1, 
Completed 3/12

Clock Cycle 7402:
$t1 -> 1, 
Completed 4/12

Clock Cycle 7403:
$t1 -> 1, 
Completed 5/12

Clock Cycle 7404:
$t1 -> 1, 
Completed 6/12

Clock Cycle 7405:
$t1 -> 1, 
Completed 7/12

Clock Cycle 7406:
$t1 -> 1, 
Completed 8/12

Clock Cycle 7407:
$t1 -> 1, 
Completed 9/12

Clock Cycle 7408:
$t1 -> 1, 
Completed 10/12

Clock Cycle 7409:
$t1 -> 1, 
Completed 11/12

Clock Cycle 7410:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3484 16868 on Line 955

Clock Cycle 7411:
$t1 -> 1, 
Started lw 1384 $t1 on Line 957
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7412:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7413:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7414:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7415:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7416:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7417:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7418:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7419:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7420:
$t1 -> 1, 
Completed 10/22
Memory at 3484 = 16868

Clock Cycle 7421:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7422:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7423:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7424:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7425:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7426:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7427:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7428:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7429:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7430:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7431:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7432:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1384 $t1 on Line 957

Clock Cycle 7433:
sw
DRAM Request(Write) Issued for sw 2880 0 on Line 958

Clock Cycle 7434:

Started sw 2880 0 on Line 958
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2320 $t0 on Line 959

Clock Cycle 7435:
$t0 -> 1, 
Completed 2/12
addi
addi$t1,$t2,3308
$t1 = 3308

Clock Cycle 7436:
$t0 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2364 $t2 on Line 961

Clock Cycle 7437:
$t0 -> 1, $t2 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1296 3308 on Line 962

Clock Cycle 7438:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 7439:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 7440:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 7441:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 7442:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 7443:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 7444:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 7445:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2880 0 on Line 958

Clock Cycle 7446:
$t0 -> 1, $t2 -> 1, 
Started lw 2320 $t0 on Line 959
Completed 1/2

Clock Cycle 7447:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2320 $t0 on Line 959

Clock Cycle 7448:
$t2 -> 1, 
Started lw 2364 $t2 on Line 961
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3664 $t0 on Line 963

Clock Cycle 7449:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2364 $t2 on Line 961
sw
DRAM Request(Write) Issued for sw 3428 2104 on Line 964

Clock Cycle 7450:
$t0 -> 1, 
Started sw 1296 3308 on Line 962
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7451:
$t0 -> 1, 
Completed 2/22

Clock Cycle 7452:
$t0 -> 1, 
Completed 3/22

Clock Cycle 7453:
$t0 -> 1, 
Completed 4/22

Clock Cycle 7454:
$t0 -> 1, 
Completed 5/22

Clock Cycle 7455:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7456:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7457:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7458:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7459:
$t0 -> 1, 
Completed 10/22

Clock Cycle 7460:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7461:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7462:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7463:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7464:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7465:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7466:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7467:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7468:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7469:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7470:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7471:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1296 3308 on Line 962

Clock Cycle 7472:
$t0 -> 1, 
Started lw 3664 $t0 on Line 963
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7473:
$t0 -> 1, 
Completed 2/22

Clock Cycle 7474:
$t0 -> 1, 
Completed 3/22

Clock Cycle 7475:
$t0 -> 1, 
Completed 4/22

Clock Cycle 7476:
$t0 -> 1, 
Completed 5/22

Clock Cycle 7477:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7478:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7479:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7480:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7481:
$t0 -> 1, 
Completed 10/22
Memory at 1296 = 3308

Clock Cycle 7482:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7483:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7484:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7485:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7486:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7487:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7488:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7489:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7490:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7491:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7492:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7493:
$t0 -> 1, 
Completed 22/22
$t0 = 2456
Finished Instruction lw 3664 $t0 on Line 963

Clock Cycle 7494:

Started sw 3428 2104 on Line 964
Completed 1/2
addi
addi$t2,$t0,2416
$t2 = 4872

Clock Cycle 7495:

Completed 2/2
Finished Instruction sw 3428 2104 on Line 964
lw
DRAM Request(Read) Issued for lw 3932 $t1 on Line 966

Clock Cycle 7496:
$t1 -> 1, 
Started lw 3932 $t1 on Line 966
Completed 1/2
addi
addi$t3,$t4,1444
$t3 = 3548

Clock Cycle 7497:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3932 $t1 on Line 966
sw
DRAM Request(Write) Issued for sw 1476 2456 on Line 968

Clock Cycle 7498:

Started sw 1476 2456 on Line 968
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2136 3548 on Line 969

Clock Cycle 7499:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2340 $t1 on Line 970

Clock Cycle 7500:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 1652 4872 on Line 971

Clock Cycle 7501:
$t1 -> 1, 
Completed 4/22
addi
addi$t2,$t0,1800
$t2 = 4256

Clock Cycle 7502:
$t1 -> 1, 
Completed 5/22
addi
addi$t3,$t4,2644
$t3 = 4748

Clock Cycle 7503:
$t1 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 2468 $t3 on Line 974

Clock Cycle 7504:
$t1 -> 1, $t3 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 2004 4256 on Line 975

Clock Cycle 7505:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7506:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7507:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3428 = 2104

Clock Cycle 7508:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7509:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7510:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7511:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7512:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7513:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7514:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7515:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7516:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7517:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7518:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7519:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1476 2456 on Line 968

Clock Cycle 7520:
$t1 -> 1, $t3 -> 1, 
Started sw 1652 4872 on Line 971
Completed 1/2

Clock Cycle 7521:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1652 4872 on Line 971

Clock Cycle 7522:
$t1 -> 1, $t3 -> 1, 
Started sw 2004 4256 on Line 975
Completed 1/2

Clock Cycle 7523:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2004 4256 on Line 975

Clock Cycle 7524:
$t1 -> 1, $t3 -> 1, 
Started sw 2136 3548 on Line 969
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7525:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7526:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7527:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7528:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7529:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7530:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7531:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7532:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7533:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1476 = 2456
Memory at 1652 = 4872
Memory at 2004 = 4256

Clock Cycle 7534:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7535:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7536:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7537:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7538:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7539:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7540:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7541:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7542:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7543:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7544:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7545:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2136 3548 on Line 969

Clock Cycle 7546:
$t1 -> 1, $t3 -> 1, 
Started lw 2340 $t1 on Line 970
Completed 1/2

Clock Cycle 7547:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2340 $t1 on Line 970

Clock Cycle 7548:
$t3 -> 1, 
Started lw 2468 $t3 on Line 974
Completed 1/2
addi
addi$t4,$t1,320
$t4 = 320

Clock Cycle 7549:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2468 $t3 on Line 974
lw
DRAM Request(Read) Issued for lw 3012 $t4 on Line 977

Clock Cycle 7550:
$t4 -> 1, 
Started lw 3012 $t4 on Line 977
Completed 1/2
sw
DRAM Request(Write) Issued for sw 664 2456 on Line 978

Clock Cycle 7551:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3012 $t4 on Line 977
lw
DRAM Request(Read) Issued for lw 1848 $t2 on Line 979

Clock Cycle 7552:
$t2 -> 1, 
Started sw 664 2456 on Line 978
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1632 $t3 on Line 980

Clock Cycle 7553:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7554:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7555:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7556:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7557:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7558:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7559:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7560:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7561:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2136 = 3548

Clock Cycle 7562:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7563:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7564:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7565:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7566:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7567:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7568:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7569:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7570:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7571:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7572:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7573:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 664 2456 on Line 978

Clock Cycle 7574:
$t2 -> 1, $t3 -> 1, 
Started lw 1848 $t2 on Line 979
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7575:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7576:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7577:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7578:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7579:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7580:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7581:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7582:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7583:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 664 = 2456

Clock Cycle 7584:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7585:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7586:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7587:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7588:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7589:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7590:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7591:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7592:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7593:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7594:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7595:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1848 $t2 on Line 979

Clock Cycle 7596:
$t3 -> 1, 
Started lw 1632 $t3 on Line 980
Completed 1/2

Clock Cycle 7597:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1632 $t3 on Line 980

Clock Cycle 7598:
lw
DRAM Request(Read) Issued for lw 3416 $t3 on Line 981

Clock Cycle 7599:
$t3 -> 1, 
Started lw 3416 $t3 on Line 981
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1704 0 on Line 982

Clock Cycle 7600:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 232 $t0 on Line 983

Clock Cycle 7601:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 7602:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 7603:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 7604:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7605:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7606:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7607:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7608:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7609:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7610:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3416 $t3 on Line 981

Clock Cycle 7611:
$t0 -> 1, 
Started sw 1704 0 on Line 982
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3216 0 on Line 984

Clock Cycle 7612:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2316 $t3 on Line 985

Clock Cycle 7613:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 7614:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 7615:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 7616:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7617:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7618:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7619:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7620:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7621:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7622:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1704 0 on Line 982

Clock Cycle 7623:
$t0 -> 1, $t3 -> 1, 
Started lw 232 $t0 on Line 983
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7624:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7625:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7626:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7627:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7628:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7629:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7630:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7631:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7632:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1704 = 0

Clock Cycle 7633:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7634:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7635:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7636:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7637:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7638:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7639:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7640:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7641:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7642:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7643:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7644:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 232 $t0 on Line 983

Clock Cycle 7645:
$t3 -> 1, 
Started sw 3216 0 on Line 984
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 7646:
$t3 -> 1, 
Completed 2/12

Clock Cycle 7647:
$t3 -> 1, 
Completed 3/12

Clock Cycle 7648:
$t3 -> 1, 
Completed 4/12

Clock Cycle 7649:
$t3 -> 1, 
Completed 5/12

Clock Cycle 7650:
$t3 -> 1, 
Completed 6/12

Clock Cycle 7651:
$t3 -> 1, 
Completed 7/12

Clock Cycle 7652:
$t3 -> 1, 
Completed 8/12

Clock Cycle 7653:
$t3 -> 1, 
Completed 9/12

Clock Cycle 7654:
$t3 -> 1, 
Completed 10/12

Clock Cycle 7655:
$t3 -> 1, 
Completed 11/12

Clock Cycle 7656:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3216 0 on Line 984

Clock Cycle 7657:
$t3 -> 1, 
Started lw 2316 $t3 on Line 985
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7658:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7659:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7660:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7661:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7662:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7663:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7664:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7665:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7666:
$t3 -> 1, 
Completed 10/22

Clock Cycle 7667:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7668:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7669:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7670:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7671:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7672:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7673:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7674:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7675:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7676:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7677:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7678:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2316 $t3 on Line 985

Clock Cycle 7679:
addi
addi$t1,$t3,2636
$t1 = 2636

Clock Cycle 7680:
sw
DRAM Request(Write) Issued for sw 840 0 on Line 987

Clock Cycle 7681:

Started sw 840 0 on Line 987
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3460 $t1 on Line 988

Clock Cycle 7682:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1960 0 on Line 989

Clock Cycle 7683:
$t1 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2440 $t2 on Line 990

Clock Cycle 7684:
$t1 -> 1, $t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 360 $t0 on Line 991

Clock Cycle 7685:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 7686:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 7687:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 7688:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 7689:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 7690:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 7691:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 7692:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 840 0 on Line 987

Clock Cycle 7693:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 360 $t0 on Line 991
Completed 1/2

Clock Cycle 7694:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 2764
Finished Instruction lw 360 $t0 on Line 991

Clock Cycle 7695:
$t1 -> 1, $t2 -> 1, 
Started lw 3460 $t1 on Line 988
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7696:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 7697:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 7698:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 7699:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7700:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7701:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7702:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7703:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7704:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 7705:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7706:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7707:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7708:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7709:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7710:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7711:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7712:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7713:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7714:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 7715:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 7716:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3460 $t1 on Line 988

Clock Cycle 7717:
$t2 -> 1, 
Started sw 1960 0 on Line 989
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 404 0 on Line 992

Clock Cycle 7718:
$t2 -> 1, 
Completed 2/12
addi
addi$t1,$t1,2600
$t1 = 2600

Clock Cycle 7719:
$t2 -> 1, 
Completed 3/12

Clock Cycle 7720:
$t2 -> 1, 
Completed 4/12

Clock Cycle 7721:
$t2 -> 1, 
Completed 5/12

Clock Cycle 7722:
$t2 -> 1, 
Completed 6/12

Clock Cycle 7723:
$t2 -> 1, 
Completed 7/12

Clock Cycle 7724:
$t2 -> 1, 
Completed 8/12

Clock Cycle 7725:
$t2 -> 1, 
Completed 9/12

Clock Cycle 7726:
$t2 -> 1, 
Completed 10/12

Clock Cycle 7727:
$t2 -> 1, 
Completed 11/12

Clock Cycle 7728:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1960 0 on Line 989

Clock Cycle 7729:
$t2 -> 1, 
Started lw 2440 $t2 on Line 990
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7730:
$t2 -> 1, 
Completed 2/22

Clock Cycle 7731:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7732:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7733:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7734:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7735:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7736:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7737:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7738:
$t2 -> 1, 
Completed 10/22

Clock Cycle 7739:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7740:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7741:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7742:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7743:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7744:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7745:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7746:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7747:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7748:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7749:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7750:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2440 $t2 on Line 990

Clock Cycle 7751:

Started sw 404 0 on Line 992
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t2,$t3,2028
$t2 = 2028

Clock Cycle 7752:

Completed 2/12
addi
addi$t0,$t4,1712
$t0 = 1712

Clock Cycle 7753:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 1208 2600 on Line 996

Clock Cycle 7754:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2048 0 on Line 997

Clock Cycle 7755:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 3540 $t1 on Line 998

Clock Cycle 7756:
$t1 -> 1, 
Completed 6/12

Clock Cycle 7757:
$t1 -> 1, 
Completed 7/12

Clock Cycle 7758:
$t1 -> 1, 
Completed 8/12

Clock Cycle 7759:
$t1 -> 1, 
Completed 9/12

Clock Cycle 7760:
$t1 -> 1, 
Completed 10/12

Clock Cycle 7761:
$t1 -> 1, 
Completed 11/12

Clock Cycle 7762:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 404 0 on Line 992

Clock Cycle 7763:
$t1 -> 1, 
Started sw 1208 2600 on Line 996
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7764:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7765:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7766:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7767:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7768:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7769:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7770:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7771:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7772:
$t1 -> 1, 
Completed 10/22
Memory at 404 = 0

Clock Cycle 7773:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7774:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7775:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7776:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7777:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7778:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7779:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7780:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7781:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7782:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7783:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7784:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1208 2600 on Line 996

Clock Cycle 7785:
$t1 -> 1, 
Started sw 2048 0 on Line 997
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7786:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7787:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7788:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7789:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7790:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7791:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7792:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7793:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7794:
$t1 -> 1, 
Completed 10/22
Memory at 1208 = 2600

Clock Cycle 7795:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7796:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7797:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7798:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7799:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7800:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7801:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7802:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7803:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7804:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7805:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7806:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2048 0 on Line 997

Clock Cycle 7807:
$t1 -> 1, 
Started lw 3540 $t1 on Line 998
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7808:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7809:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7810:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7811:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7812:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7813:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7814:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7815:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7816:
$t1 -> 1, 
Completed 10/22

Clock Cycle 7817:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7818:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7819:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7820:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7821:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7822:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7823:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7824:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7825:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7826:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7827:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7828:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3540 $t1 on Line 998

Clock Cycle 7829:
sw
DRAM Request(Write) Issued for sw 3368 0 on Line 999

Clock Cycle 7830:

Started sw 3368 0 on Line 999
Completed 1/2
addi
addi$t3,$t3,3752
$t3 = 3752

Clock Cycle 7831:

Completed 2/2
Finished Instruction sw 3368 0 on Line 999
Total Number of cycles taken = 7831
Total Number of Row Buffer Updates = 733

DRAM memory structure :
Memory at row 0 column 1 address 4 = 3816
Memory at row 0 column 6 address 24 = 1928
Memory at row 0 column 15 address 60 = 5968
Memory at row 0 column 26 address 104 = 2964
Memory at row 0 column 47 address 188 = 1032
Memory at row 0 column 48 address 192 = 688
Memory at row 0 column 67 address 268 = 6452
Memory at row 0 column 76 address 304 = 2652
Memory at row 0 column 78 address 312 = 6452
Memory at row 0 column 79 address 316 = 6384
Memory at row 0 column 82 address 328 = 7752
Memory at row 0 column 84 address 336 = 2320
Memory at row 0 column 86 address 344 = 3320
Memory at row 0 column 90 address 360 = 2764
Memory at row 0 column 97 address 388 = 860
Memory at row 0 column 99 address 396 = 3200
Memory at row 0 column 106 address 424 = 4648
Memory at row 0 column 107 address 428 = 60
Memory at row 0 column 109 address 436 = 9028
Memory at row 0 column 135 address 540 = 28
Memory at row 0 column 138 address 552 = 784
Memory at row 0 column 166 address 664 = 2456
Memory at row 0 column 171 address 684 = 1680
Memory at row 0 column 177 address 708 = 1684
Memory at row 0 column 187 address 748 = 3304
Memory at row 0 column 204 address 816 = 1104
Memory at row 0 column 214 address 856 = 1032
Memory at row 0 column 220 address 880 = 888
Memory at row 0 column 222 address 888 = 24
Memory at row 0 column 239 address 956 = 7752
Memory at row 0 column 253 address 1012 = 2964
Memory at row 1 column 0 address 1024 = 2708
Memory at row 1 column 2 address 1032 = 1212
Memory at row 1 column 7 address 1052 = 1788
Memory at row 1 column 20 address 1104 = 6452
Memory at row 1 column 35 address 1164 = 7312
Memory at row 1 column 38 address 1176 = 1300
Memory at row 1 column 43 address 1196 = 8892
Memory at row 1 column 46 address 1208 = 2600
Memory at row 1 column 59 address 1260 = 20024
Memory at row 1 column 60 address 1264 = 204
Memory at row 1 column 66 address 1288 = 3496
Memory at row 1 column 68 address 1296 = 3308
Memory at row 1 column 70 address 1304 = 764
Memory at row 1 column 99 address 1420 = 308
Memory at row 1 column 101 address 1428 = 5276
Memory at row 1 column 107 address 1452 = 1384
Memory at row 1 column 108 address 1456 = 3172
Memory at row 1 column 113 address 1476 = 2456
Memory at row 1 column 123 address 1516 = 2964
Memory at row 1 column 136 address 1568 = 2964
Memory at row 1 column 140 address 1584 = 3800
Memory at row 1 column 141 address 1588 = 6192
Memory at row 1 column 155 address 1644 = 1384
Memory at row 1 column 157 address 1652 = 4872
Memory at row 1 column 160 address 1664 = 688
Memory at row 1 column 171 address 1708 = 3700
Memory at row 1 column 174 address 1720 = 4648
Memory at row 1 column 185 address 1764 = 3080
Memory at row 1 column 187 address 1772 = 4684
Memory at row 1 column 202 address 1832 = 2452
Memory at row 1 column 207 address 1852 = 2060
Memory at row 1 column 216 address 1888 = 6192
Memory at row 1 column 218 address 1896 = 6512
Memory at row 1 column 232 address 1952 = 3952
Memory at row 1 column 238 address 1976 = 6384
Memory at row 1 column 239 address 1980 = 5276
Memory at row 1 column 245 address 2004 = 4256
Memory at row 1 column 255 address 2044 = 1104
Memory at row 2 column 9 address 2084 = 2096
Memory at row 2 column 22 address 2136 = 3548
Memory at row 2 column 25 address 2148 = 4672
Memory at row 2 column 29 address 2164 = 1032
Memory at row 2 column 35 address 2188 = 6512
Memory at row 2 column 46 address 2232 = 1764
Memory at row 2 column 48 address 2240 = 5288
Memory at row 2 column 61 address 2292 = 4568
Memory at row 2 column 70 address 2328 = 3080
Memory at row 2 column 76 address 2352 = 496
Memory at row 2 column 80 address 2368 = 2224
Memory at row 2 column 92 address 2416 = 16868
Memory at row 2 column 95 address 2428 = 8624
Memory at row 2 column 103 address 2460 = 3744
Memory at row 2 column 108 address 2480 = 2964
Memory at row 2 column 112 address 2496 = 664
Memory at row 2 column 115 address 2508 = 2248
Memory at row 2 column 119 address 2524 = 24
Memory at row 2 column 132 address 2576 = 3172
Memory at row 2 column 167 address 2716 = 556
Memory at row 2 column 171 address 2732 = 2612
Memory at row 2 column 183 address 2780 = 2320
Memory at row 2 column 194 address 2824 = 9964
Memory at row 2 column 204 address 2864 = 2096
Memory at row 2 column 205 address 2868 = 2480
Memory at row 2 column 209 address 2884 = 1212
Memory at row 2 column 210 address 2888 = 2708
Memory at row 2 column 223 address 2940 = 2920
Memory at row 2 column 235 address 2988 = 3756
Memory at row 2 column 244 address 3024 = 3972
Memory at row 2 column 248 address 3040 = 6508
Memory at row 2 column 250 address 3048 = 1272
Memory at row 2 column 252 address 3056 = 6908
Memory at row 3 column 6 address 3096 = 1764
Memory at row 3 column 8 address 3104 = 1996
Memory at row 3 column 14 address 3128 = 5168
Memory at row 3 column 29 address 3188 = 1748
Memory at row 3 column 42 address 3240 = 11768
Memory at row 3 column 43 address 3244 = 1212
Memory at row 3 column 45 address 3252 = 1616
Memory at row 3 column 49 address 3268 = 888
Memory at row 3 column 52 address 3280 = 2312
Memory at row 3 column 68 address 3344 = 5276
Memory at row 3 column 80 address 3392 = 3320
Memory at row 3 column 81 address 3396 = 2224
Memory at row 3 column 82 address 3400 = 2480
Memory at row 3 column 87 address 3420 = 3440
Memory at row 3 column 89 address 3428 = 2104
Memory at row 3 column 103 address 3484 = 16868
Memory at row 3 column 106 address 3496 = 152
Memory at row 3 column 112 address 3520 = 9028
Memory at row 3 column 114 address 3528 = 3252
Memory at row 3 column 120 address 3552 = 1656
Memory at row 3 column 123 address 3564 = 3252
Memory at row 3 column 132 address 3600 = 6620
Memory at row 3 column 136 address 3616 = 1788
Memory at row 3 column 142 address 3640 = 1384
Memory at row 3 column 146 address 3656 = 1616
Memory at row 3 column 148 address 3664 = 2456
Memory at row 3 column 150 address 3672 = 1900
Memory at row 3 column 158 address 3704 = 3800
Memory at row 3 column 172 address 3760 = 888
Memory at row 3 column 186 address 3816 = 3056
Memory at row 3 column 187 address 3820 = 4648
Memory at row 3 column 192 address 3840 = 11768

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 1712
t1 = 0
t2 = 2028
t3 = 3752
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
