{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 10:51:51 2010 " "Info: Processing started: Fri Nov 19 10:51:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off I2C_Protocal -c I2C_Protocal --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off I2C_Protocal -c I2C_Protocal --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_hi " "Info: Assuming node \"clk_hi\" is an undefined clock" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_hi" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_hi register register y.S11~DUPLICATE y.S1 500.0 MHz Internal " "Info: Clock \"clk_hi\" Internal fmax is restricted to 500.0 MHz between source register \"y.S11~DUPLICATE\" and destination register \"y.S1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.170 ns + Longest register register " "Info: + Longest register to register delay is 1.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.S11~DUPLICATE 1 REG LCFF_X30_Y22_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y22_N19; Fanout = 2; REG Node = 'y.S11~DUPLICATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.S11~DUPLICATE } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.346 ns) 0.598 ns Selector0~0 2 COMB LCCOMB_X30_Y22_N12 1 " "Info: 2: + IC(0.252 ns) + CELL(0.346 ns) = 0.598 ns; Loc. = LCCOMB_X30_Y22_N12; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { y.S11~DUPLICATE Selector0~0 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.053 ns) 1.015 ns Selector0~1 3 COMB LCCOMB_X30_Y22_N14 1 " "Info: 3: + IC(0.364 ns) + CELL(0.053 ns) = 1.015 ns; Loc. = LCCOMB_X30_Y22_N14; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.170 ns y.S1 4 REG LCFF_X30_Y22_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.170 ns; Loc. = LCFF_X30_Y22_N15; Fanout = 2; REG Node = 'y.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~1 y.S1 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 47.35 % ) " "Info: Total cell delay = 0.554 ns ( 47.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.616 ns ( 52.65 % ) " "Info: Total interconnect delay = 0.616 ns ( 52.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { y.S11~DUPLICATE Selector0~0 Selector0~1 y.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.170 ns" { y.S11~DUPLICATE {} Selector0~0 {} Selector0~1 {} y.S1 {} } { 0.000ns 0.252ns 0.364ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_hi destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_hi\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_hi 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_hi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hi } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_hi~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_hi~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_hi clk_hi~clkctrl } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns y.S1 3 REG LCFF_X30_Y22_N15 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X30_Y22_N15; Fanout = 2; REG Node = 'y.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_hi~clkctrl y.S1 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_hi source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clk_hi\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_hi 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_hi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hi } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_hi~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_hi~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_hi clk_hi~clkctrl } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns y.S11~DUPLICATE 3 REG LCFF_X30_Y22_N19 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X30_Y22_N19; Fanout = 2; REG Node = 'y.S11~DUPLICATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_hi~clkctrl y.S11~DUPLICATE } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S11~DUPLICATE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S11~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S11~DUPLICATE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S11~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { y.S11~DUPLICATE Selector0~0 Selector0~1 y.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.170 ns" { y.S11~DUPLICATE {} Selector0~0 {} Selector0~1 {} y.S1 {} } { 0.000ns 0.252ns 0.364ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S11~DUPLICATE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S11~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { y.S1 {} } {  } {  } "" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y.S28 fsm_in\[1\] clk_hi 5.599 ns register " "Info: tsu for register \"y.S28\" (data pin = \"fsm_in\[1\]\", clock pin = \"clk_hi\") is 5.599 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.991 ns + Longest pin register " "Info: + Longest pin to register delay is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns fsm_in\[1\] 1 PIN PIN_AA7 26 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 26; PIN Node = 'fsm_in\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm_in[1] } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.807 ns) + CELL(0.225 ns) 5.889 ns Equal0~0 2 COMB LCCOMB_X31_Y15_N16 4 " "Info: 2: + IC(4.807 ns) + CELL(0.225 ns) = 5.889 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { fsm_in[1] Equal0~0 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.366 ns) 7.836 ns Selector27~2 3 COMB LCCOMB_X30_Y22_N24 1 " "Info: 3: + IC(1.581 ns) + CELL(0.366 ns) = 7.836 ns; Loc. = LCCOMB_X30_Y22_N24; Fanout = 1; COMB Node = 'Selector27~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~0 Selector27~2 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.991 ns y.S28 4 REG LCFF_X30_Y22_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.991 ns; Loc. = LCFF_X30_Y22_N25; Fanout = 2; REG Node = 'y.S28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector27~2 y.S28 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 20.06 % ) " "Info: Total cell delay = 1.603 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.388 ns ( 79.94 % ) " "Info: Total interconnect delay = 6.388 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { fsm_in[1] Equal0~0 Selector27~2 y.S28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { fsm_in[1] {} fsm_in[1]~combout {} Equal0~0 {} Selector27~2 {} y.S28 {} } { 0.000ns 0.000ns 4.807ns 1.581ns 0.000ns } { 0.000ns 0.857ns 0.225ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_hi destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_hi\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_hi 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_hi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hi } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_hi~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_hi~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_hi clk_hi~clkctrl } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns y.S28 3 REG LCFF_X30_Y22_N25 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X30_Y22_N25; Fanout = 2; REG Node = 'y.S28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_hi~clkctrl y.S28 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S28 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { fsm_in[1] Equal0~0 Selector27~2 y.S28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { fsm_in[1] {} fsm_in[1]~combout {} Equal0~0 {} Selector27~2 {} y.S28 {} } { 0.000ns 0.000ns 4.807ns 1.581ns 0.000ns } { 0.000ns 0.857ns 0.225ns 0.366ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S28 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_hi fsm_out\[2\] y.S20 7.184 ns register " "Info: tco from clock \"clk_hi\" to destination pin \"fsm_out\[2\]\" through register \"y.S20\" is 7.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_hi source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk_hi\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_hi 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_hi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hi } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_hi~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_hi~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_hi clk_hi~clkctrl } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns y.S20 3 REG LCFF_X30_Y22_N23 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X30_Y22_N23; Fanout = 3; REG Node = 'y.S20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_hi~clkctrl y.S20 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S20 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S20 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.608 ns + Longest register pin " "Info: + Longest register to pin delay is 4.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.S20 1 REG LCFF_X30_Y22_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y22_N23; Fanout = 3; REG Node = 'y.S20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.S20 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.378 ns) 0.959 ns WideOr28~1 2 COMB LCCOMB_X31_Y22_N12 1 " "Info: 2: + IC(0.581 ns) + CELL(0.378 ns) = 0.959 ns; Loc. = LCCOMB_X31_Y22_N12; Fanout = 1; COMB Node = 'WideOr28~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { y.S20 WideOr28~1 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.357 ns) 1.826 ns WideOr28~0 3 COMB LCCOMB_X29_Y22_N14 1 " "Info: 3: + IC(0.510 ns) + CELL(0.357 ns) = 1.826 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 1; COMB Node = 'WideOr28~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { WideOr28~1 WideOr28~0 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(1.972 ns) 4.608 ns fsm_out\[2\] 4 PIN PIN_C8 0 " "Info: 4: + IC(0.810 ns) + CELL(1.972 ns) = 4.608 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'fsm_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { WideOr28~0 fsm_out[2] } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.707 ns ( 58.75 % ) " "Info: Total cell delay = 2.707 ns ( 58.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 41.25 % ) " "Info: Total interconnect delay = 1.901 ns ( 41.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { y.S20 WideOr28~1 WideOr28~0 fsm_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { y.S20 {} WideOr28~1 {} WideOr28~0 {} fsm_out[2] {} } { 0.000ns 0.581ns 0.510ns 0.810ns } { 0.000ns 0.378ns 0.357ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S20 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S20 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { y.S20 WideOr28~1 WideOr28~0 fsm_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { y.S20 {} WideOr28~1 {} WideOr28~0 {} fsm_out[2] {} } { 0.000ns 0.581ns 0.510ns 0.810ns } { 0.000ns 0.378ns 0.357ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y.S22 fsm_in\[1\] clk_hi -3.095 ns register " "Info: th for register \"y.S22\" (data pin = \"fsm_in\[1\]\", clock pin = \"clk_hi\") is -3.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_hi destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk_hi\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_hi 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_hi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hi } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_hi~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_hi~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_hi clk_hi~clkctrl } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns y.S22 3 REG LCFF_X30_Y22_N1 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X30_Y22_N1; Fanout = 4; REG Node = 'y.S22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_hi~clkctrl y.S22 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S22 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S22 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.726 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns fsm_in\[1\] 1 PIN PIN_AA7 26 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 26; PIN Node = 'fsm_in\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm_in[1] } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.661 ns) + CELL(0.053 ns) 5.571 ns Selector21~0 2 COMB LCCOMB_X30_Y22_N0 1 " "Info: 2: + IC(4.661 ns) + CELL(0.053 ns) = 5.571 ns; Loc. = LCCOMB_X30_Y22_N0; Fanout = 1; COMB Node = 'Selector21~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { fsm_in[1] Selector21~0 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.726 ns y.S22 3 REG LCFF_X30_Y22_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.726 ns; Loc. = LCFF_X30_Y22_N1; Fanout = 4; REG Node = 'y.S22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector21~0 y.S22 } "NODE_NAME" } } { "I2C_Protocal.vhd" "" { Text "C:/Users/Alexander/Documents/ALTERA/HW5/I2C/I2C_Protocal.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 18.60 % ) " "Info: Total cell delay = 1.065 ns ( 18.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 81.40 % ) " "Info: Total interconnect delay = 4.661 ns ( 81.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { fsm_in[1] Selector21~0 y.S22 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { fsm_in[1] {} fsm_in[1]~combout {} Selector21~0 {} y.S22 {} } { 0.000ns 0.000ns 4.661ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_hi clk_hi~clkctrl y.S22 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_hi {} clk_hi~combout {} clk_hi~clkctrl {} y.S22 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { fsm_in[1] Selector21~0 y.S22 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { fsm_in[1] {} fsm_in[1]~combout {} Selector21~0 {} y.S22 {} } { 0.000ns 0.000ns 4.661ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 10:51:52 2010 " "Info: Processing ended: Fri Nov 19 10:51:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
