---
layout: default
title: äººå·¥æ™ºèƒ½ä¸èŠ¯ç‰‡è®¾è®¡
---

## COURSE INFORMATION

- æ•™å®¤: ç‡•å›­æ ¡åŒº-ç†æ•™412
- æ—¶é—´: 8:00am-9:50amï¼Œå‘¨å››ï¼ˆ1ï½16å‘¨ï¼‰
- æ•™æˆ: ç‡•åšå— (site: [bonany.cc](https://bonany.cc))
- åŠ©æ•™: èŒƒå®‰éªé€¸
- Email: bonanyan AT pku.edu.cn

## AGENDA

| Week | Date  | Lecture                                                                 | Reference | Assignment |
| ---- | ----- | :---------------------------------------------------------------------- | :-------- | ---------- |
| 1    | 9/14  | Class Introduction [\[slides\]](/assets/lec/Lec1_intro.pdf)             |           |            |
| 2    | 9/21  | Advanced HDL basics & Timing [\[slides\]](/assets/lec/Lec2_verilog.pdf) |           |            |
| 3    | 9/28  | Logic Synthesis - I                                                     |           |            |
| 4    | 10/5  | Happy holiday! ğŸ˜† No Lecture                                           |           |            |
| 5    | 10/12 | Logic Synthesis - II                                                    |           |            |
| 6    | 10/19 | Logic Synthesis In-Class Lab                                            |           |            |
| 7    | 10/26 | Memory Technologies                                                     |           |            |
| 8    | 11/2  | Data Formats & Circuits                                                 |           |            |
| 9    | 11/9  | CPU Architecture - I                                                    |           |            |
| 10   | 11/16 | CPU Architecture - II                                                   |           |            |
| 11   | 11/23 | Instrumentalism Intro of DNN - I                                        |           |            |
| 12   | 11/30 | Instrumentalism Intro of DNN - II                                       |           |            |
| 13   | 12/7  | Progress Report - I                                                     |           |            |
| 14   | 12/14 | Systolic Array                                                          |           |            |
| 15   | 12/21 | Latest Hardware Programming Languages                                   |           |            |
| 16   | 12/28 | Final Presentation - Progress Report II                                 |           |            |

## USEFUL TOOLS

- [Wavedrom](https://wavedrom.com): waveform drawing tool
- [iVerilog](https://github.com/steveicarus/iverilog): Verilog compilers/simulator
- [GTKWave](https://gtkwave.sourceforge.net): waveform viewer
- [PISLib](https://bonany.gitlab.io/pis/): behavioral models of processing-in-memory and memory


## GRADE BREAKDOWN

- Assignments: 20%
- Presentation: 40%
- Final Paper : 40%
