[ActiveSupport MAP]
Device = LFE5UM-45F;
Package = CABGA381;
Performance = 8;
LUTS_avail = 43848;
LUTS_used = 9152;
FF_avail = 44051;
FF_used = 5622;
INPUT_LVCMOS33 = 1;
OUTPUT_LVCMOS25 = 6;
OUTPUT_LVCMOS33 = 1;
IO_avail = 203;
IO_used = 8;
EBR_avail = 108;
EBR_used = 12;
;
; start of DSP statistics
MULT18X18D = 0;
MULT9X9D = 0;
ALU54B = 0;
ALU24B = 0;
PRADD18A = 0;
PRADD9A = 0;
DSP_MULT_avail = 144;
DSP_MULT_used = 0;
DSP_ALU_avail = 72;
DSP_ALU_used = 0;
DSP_PRADD_avail = 144;
DSP_PRADD_used = 0;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/u1_rxtlp_mem/pmi_ram_dpEbnonessen1810102418101024p13a94291_0_0_0;
Type = DP16KD;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen1810102418101024p13a94291__PMIP__1024__18__18B;
Instance_Name = U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0;
Type = PDPW16KD;
Width = 20;
Depth_R = 256;
Depth_W = 256;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen208146208146p1372c125__PMIP__146__20__20B;
Instance_Name = U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_tlp_mem/pmi_ram_dpEbnonessen1610102416101024p13a9335a_0_0_0;
Type = DP16KD;
Width_B = 16;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen1610102416101024p13a9335a__PMIP__1024__16__16B;
Instance_Name = U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_resp/u1_resp_mem/pmi_ram_dpEbnonessen168256168256p1372fd89_0_0_0;
Type = DP16KD;
Width_B = 16;
Depth_A = 256;
Depth_B = 256;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen168256168256p1372fd89__PMIP__256__16__16B;
Instance_Name = U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U3_MEM/pmi_ram_dp512936512936rdssnonebEp134d58b5_0_0_0;
Type = PDPW16KD;
Width = 33;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512936512936rdssnonebEp134d58b5__PMIP__512__36__36B;
Instance_Name = U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/U2_MEM/U1_BMRAM.U_RAM/pmi_ram_dp512932512932ndssnonebEp1386f912_1_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512932512932ndssnonebEp1386f912_1__PMIP__512__32__32B;
Instance_Name = U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U4_FNP/U2_MEM/U1_BMRAM.U_RAM/pmi_ram_dp512932512932ndssnonebEp1386f912_0_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512932512932ndssnonebEp1386f912_0__PMIP__512__32__32B;
Instance_Name = U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U5_FP/U2_MEM/U1_BMRAM.U_RAM/pmi_ram_dp512932512932ndssnonebEp1386f912_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512932512932ndssnonebEp1386f912__PMIP__512__32__32B;
Instance_Name = U1_CORE/U4_MEM/U2_MEM/pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0_0_1_0;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0__PMIT__1024__36__36B;
Instance_Name = U1_CORE/U4_MEM/U2_MEM/pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0_0_0_1;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0__PMIT__1024__36__36B;
Instance_Name = U1_CORE/U5_MEM/U2_MEM/pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0_1_0;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89__PMIT__1024__36__36B;
Instance_Name = U1_CORE/U5_MEM/U2_MEM/pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0_0_1;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89__PMIT__1024__36__36B;
; End EBR Section
