\hypertarget{stm32f7xx_8h}{}\doxysection{D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/stm32f7xx.h File Reference}
\label{stm32f7xx_8h}\index{D:/HERMESS\_SPSoftware/MicroController/Cube/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h@{D:/HERMESS\_SPSoftware/MicroController/Cube/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h}}


C\+M\+S\+IS S\+T\+M32\+F7xx Device Peripheral Access Layer Header File.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2e06b94c41403a1ec7b8f216daa56254}{S\+T\+M32\+F7}}
\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga3d15a2e4a28240479705b3d11701973f}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}~(0x01)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga6798680eacd3d6e366db28c0d0ab3b46}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}~(0x02)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga5ac10c6c999946353fc277b8eb591a6e}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}~(0x05)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga53b0c20cdf16509fed10dbb94c53625a}{\+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}~(0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+S\+T\+M32\+F7\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}
\item 
\#define {\bfseries I\+S\+\_\+\+F\+U\+N\+C\+T\+I\+O\+N\+A\+L\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)~(((S\+T\+A\+TE) == D\+I\+S\+A\+B\+LE) $\vert$$\vert$ ((S\+T\+A\+TE) == E\+N\+A\+B\+LE))
\item 
\#define {\bfseries S\+E\+T\+\_\+\+B\+IT}(R\+EG,  B\+IT)~((R\+EG) $\vert$= (B\+IT))
\item 
\#define {\bfseries C\+L\+E\+A\+R\+\_\+\+B\+IT}(R\+EG,  B\+IT)~((R\+EG) \&= $\sim$(B\+IT))
\item 
\#define {\bfseries R\+E\+A\+D\+\_\+\+B\+IT}(R\+EG,  B\+IT)~((R\+EG) \& (B\+IT))
\item 
\#define {\bfseries C\+L\+E\+A\+R\+\_\+\+R\+EG}(R\+EG)~((R\+EG) = (0x0))
\item 
\#define {\bfseries W\+R\+I\+T\+E\+\_\+\+R\+EG}(R\+EG,  V\+AL)~((R\+EG) = (V\+AL))
\item 
\#define {\bfseries R\+E\+A\+D\+\_\+\+R\+EG}(R\+EG)~((R\+EG))
\item 
\#define {\bfseries M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}(R\+EG,  C\+L\+E\+A\+R\+M\+A\+SK,  S\+E\+T\+M\+A\+SK)~W\+R\+I\+T\+E\+\_\+\+R\+EG((R\+EG), (((R\+E\+A\+D\+\_\+\+R\+EG(R\+EG)) \& ($\sim$(C\+L\+E\+A\+R\+M\+A\+SK))) $\vert$ (S\+E\+T\+M\+A\+SK)))
\item 
\#define {\bfseries P\+O\+S\+I\+T\+I\+O\+N\+\_\+\+V\+AL}(V\+AL)~(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\+\_\+\+\_\+\+C\+LZ}}(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf944a7b7d8fd70164cca27669316bcf7}{\+\_\+\+\_\+\+R\+B\+IT}}(V\+AL)))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum Flag\+Status {\bfseries I\+T\+Status}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___exported__types_ga89136caac2e14c55151f527ac02daaff}\label{group___exported__types_ga89136caac2e14c55151f527ac02daaff}} 
enum {\bfseries Flag\+Status} \{ {\bfseries R\+E\+S\+ET} = 0U, 
{\bfseries S\+ET} = !\+R\+E\+S\+ET
 \}
\item 
\mbox{\Hypertarget{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}\label{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}} 
enum {\bfseries Functional\+State} \{ {\bfseries D\+I\+S\+A\+B\+LE} = 0U, 
{\bfseries E\+N\+A\+B\+LE} = !\+D\+I\+S\+A\+B\+LE
 \}
\item 
\mbox{\Hypertarget{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}\label{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}} 
enum {\bfseries Error\+Status} \{ {\bfseries S\+U\+C\+C\+E\+SS} = 0U, 
{\bfseries E\+R\+R\+OR} = !\+S\+U\+C\+C\+E\+SS
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
C\+M\+S\+IS S\+T\+M32\+F7xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team \begin{DoxyVerb}     The file is the unique include file that the application programmer
     is using in the C source code, usually in main.c. This file contains:
      - Configuration section that allows to select:
         - The STM32F7xx device used in the target application
         - To use or not the peripheral’s drivers in application code(i.e.
           code will be based on direct access to peripheral’s registers
           rather than drivers API), this option is controlled by
           "#define USE_HAL_DRIVER"
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 