<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PipelineProcessorMIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HazardDetector_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionDecodeStage_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionFetchStage_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PipelineProcessorMIPS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PipelineProcessorMIPS_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PipelineTestFixture_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PipelineTestFixture_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PipelineTestFixture_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PipelineTestFixture_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1577334614" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1577334614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577338515" xil_pn:in_ck="-4040122070758566072" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1577338515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../InstructionMemory.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DATAMEM.v"/>
      <outfile xil_pn:name="HazardDetector.v"/>
      <outfile xil_pn:name="InstructionDecodeStage.v"/>
      <outfile xil_pn:name="InstructionFetchStage.v"/>
      <outfile xil_pn:name="InstructionMemory2.v"/>
      <outfile xil_pn:name="IntructionExecuteStage.v"/>
      <outfile xil_pn:name="MemoryStage.v"/>
      <outfile xil_pn:name="PipelineProcessorMIPS.v"/>
      <outfile xil_pn:name="PipelineTestFixture.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="ThirtyTwoBitAlu.v"/>
      <outfile xil_pn:name="WriteBackResult.v"/>
    </transform>
    <transform xil_pn:end_ts="1577298751" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5754723837212366006" xil_pn:start_ts="1577298751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577298751" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="169094237294782412" xil_pn:start_ts="1577298751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577010831" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3666005644112286855" xil_pn:start_ts="1577010831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577338515" xil_pn:in_ck="-4040122070758566072" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1577338515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../InstructionMemory.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DATAMEM.v"/>
      <outfile xil_pn:name="HazardDetector.v"/>
      <outfile xil_pn:name="InstructionDecodeStage.v"/>
      <outfile xil_pn:name="InstructionFetchStage.v"/>
      <outfile xil_pn:name="InstructionMemory2.v"/>
      <outfile xil_pn:name="IntructionExecuteStage.v"/>
      <outfile xil_pn:name="MemoryStage.v"/>
      <outfile xil_pn:name="PipelineProcessorMIPS.v"/>
      <outfile xil_pn:name="PipelineTestFixture.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="ThirtyTwoBitAlu.v"/>
      <outfile xil_pn:name="WriteBackResult.v"/>
    </transform>
    <transform xil_pn:end_ts="1577338528" xil_pn:in_ck="-4040122070758566072" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9632169292334527" xil_pn:start_ts="1577338515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PipelineTestFixture_beh.prj"/>
      <outfile xil_pn:name="PipelineTestFixture_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1577351687" xil_pn:in_ck="-273178441682669686" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4611589412729535188" xil_pn:start_ts="1577351686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PipelineTestFixture_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
