# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module Seg /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex2Decoders_Encoders/verilog/vsrc/Seg.v /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex2Decoders_Encoders/verilog/csrc/Seg.cpp /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex2Decoders_Encoders/verilog/build/auto_bind.cpp /home/yjx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/yjx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_VSeg_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex2Decoders_Encoders/verilog/build/Seg"
T      3164 17576499  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg.cpp"
T      2819 17567730  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg.h"
T      2694 17580318  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg.mk"
T       738 17567621  1739181616   458966108  1739181616   458966108 "./build/obj_dir/VSeg__Syms.cpp"
T       921 17567708  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg__Syms.h"
T      1120 17578321  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg___024root.h"
T      1357 17580071  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg___024root__DepSet_h4ee89be9__0.cpp"
T       833 17578502  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg___024root__DepSet_h4ee89be9__0__Slow.cpp"
T      8591 17580276  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg___024root__DepSet_he8dc2fa8__0.cpp"
T      5388 17578543  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg___024root__DepSet_he8dc2fa8__0__Slow.cpp"
T       614 17578347  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg___024root__Slow.cpp"
T       715 17580880  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg__ver.d"
T         0        0  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg__verFiles.dat"
T      1621 17580317  1739181616   459966091  1739181616   459966091 "./build/obj_dir/VSeg_classes.mk"
S      1453 17595952  1739181611   591046594  1739181611   591046594 "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/NanjingExperiment/ex2Decoders_Encoders/verilog/vsrc/Seg.v"
S  20938328 10752723  1728439386   106631712  1728439386   106631712 "/usr/local/bin/verilator_bin"
S      3275 11437735  1728439386   333627225  1728439386   333627225 "/usr/local/share/verilator/include/verilated_std.sv"
