/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [20:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [23:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[181] ? celloutsig_1_3z : celloutsig_1_4z[5];
  assign celloutsig_0_1z = ~(celloutsig_0_0z[3] & celloutsig_0_0z[1]);
  assign celloutsig_0_19z = !(_00_ ? celloutsig_0_9z : celloutsig_0_0z[2]);
  assign celloutsig_0_20z = !(celloutsig_0_10z[3] ? celloutsig_0_14z[4] : celloutsig_0_10z[6]);
  assign celloutsig_0_21z = !(celloutsig_0_20z ? celloutsig_0_19z : celloutsig_0_12z);
  assign celloutsig_0_9z = ~(in_data[77] | celloutsig_0_1z);
  assign celloutsig_1_13z = ~celloutsig_1_8z[10];
  assign celloutsig_0_17z = ~celloutsig_0_7z[0];
  assign celloutsig_0_30z = celloutsig_0_20z | celloutsig_0_14z[4];
  assign celloutsig_1_15z = { in_data[179:170], celloutsig_1_2z } + { celloutsig_1_4z[11:5], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_10z = celloutsig_0_0z + { celloutsig_0_3z[18:10], celloutsig_0_9z };
  reg [4:0] _13_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 5'h00;
    else _13_ <= celloutsig_0_6z[4:0];
  assign { _01_[4], _00_, _01_[2:0] } = _13_;
  assign celloutsig_0_33z = { celloutsig_0_10z[5:0], celloutsig_0_17z, celloutsig_0_31z } & { celloutsig_0_2z[9], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_19z, _01_[4], _00_, _01_[2:0], celloutsig_0_20z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_13z } & { celloutsig_1_4z[14:0], celloutsig_1_11z };
  assign celloutsig_1_4z = in_data[144:128] / { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[76:71] / { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_2z = celloutsig_0_0z / { 1'h1, in_data[91:83] };
  assign celloutsig_1_8z = { celloutsig_1_1z[11:7], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z } / { 1'h1, celloutsig_1_4z[5:2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_37z = { in_data[80:72], celloutsig_0_20z } == celloutsig_0_16z[14:5];
  assign celloutsig_1_11z = celloutsig_1_1z[9:6] == { celloutsig_1_8z[20:18], celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_1z[8:5], celloutsig_1_2z, celloutsig_1_14z[3:1], 1'h0, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_9z } == { celloutsig_1_1z[12:1], celloutsig_1_6z };
  assign celloutsig_0_25z = { celloutsig_0_10z[7], celloutsig_0_0z } == { celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_5z = celloutsig_0_2z[5:3] >= celloutsig_0_3z[18:16];
  assign celloutsig_0_22z = { _01_[4], _00_, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z } >= in_data[42:24];
  assign celloutsig_0_27z = celloutsig_0_3z[15:12] >= { celloutsig_0_6z[2:1], celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_8z[22:16] && { celloutsig_1_8z[11:9], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_2z = ! in_data[171:165];
  assign celloutsig_1_5z = ! in_data[112:109];
  assign celloutsig_0_38z = { celloutsig_0_33z[20:19], celloutsig_0_19z } || { celloutsig_0_33z[4:3], celloutsig_0_30z };
  assign celloutsig_1_3z = celloutsig_1_1z[5:2] || in_data[129:126];
  assign celloutsig_1_0z = in_data[170:159] % { 1'h1, in_data[184:174] };
  assign celloutsig_1_1z = { celloutsig_1_0z[7:4], celloutsig_1_0z } * { celloutsig_1_0z[3:0], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_3z[12:10] * celloutsig_0_3z[3:1];
  assign celloutsig_0_0z = in_data[74] ? in_data[44:35] : in_data[38:29];
  assign celloutsig_1_12z = { celloutsig_1_8z[23:21], celloutsig_1_3z } != celloutsig_1_1z[11:8];
  assign celloutsig_1_9z = in_data[101:98] !== { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z[8], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z } !== celloutsig_0_6z;
  assign celloutsig_0_11z = celloutsig_0_6z[4:1] | { _00_, _01_[2:0] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_4z[9:1], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_3z = { celloutsig_0_0z[4:1], celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_0z[8:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[73:68] >> { celloutsig_0_2z[7:3], celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_3z[19:18], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_5z } << { celloutsig_0_2z[6:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_22z };
  assign celloutsig_0_14z = { _01_[4], _00_, _01_[2:0], celloutsig_0_5z } - { _01_[4], _00_, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_10z[9:7], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z } - { celloutsig_0_0z[9:1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_14z[3:1] = celloutsig_1_0z[9:7] ^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign _01_[3] = _00_;
  assign celloutsig_1_14z[0] = 1'h0;
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
