LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY Encode_4x IS
PORT
(
	clk : in std_logic;									--in  时钟 
	D : 	in std_logic;									--in  输入信号
	Q :   out std_logic									--out 输出信号
);
END Encode_4x;

ARCHITECTURE RTL OF Encode_4x IS

signal dfilter5: std_logic_vector( 6 downto 0 ) ;
signal Q_t: std_logic ;

begin
	
	Q  <= Q_t ;
	
	process ( clk )
	begin
		dfilter5 <= dfilter5( 5 downto 0 ) &  D  ;	--输入寄存器左移+数据
	
		case dfilter5 is
			when "0000000" =>	
				Q_t <= '0' ;
			when "1111111" =>	
				Q_t <= '1' ;
			when others =>
				Q_t <= Q_t ;
		end case;

	end process;

END RTL;