read -sv run_verilog_mid/adder_32b_15_61_e3b5e1b22722962dd1eb9ac24106118c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_61_e3b5e1b22722962dd1eb9ac24106118c_yosys.v
