{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616063797826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616063797826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 16:06:37 2021 " "Processing started: Thu Mar 18 16:06:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616063797826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063797826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063797826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616063798051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616063798051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "S:/EE214_Labs/Lab5/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805508 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "S:/EE214_Labs/Lab5/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "S:/EE214_Labs/Lab5/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805509 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "S:/EE214_Labs/Lab5/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "S:/EE214_Labs/Lab5/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805511 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "S:/EE214_Labs/Lab5/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Lab5/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Lab5/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_4-Equations " "Found design unit 2: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_4-Equations " "Found design unit 3: OR_4-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INVERTER-Equations " "Found design unit 4: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_2-Equations " "Found design unit 5: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_2-Equations " "Found design unit 7: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_4 " "Found entity 1: AND_4" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_4 " "Found entity 2: OR_4" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "3 INVERTER " "Found entity 3: INVERTER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_2 " "Found entity 4: AND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_2 " "Found entity 6: OR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab5/Gates.vhdl" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Lab5/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805515 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Lab5/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 3 1 " "Found 3 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF " "Found design unit 1: D_FF" {  } { { "D_FF.vhd" "" { Text "S:/EE214_Labs/Lab5/D_FF.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805515 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dFlipFlop-struct " "Found design unit 2: dFlipFlop-struct" {  } { { "D_FF.vhd" "" { Text "S:/EE214_Labs/Lab5/D_FF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805515 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "D_FF.vhd" "" { Text "S:/EE214_Labs/Lab5/D_FF.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seqDetector-struct " "Found design unit 1: seqDetector-struct" {  } { { "FSM.vhd" "" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805516 ""} { "Info" "ISGN_ENTITY_NAME" "1 seqDetector " "Found entity 1: seqDetector" {  } { { "FSM.vhd" "" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616063805516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616063805542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seqDetector seqDetector:add_instance " "Elaborating entity \"seqDetector\" for hierarchy \"seqDetector:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "S:/EE214_Labs/Lab5/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER seqDetector:add_instance\|INVERTER:f0 " "Elaborating entity \"INVERTER\" for hierarchy \"seqDetector:add_instance\|INVERTER:f0\"" {  } { { "FSM.vhd" "f0" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 seqDetector:add_instance\|AND_2:f3 " "Elaborating entity \"AND_2\" for hierarchy \"seqDetector:add_instance\|AND_2:f3\"" {  } { { "FSM.vhd" "f3" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_4 seqDetector:add_instance\|AND_4:f6 " "Elaborating entity \"AND_4\" for hierarchy \"seqDetector:add_instance\|AND_4:f6\"" {  } { { "FSM.vhd" "f6" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 seqDetector:add_instance\|OR_4:f7 " "Elaborating entity \"OR_4\" for hierarchy \"seqDetector:add_instance\|OR_4:f7\"" {  } { { "FSM.vhd" "f7" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop seqDetector:add_instance\|dFlipFlop:f8 " "Elaborating entity \"dFlipFlop\" for hierarchy \"seqDetector:add_instance\|dFlipFlop:f8\"" {  } { { "FSM.vhd" "f8" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 seqDetector:add_instance\|OR_2:f12 " "Elaborating entity \"OR_2\" for hierarchy \"seqDetector:add_instance\|OR_2:f12\"" {  } { { "FSM.vhd" "f12" { Text "S:/EE214_Labs/Lab5/FSM.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616063805547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616063805785 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616063805785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616063805785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616063805785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616063805872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 16:06:45 2021 " "Processing ended: Thu Mar 18 16:06:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616063805872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616063805872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616063805872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616063805872 ""}
