#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jul 31 20:47:13 2024
# Process ID: 27820
# Current directory: C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1
# Command line: vivado.exe -log design_4_sha256d_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_4_sha256d_0_0.tcl
# Log file: C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1/design_4_sha256d_0_0.vds
# Journal file: C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1\vivado.jou
# Running On: LAPTOP-5IM3UC4N, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16831 MB
#-----------------------------------------------------------
source design_4_sha256d_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.145 ; gain = 600.488
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/comp4601/deliver/Vivado_HLS/fir_demo_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:sha256d:1.0'. The one found in IP location 'c:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/ip' will take precedence over the same IP in location c:/comp4601/deliver/Vivado_HLS/fir_demo_stream/xilinx_com_hls_sha256d_1_0
Command: synth_design -top design_4_sha256d_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1619.805 ; gain = 246.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_4_sha256d_0_0' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_sha256d_0_0/synth/design_4_sha256d_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sha256d' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:12]
INFO: [Synth 8-6157] synthesizing module 'sha256d_K' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_K.v:39]
INFO: [Synth 8-6157] synthesizing module 'sha256d_K_rom' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_K.v:6]
INFO: [Synth 8-3876] $readmem data file './sha256d_K_rom.dat' is read successfully [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_K.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sha256d_K_rom' (1#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_K.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256d_K' (2#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_K.v:39]
INFO: [Synth 8-6157] synthesizing module 'sha256d_m' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_m.v:50]
INFO: [Synth 8-6157] synthesizing module 'sha256d_m_ram' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_m.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256d_m_ram' (3#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_m.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sha256d_m' (4#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_m.v:50]
INFO: [Synth 8-6157] synthesizing module 'sha256d_mux_646_3bkb' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_mux_646_3bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sha256d_mux_646_3bkb' (5#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_mux_646_3bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'sha256d_mux_83_32cud' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_mux_83_32cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'sha256d_mux_83_32cud' (6#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d_mux_83_32cud.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (7#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf' (8#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized2' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized2' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized2' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized2' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized2' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized2' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized3' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized3' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized3' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized3' [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized3' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized3' (9#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:7674]
INFO: [Synth 8-6155] done synthesizing module 'sha256d' (10#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ipshared/b5dc/hdl/verilog/sha256d.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_4_sha256d_0_0' (11#1) [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_sha256d_0_0/synth/design_4_sha256d_0_0.v:58]
WARNING: [Synth 8-7129] Port reset in module sha256d_m is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sha256d_K is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1763.680 ; gain = 390.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1783.570 ; gain = 409.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1783.570 ; gain = 409.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1783.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_sha256d_0_0/constraints/sha256d_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.672 ; gain = 9.801
Finished Parsing XDC File [c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_sha256d_0_0/constraints/sha256d_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1892.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1896.023 ; gain = 3.352
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 1896.023 ; gain = 522.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 1896.023 ; gain = 522.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 1896.023 ; gain = 522.371
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "sha256d_m_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "sha256d_m_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1896.023 ; gain = 522.371
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_output_V_keep_V_U' (regslice_both__parameterized3) to 'inst/regslice_both_output_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 68    
	   3 Input   32 Bit       Adders := 23    
	   2 Input   32 Bit       Adders := 31    
	   5 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 186   
	   2 Input     32 Bit         XORs := 9     
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	              641 Bit    Registers := 2     
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               81 Bit    Registers := 4     
	               45 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 256   
	                8 Bit    Registers := 80    
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 8     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  641 Bit        Muxes := 1     
	   2 Input  640 Bit        Muxes := 1     
	   2 Input  257 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 2     
	  46 Input   45 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   3 Input   45 Bit        Muxes := 1     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   3 Input   37 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 77    
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 21    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/m_U/sha256d_m_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/m_U/sha256d_m_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:39 . Memory (MB): peak = 2098.555 ; gain = 724.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|sha256d     | K_U/sha256d_K_rom_U/q0_reg | 64x32         | Block RAM      | 
|sha256d     | K_U/sha256d_K_rom_U/q0_reg | 64x32         | Block RAM      | 
+------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | m_U/sha256d_m_ram_U/ram_reg | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:51 . Memory (MB): peak = 2402.082 ; gain = 1028.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:02:03 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | m_U/sha256d_m_ram_U/ram_reg | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance inst/K_U/sha256d_K_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/K_U/sha256d_K_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/m_U/sha256d_m_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:02:12 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:02:17 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:02:17 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   540|
|2     |LUT1     |   149|
|3     |LUT2     |  1544|
|4     |LUT3     |  5851|
|5     |LUT4     |  3320|
|6     |LUT5     |  3958|
|7     |LUT6     |  3505|
|8     |MUXF7    |   420|
|9     |MUXF8    |    70|
|10    |RAMB18E2 |     1|
|11    |RAMB36E2 |     1|
|12    |FDRE     | 11576|
|13    |FDSE     |   273|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2818.199 ; gain = 1444.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 2818.199 ; gain = 1332.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:02:19 . Memory (MB): peak = 2818.199 ; gain = 1444.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2818.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_4_sha256d_0_0' is not ideal for floorplanning, since the cellview 'sha256d' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/K_U/sha256d_K_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2821.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b2188e16
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:02:54 . Memory (MB): peak = 2821.441 ; gain = 1460.406
INFO: [Common 17-1381] The checkpoint 'C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1/design_4_sha256d_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_4_sha256d_0_0, cache-ID = df4047b68299c51a
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.runs/design_4_sha256d_0_0_synth_1/design_4_sha256d_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_4_sha256d_0_0_utilization_synth.rpt -pb design_4_sha256d_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 20:50:43 2024...
