// Seed: 1278692652
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6;
  logic [1 : 1] id_7;
  ;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  output wire id_1;
endmodule
module module_0 #(
    parameter id_27 = 32'd70,
    parameter id_5  = 32'd99,
    parameter id_6  = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  inout wire _id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7
  );
  supply0 [id_5 : -1] id_8;
  assign id_5 = id_8;
  supply1 id_9 = id_3;
  id_10 :
  assert property (@(posedge 1) id_4[-1!=id_6 :-1'b0] & 1 | 1)
  else $clog2(id_5);
  ;
  assign id_9 = 1;
  wire [1 : -1  ===  1] id_11;
  assign id_8 = 1;
  logic id_12 = id_12;
  parameter id_13 = 1;
  logic [7:0]
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      module_2,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      _id_27,
      id_28,
      id_29,
      id_30;
  logic id_31 = id_13;
endmodule
