0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sim_1/new/1_Bit_Full_Adder_TB.v,1750403272,verilog,,,,full_adder_TB,,,,,,,,
C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sources_1/new/One_Bit_Full_Adder.v,1738694384,verilog,,C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sim_1/new/1_Bit_Full_Adder_TB.v,,full_adder,,,,,,,,
