#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000263597216b0 .scope module, "ALU" "ALU" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Add_Result";
    .port_info 6 /OUTPUT 32 "Less_Result";
    .port_info 7 /OUTPUT 32 "OR_Result";
    .port_info 8 /INPUT 3 "ALUctr";
L_0000026359785ce0 .functor XOR 1, v0000026359711400_0, v0000026359711860_0, C4<0>, C4<0>;
L_0000026359785c00 .functor XOR 1, v0000026359711e00_0, v0000026359712260_0, C4<0>, C4<0>;
L_00000263597859d0 .functor AND 1, v0000026359711e00_0, v00000263597121c0_0, C4<1>, C4<1>;
o000002635972df78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026359783f90_0 .net "A", 31 0, o000002635972df78;  0 drivers
o000002635972e278 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000263597839f0_0 .net "ALUctr", 2 0, o000002635972e278;  0 drivers
v00000263597847b0_0 .net "Add_Carry", 0 0, v0000026359711860_0;  1 drivers
v0000026359783a90_0 .net "Add_Overflow", 0 0, v0000026359711e00_0;  1 drivers
v0000026359783270_0 .net "Add_Result", 31 0, v0000026359711d60_0;  1 drivers
v0000026359783590_0 .net "Add_Sign", 0 0, v0000026359712260_0;  1 drivers
o000002635972e068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026359784b70_0 .net "B", 31 0, o000002635972e068;  0 drivers
v0000026359784030_0 .net "Less", 0 0, v00000263597115e0_0;  1 drivers
v00000263597848f0_0 .net "Less_Result", 31 0, v0000026359711900_0;  1 drivers
v0000026359784210_0 .net "OPctr", 1 0, v0000026359711720_0;  1 drivers
v0000026359784850_0 .net "OR_Result", 31 0, v0000026359784710_0;  1 drivers
v0000026359784530_0 .net "OVctr", 0 0, v00000263597121c0_0;  1 drivers
v0000026359784ad0_0 .net "Overflow", 0 0, L_00000263597859d0;  1 drivers
v0000026359783db0_0 .net "Result", 31 0, v00000263597843f0_0;  1 drivers
v0000026359783310_0 .net "SIGctr", 0 0, v0000026359711360_0;  1 drivers
v00000263597834f0_0 .net "SUBctr", 0 0, v0000026359711400_0;  1 drivers
v0000026359783b30_0 .net "Zero", 0 0, v0000026359711cc0_0;  1 drivers
S_0000026359721840 .scope module, "adder_32" "Adder_32" 2 29, 3 1 0, S_00000263597216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
v0000026359711fe0_0 .net "A", 31 0, o000002635972df78;  alias, 0 drivers
v0000026359711860_0 .var "Add_Carry", 0 0;
v0000026359711e00_0 .var "Add_Overflow", 0 0;
v0000026359711d60_0 .var "Add_Result", 31 0;
v0000026359712260_0 .var "Add_Sign", 0 0;
v0000026359712080_0 .net "B", 31 0, o000002635972e068;  alias, 0 drivers
v0000026359711cc0_0 .var "Zero", 0 0;
v0000026359712120_0 .net "cin", 0 0, v0000026359711400_0;  alias, 1 drivers
E_000002635970b850 .event anyedge, v0000026359712120_0, v0000026359711fe0_0, v0000026359712080_0, v0000026359711d60_0;
S_0000026359724b80 .scope module, "ctr" "Ctr" 2 20, 4 1 0, S_00000263597216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "SIGctr";
    .port_info 4 /OUTPUT 1 "OVctr";
v0000026359711ea0_0 .net "ALUctr", 2 0, o000002635972e278;  alias, 0 drivers
v0000026359711720_0 .var "OPctr", 1 0;
v00000263597121c0_0 .var "OVctr", 0 0;
v0000026359711360_0 .var "SIGctr", 0 0;
v0000026359711400_0 .var "SUBctr", 0 0;
E_000002635970bd50 .event anyedge, v0000026359711ea0_0;
S_0000026359724d10 .scope module, "mux2_1" "MUX2_1" 2 44, 5 1 0, S_00000263597216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "choice";
    .port_info 3 /OUTPUT 1 "res";
v00000263597114a0_0 .net "choice", 0 0, v0000026359711360_0;  alias, 1 drivers
v0000026359711540_0 .net "in0", 0 0, L_0000026359785ce0;  1 drivers
v00000263597119a0_0 .net "in1", 0 0, L_0000026359785c00;  1 drivers
v00000263597115e0_0 .var "res", 0 0;
E_000002635970b6d0 .event anyedge, v00000263597119a0_0, v0000026359711540_0, v0000026359711360_0;
S_0000026359724ea0 .scope module, "mux2_32" "MUX2_32" 2 51, 6 1 0, S_00000263597216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "choice";
    .port_info 3 /OUTPUT 32 "res";
v0000026359711680_0 .net "choice", 0 0, v00000263597115e0_0;  alias, 1 drivers
L_0000026359b10088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026359711ae0_0 .net "in0", 31 0, L_0000026359b10088;  1 drivers
L_0000026359b100d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000263597117c0_0 .net "in1", 31 0, L_0000026359b100d0;  1 drivers
v0000026359711900_0 .var "res", 31 0;
E_000002635970bc90 .event anyedge, v00000263597117c0_0, v0000026359711ae0_0, v00000263597115e0_0;
S_000002635971fe80 .scope module, "mux3" "MUX3" 2 66, 7 1 0, S_00000263597216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 32 "in2";
    .port_info 4 /OUTPUT 32 "res";
v0000026359711a40_0 .net "choice", 1 0, v0000026359711720_0;  alias, 1 drivers
v0000026359711b80_0 .net "in0", 31 0, v0000026359711d60_0;  alias, 1 drivers
v0000026359711c20_0 .net "in1", 31 0, v0000026359784710_0;  alias, 1 drivers
v0000026359783450_0 .net "in2", 31 0, v0000026359711900_0;  alias, 1 drivers
v00000263597843f0_0 .var "res", 31 0;
E_000002635970bfd0 .event anyedge, v0000026359711720_0, v0000026359711d60_0, v0000026359711c20_0, v0000026359711900_0;
S_0000026359720010 .scope module, "or_32" "OR_32" 2 59, 8 1 0, S_00000263597216b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
v00000263597831d0_0 .net "A", 31 0, o000002635972df78;  alias, 0 drivers
v0000026359784670_0 .net "B", 31 0, o000002635972e068;  alias, 0 drivers
v0000026359784710_0 .var "res", 31 0;
E_000002635970b990 .event anyedge, v0000026359711fe0_0, v0000026359712080_0;
    .scope S_0000026359724b80;
T_0 ;
    %wait E_000002635970bd50;
    %load/vec4 v0000026359711ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026359711400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263597121c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026359711360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026359711720_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026359721840;
T_1 ;
    %wait E_000002635970b850;
    %load/vec4 v0000026359712120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000026359711fe0_0;
    %pad/u 33;
    %load/vec4 v0000026359712080_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000026359711d60_0, 0, 32;
    %store/vec4 v0000026359711860_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026359711fe0_0;
    %pad/u 33;
    %load/vec4 v0000026359712080_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000026359711d60_0, 0, 32;
    %store/vec4 v0000026359711860_0, 0, 1;
T_1.1 ;
    %load/vec4 v0000026359711fe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000026359712080_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026359711d60_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0000026359711fe0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0000026359711e00_0, 0, 1;
    %load/vec4 v0000026359711d60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000026359712260_0, 0, 1;
    %load/vec4 v0000026359711d60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026359711cc0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026359711cc0_0, 0, 1;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026359724d10;
T_2 ;
    %wait E_000002635970b6d0;
    %load/vec4 v00000263597114a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000026359711540_0;
    %store/vec4 v00000263597115e0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000263597119a0_0;
    %store/vec4 v00000263597115e0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026359724ea0;
T_3 ;
    %wait E_000002635970bc90;
    %load/vec4 v0000026359711680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000026359711ae0_0;
    %store/vec4 v0000026359711900_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000263597117c0_0;
    %store/vec4 v0000026359711900_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026359720010;
T_4 ;
    %wait E_000002635970b990;
    %load/vec4 v00000263597831d0_0;
    %load/vec4 v0000026359784670_0;
    %or;
    %store/vec4 v0000026359784710_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002635971fe80;
T_5 ;
    %wait E_000002635970bfd0;
    %load/vec4 v0000026359711a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000263597843f0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000026359711b80_0;
    %store/vec4 v00000263597843f0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000026359711c20_0;
    %store/vec4 v00000263597843f0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000026359783450_0;
    %store/vec4 v00000263597843f0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ALU.v";
    "./Adder_32.v";
    "./Ctr.v";
    "./MUX2_1.v";
    "./MUX2_32.v";
    "./MUX3.v";
    "./OR_32.v";
