{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 18:02:12 2018 " "Info: Processing started: Sun Dec 09 18:02:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off two_digit_adder -c two_digit_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_digit_adder -c two_digit_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "unit_in_1\[0\] t_d_out_2\[3\] 20.636 ns Longest " "Info: Longest tpd from source pin \"unit_in_1\[0\]\" to destination pin \"t_d_out_2\[3\]\" is 20.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns unit_in_1\[0\] 1 PIN PIN_H4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H4; Fanout = 3; PIN Node = 'unit_in_1\[0\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { unit_in_1[0] } "NODE_NAME" } } { "two_digit_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.942 ns) + CELL(0.438 ns) 7.242 ns decimal_4bit_full_adder:u1\|f_adder:u0\|f_co~7 2 COMB LCCOMB_X29_Y32_N26 4 " "Info: 2: + IC(5.942 ns) + CELL(0.438 ns) = 7.242 ns; Loc. = LCCOMB_X29_Y32_N26; Fanout = 4; COMB Node = 'decimal_4bit_full_adder:u1\|f_adder:u0\|f_co~7'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { unit_in_1[0] decimal_4bit_full_adder:u1|f_adder:u0|f_co~7 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 7.941 ns decimal_4bit_full_adder:u1\|f_adder:u1\|f_co~7 3 COMB LCCOMB_X29_Y32_N12 4 " "Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 7.941 ns; Loc. = LCCOMB_X29_Y32_N12; Fanout = 4; COMB Node = 'decimal_4bit_full_adder:u1\|f_adder:u1\|f_co~7'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { decimal_4bit_full_adder:u1|f_adder:u0|f_co~7 decimal_4bit_full_adder:u1|f_adder:u1|f_co~7 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.438 ns) 8.661 ns decimal_4bit_full_adder:u1\|f_co_signal~4 4 COMB LCCOMB_X29_Y32_N2 2 " "Info: 4: + IC(0.282 ns) + CELL(0.438 ns) = 8.661 ns; Loc. = LCCOMB_X29_Y32_N2; Fanout = 2; COMB Node = 'decimal_4bit_full_adder:u1\|f_co_signal~4'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { decimal_4bit_full_adder:u1|f_adder:u1|f_co~7 decimal_4bit_full_adder:u1|f_co_signal~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 9.346 ns decimal_4bit_full_adder:u1\|f_co_signal~2 5 COMB LCCOMB_X29_Y32_N10 3 " "Info: 5: + IC(0.265 ns) + CELL(0.420 ns) = 9.346 ns; Loc. = LCCOMB_X29_Y32_N10; Fanout = 3; COMB Node = 'decimal_4bit_full_adder:u1\|f_co_signal~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { decimal_4bit_full_adder:u1|f_co_signal~4 decimal_4bit_full_adder:u1|f_co_signal~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.437 ns) 10.796 ns decimal_4bit_full_adder:u2\|f_adder:u1\|f_co~7 6 COMB LCCOMB_X33_Y35_N2 1 " "Info: 6: + IC(1.013 ns) + CELL(0.437 ns) = 10.796 ns; Loc. = LCCOMB_X33_Y35_N2; Fanout = 1; COMB Node = 'decimal_4bit_full_adder:u2\|f_adder:u1\|f_co~7'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { decimal_4bit_full_adder:u1|f_co_signal~2 decimal_4bit_full_adder:u2|f_adder:u1|f_co~7 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 11.461 ns decimal_4bit_full_adder:u2\|f_adder:u1\|f_co~8 7 COMB LCCOMB_X33_Y35_N28 2 " "Info: 7: + IC(0.246 ns) + CELL(0.419 ns) = 11.461 ns; Loc. = LCCOMB_X33_Y35_N28; Fanout = 2; COMB Node = 'decimal_4bit_full_adder:u2\|f_adder:u1\|f_co~8'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { decimal_4bit_full_adder:u2|f_adder:u1|f_co~7 decimal_4bit_full_adder:u2|f_adder:u1|f_co~8 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.420 ns) 12.167 ns decimal_4bit_full_adder:u2\|f_adder:u3\|f_s 8 COMB LCCOMB_X33_Y35_N6 4 " "Info: 8: + IC(0.286 ns) + CELL(0.420 ns) = 12.167 ns; Loc. = LCCOMB_X33_Y35_N6; Fanout = 4; COMB Node = 'decimal_4bit_full_adder:u2\|f_adder:u3\|f_s'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { decimal_4bit_full_adder:u2|f_adder:u1|f_co~8 decimal_4bit_full_adder:u2|f_adder:u3|f_s } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.438 ns) 12.889 ns decimal_4bit_full_adder:u2\|f_4_s\[3\]~14 9 COMB LCCOMB_X33_Y35_N4 1 " "Info: 9: + IC(0.284 ns) + CELL(0.438 ns) = 12.889 ns; Loc. = LCCOMB_X33_Y35_N4; Fanout = 1; COMB Node = 'decimal_4bit_full_adder:u2\|f_4_s\[3\]~14'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { decimal_4bit_full_adder:u2|f_adder:u3|f_s decimal_4bit_full_adder:u2|f_4_s[3]~14 } "NODE_NAME" } } { "../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.939 ns) + CELL(2.808 ns) 20.636 ns t_d_out_2\[3\] 10 PIN PIN_AD23 0 " "Info: 10: + IC(4.939 ns) + CELL(2.808 ns) = 20.636 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 't_d_out_2\[3\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { decimal_4bit_full_adder:u2|f_4_s[3]~14 t_d_out_2[3] } "NODE_NAME" } } { "two_digit_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 34.41 % ) " "Info: Total cell delay = 7.100 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.536 ns ( 65.59 % ) " "Info: Total interconnect delay = 13.536 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "20.636 ns" { unit_in_1[0] decimal_4bit_full_adder:u1|f_adder:u0|f_co~7 decimal_4bit_full_adder:u1|f_adder:u1|f_co~7 decimal_4bit_full_adder:u1|f_co_signal~4 decimal_4bit_full_adder:u1|f_co_signal~2 decimal_4bit_full_adder:u2|f_adder:u1|f_co~7 decimal_4bit_full_adder:u2|f_adder:u1|f_co~8 decimal_4bit_full_adder:u2|f_adder:u3|f_s decimal_4bit_full_adder:u2|f_4_s[3]~14 t_d_out_2[3] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "20.636 ns" { unit_in_1[0] {} unit_in_1[0]~combout {} decimal_4bit_full_adder:u1|f_adder:u0|f_co~7 {} decimal_4bit_full_adder:u1|f_adder:u1|f_co~7 {} decimal_4bit_full_adder:u1|f_co_signal~4 {} decimal_4bit_full_adder:u1|f_co_signal~2 {} decimal_4bit_full_adder:u2|f_adder:u1|f_co~7 {} decimal_4bit_full_adder:u2|f_adder:u1|f_co~8 {} decimal_4bit_full_adder:u2|f_adder:u3|f_s {} decimal_4bit_full_adder:u2|f_4_s[3]~14 {} t_d_out_2[3] {} } { 0.000ns 0.000ns 5.942ns 0.279ns 0.282ns 0.265ns 1.013ns 0.246ns 0.286ns 0.284ns 4.939ns } { 0.000ns 0.862ns 0.438ns 0.420ns 0.438ns 0.420ns 0.437ns 0.419ns 0.420ns 0.438ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 18:02:12 2018 " "Info: Processing ended: Sun Dec 09 18:02:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
