Analysis & Synthesis report for master
Mon Jun 30 16:12:11 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |master|SCANCTL2:scan1|state
  9. State Machine - |master|ADCREAD:adcread4|state
 10. State Machine - |master|ADCCTL:adcctl4|state
 11. State Machine - |master|UARTCTL:uc4|state
 12. State Machine - |master|ADCREAD:adcread3|state
 13. State Machine - |master|ADCCTL:adcctl3|state
 14. State Machine - |master|UARTCTL:uc3|state
 15. State Machine - |master|ADCREAD:adcread2|state
 16. State Machine - |master|ADCCTL:adcctl2|state
 17. State Machine - |master|UARTCTL:uc2|state
 18. State Machine - |master|ADCREAD:adcread1|state
 19. State Machine - |master|ADCCTL:adcctl1|state
 20. State Machine - |master|UARTCTL:uc1|state
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for pll:pll|pll_altpll_0:altpll_0
 28. Source assignments for pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3
 29. Parameter Settings for User Entity Instance: UARTCTL:uc1
 30. Parameter Settings for User Entity Instance: ADCCTL:adcctl1
 31. Parameter Settings for User Entity Instance: ADCREAD:adcread1
 32. Parameter Settings for User Entity Instance: SIGNEXPAND:signex1
 33. Parameter Settings for User Entity Instance: UARTCTL:uc2
 34. Parameter Settings for User Entity Instance: ADCCTL:adcctl2
 35. Parameter Settings for User Entity Instance: ADCREAD:adcread2
 36. Parameter Settings for User Entity Instance: SIGNEXPAND:signex2
 37. Parameter Settings for User Entity Instance: UARTCTL:uc3
 38. Parameter Settings for User Entity Instance: ADCCTL:adcctl3
 39. Parameter Settings for User Entity Instance: ADCREAD:adcread3
 40. Parameter Settings for User Entity Instance: SIGNEXPAND:signex3
 41. Parameter Settings for User Entity Instance: UARTCTL:uc4
 42. Parameter Settings for User Entity Instance: ADCCTL:adcctl4
 43. Parameter Settings for User Entity Instance: ADCREAD:adcread4
 44. Parameter Settings for User Entity Instance: SIGNEXPAND:signex4
 45. Parameter Settings for User Entity Instance: SCANCTL2:scan1
 46. Port Connectivity Checks: "SCANCTL2:scan1"
 47. Port Connectivity Checks: "ADCREAD:adcread4"
 48. Port Connectivity Checks: "UARTCTL:uc4"
 49. Port Connectivity Checks: "uart:u4"
 50. Port Connectivity Checks: "ADCREAD:adcread3"
 51. Port Connectivity Checks: "UARTCTL:uc3"
 52. Port Connectivity Checks: "uart:u3"
 53. Port Connectivity Checks: "ADCREAD:adcread2"
 54. Port Connectivity Checks: "UARTCTL:uc2"
 55. Port Connectivity Checks: "uart:u2"
 56. Port Connectivity Checks: "ADCREAD:adcread1"
 57. Port Connectivity Checks: "UARTCTL:uc1"
 58. Port Connectivity Checks: "uart:u1"
 59. Port Connectivity Checks: "pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1"
 60. Port Connectivity Checks: "pll:pll|pll_altpll_0:altpll_0"
 61. Port Connectivity Checks: "pll:pll"
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 30 16:12:11 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; master                                          ;
; Top-level Entity Name              ; master                                          ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 885                                             ;
;     Total combinational functions  ; 663                                             ;
;     Dedicated logic registers      ; 562                                             ;
; Total registers                    ; 562                                             ;
; Total pins                         ; 54                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; master             ; master             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+--------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+--------------------------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library                  ;
+--------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+--------------------------+
; SCANCTL2.v                                                               ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v                          ;                          ;
; UARTCTL.v                                                                ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v                           ;                          ;
; pll/simulation/pll.v                                                     ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v                ;                          ;
; uart.v                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/uart.v                              ;                          ;
; master.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/master.v                            ;                          ;
; ADCCTL.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v                            ;                          ;
; ADCREAD.v                                                                ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v                           ;                          ;
; MUX32.v                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/MUX32.v                             ;                          ;
; SIGNEXPAND.v                                                             ; yes             ; User Verilog HDL File        ; C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v                        ;                          ;
; pllneo.v                                                                 ; yes             ; User Wizard-Generated File   ; C:/Users/Joey/Desktop/FPGA VW/master/pllneo.v                            ;                          ;
; C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v ; altera_reserved_qsys_pll ;
+--------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 885                                                                         ;
;                                             ;                                                                             ;
; Total combinational functions               ; 663                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 294                                                                         ;
;     -- 3 input functions                    ; 69                                                                          ;
;     -- <=2 input functions                  ; 300                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 599                                                                         ;
;     -- arithmetic mode                      ; 64                                                                          ;
;                                             ;                                                                             ;
; Total registers                             ; 562                                                                         ;
;     -- Dedicated logic registers            ; 562                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 54                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 311                                                                         ;
; Total fan-out                               ; 3759                                                                        ;
; Average fan-out                             ; 2.82                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Library Name             ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------------------+
; |master                                 ; 663 (0)           ; 562 (1)      ; 0           ; 0            ; 0       ; 0         ; 54   ; 0            ; |master                                                            ; work                     ;
;    |ADCCTL:adcctl1|                     ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|ADCCTL:adcctl1                                             ; work                     ;
;    |ADCREAD:adcread1|                   ; 38 (38)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|ADCREAD:adcread1                                           ; work                     ;
;    |ADCREAD:adcread2|                   ; 38 (38)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|ADCREAD:adcread2                                           ; work                     ;
;    |ADCREAD:adcread3|                   ; 38 (38)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|ADCREAD:adcread3                                           ; work                     ;
;    |ADCREAD:adcread4|                   ; 38 (38)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|ADCREAD:adcread4                                           ; work                     ;
;    |MUX32:m4|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|MUX32:m4                                                   ; work                     ;
;    |SCANCTL2:scan1|                     ; 24 (24)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|SCANCTL2:scan1                                             ; work                     ;
;    |SIGNEXPAND:signex1|                 ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|SIGNEXPAND:signex1                                         ; work                     ;
;    |SIGNEXPAND:signex2|                 ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|SIGNEXPAND:signex2                                         ; work                     ;
;    |SIGNEXPAND:signex3|                 ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|SIGNEXPAND:signex3                                         ; work                     ;
;    |SIGNEXPAND:signex4|                 ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|SIGNEXPAND:signex4                                         ; work                     ;
;    |UARTCTL:uc1|                        ; 82 (82)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|UARTCTL:uc1                                                ; work                     ;
;    |UARTCTL:uc2|                        ; 82 (82)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|UARTCTL:uc2                                                ; work                     ;
;    |UARTCTL:uc3|                        ; 87 (87)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|UARTCTL:uc3                                                ; work                     ;
;    |UARTCTL:uc4|                        ; 83 (83)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|UARTCTL:uc4                                                ; work                     ;
;    |pll:pll|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|pll:pll                                                    ; work                     ;
;       |pll_altpll_0:altpll_0|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|pll:pll|pll_altpll_0:altpll_0                              ; altera_reserved_qsys_pll ;
;          |pll_altpll_0_altpll_a6h2:sd1| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1 ; altera_reserved_qsys_pll ;
;    |uart:u1|                            ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|uart:u1                                                    ; work                     ;
;    |uart:u2|                            ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|uart:u2                                                    ; work                     ;
;    |uart:u3|                            ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|uart:u3                                                    ; work                     ;
;    |uart:u4|                            ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |master|uart:u4                                                    ; work                     ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |master|SCANCTL2:scan1|state                         ;
+--------------+--------------+--------------+------------+------------+
; Name         ; state.COUNTY ; state.COUNTX ; state.HEAD ; state.IDLE ;
+--------------+--------------+--------------+------------+------------+
; state.IDLE   ; 0            ; 0            ; 0          ; 0          ;
; state.HEAD   ; 0            ; 0            ; 1          ; 1          ;
; state.COUNTX ; 0            ; 1            ; 0          ; 1          ;
; state.COUNTY ; 1            ; 0            ; 0          ; 1          ;
+--------------+--------------+--------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |master|ADCREAD:adcread4|state ;
+-----------------+------------------------------+
; Name            ; state.READ_DONE              ;
+-----------------+------------------------------+
; state.IDLE      ; 0                            ;
; state.READ_DONE ; 1                            ;
+-----------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |master|ADCCTL:adcctl4|state         ;
+-------------+-------------+-------------+------------+
; Name        ; state.READY ; state.RESET ; state.WAIT ;
+-------------+-------------+-------------+------------+
; state.RESET ; 0           ; 0           ; 0          ;
; state.WAIT  ; 0           ; 1           ; 1          ;
; state.READY ; 1           ; 1           ; 0          ;
+-------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |master|UARTCTL:uc4|state                                                         ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; Name          ; state.DONE ; state.ENABLE ; state.LD_TX ; state.LOAD ; state.READ ; state.INITIAL ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; state.INITIAL ; 0          ; 0            ; 0           ; 0          ; 0          ; 0             ;
; state.READ    ; 0          ; 0            ; 0           ; 0          ; 1          ; 1             ;
; state.LOAD    ; 0          ; 0            ; 0           ; 1          ; 0          ; 1             ;
; state.LD_TX   ; 0          ; 0            ; 1           ; 0          ; 0          ; 1             ;
; state.ENABLE  ; 0          ; 1            ; 0           ; 0          ; 0          ; 1             ;
; state.DONE    ; 1          ; 0            ; 0           ; 0          ; 0          ; 1             ;
+---------------+------------+--------------+-------------+------------+------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |master|ADCREAD:adcread3|state ;
+-----------------+------------------------------+
; Name            ; state.READ_DONE              ;
+-----------------+------------------------------+
; state.IDLE      ; 0                            ;
; state.READ_DONE ; 1                            ;
+-----------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |master|ADCCTL:adcctl3|state         ;
+-------------+-------------+-------------+------------+
; Name        ; state.READY ; state.RESET ; state.WAIT ;
+-------------+-------------+-------------+------------+
; state.RESET ; 0           ; 0           ; 0          ;
; state.WAIT  ; 0           ; 1           ; 1          ;
; state.READY ; 1           ; 1           ; 0          ;
+-------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |master|UARTCTL:uc3|state                                                         ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; Name          ; state.DONE ; state.ENABLE ; state.LD_TX ; state.LOAD ; state.READ ; state.INITIAL ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; state.INITIAL ; 0          ; 0            ; 0           ; 0          ; 0          ; 0             ;
; state.READ    ; 0          ; 0            ; 0           ; 0          ; 1          ; 1             ;
; state.LOAD    ; 0          ; 0            ; 0           ; 1          ; 0          ; 1             ;
; state.LD_TX   ; 0          ; 0            ; 1           ; 0          ; 0          ; 1             ;
; state.ENABLE  ; 0          ; 1            ; 0           ; 0          ; 0          ; 1             ;
; state.DONE    ; 1          ; 0            ; 0           ; 0          ; 0          ; 1             ;
+---------------+------------+--------------+-------------+------------+------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |master|ADCREAD:adcread2|state ;
+-----------------+------------------------------+
; Name            ; state.READ_DONE              ;
+-----------------+------------------------------+
; state.IDLE      ; 0                            ;
; state.READ_DONE ; 1                            ;
+-----------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |master|ADCCTL:adcctl2|state         ;
+-------------+-------------+-------------+------------+
; Name        ; state.READY ; state.RESET ; state.WAIT ;
+-------------+-------------+-------------+------------+
; state.RESET ; 0           ; 0           ; 0          ;
; state.WAIT  ; 0           ; 1           ; 1          ;
; state.READY ; 1           ; 1           ; 0          ;
+-------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |master|UARTCTL:uc2|state                                                         ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; Name          ; state.DONE ; state.ENABLE ; state.LD_TX ; state.LOAD ; state.READ ; state.INITIAL ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; state.INITIAL ; 0          ; 0            ; 0           ; 0          ; 0          ; 0             ;
; state.READ    ; 0          ; 0            ; 0           ; 0          ; 1          ; 1             ;
; state.LOAD    ; 0          ; 0            ; 0           ; 1          ; 0          ; 1             ;
; state.LD_TX   ; 0          ; 0            ; 1           ; 0          ; 0          ; 1             ;
; state.ENABLE  ; 0          ; 1            ; 0           ; 0          ; 0          ; 1             ;
; state.DONE    ; 1          ; 0            ; 0           ; 0          ; 0          ; 1             ;
+---------------+------------+--------------+-------------+------------+------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |master|ADCREAD:adcread1|state ;
+-----------------+------------------------------+
; Name            ; state.READ_DONE              ;
+-----------------+------------------------------+
; state.IDLE      ; 0                            ;
; state.READ_DONE ; 1                            ;
+-----------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |master|ADCCTL:adcctl1|state         ;
+-------------+-------------+-------------+------------+
; Name        ; state.READY ; state.RESET ; state.WAIT ;
+-------------+-------------+-------------+------------+
; state.RESET ; 0           ; 0           ; 0          ;
; state.WAIT  ; 0           ; 1           ; 1          ;
; state.READY ; 1           ; 1           ; 0          ;
+-------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |master|UARTCTL:uc1|state                                                         ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; Name          ; state.DONE ; state.ENABLE ; state.LD_TX ; state.LOAD ; state.READ ; state.INITIAL ;
+---------------+------------+--------------+-------------+------------+------------+---------------+
; state.INITIAL ; 0          ; 0            ; 0           ; 0          ; 0          ; 0             ;
; state.READ    ; 0          ; 0            ; 0           ; 0          ; 1          ; 1             ;
; state.LOAD    ; 0          ; 0            ; 0           ; 1          ; 0          ; 1             ;
; state.LD_TX   ; 0          ; 0            ; 1           ; 0          ; 0          ; 1             ;
; state.ENABLE  ; 0          ; 1            ; 0           ; 0          ; 0          ; 1             ;
; state.DONE    ; 1          ; 0            ; 0           ; 0          ; 0          ; 1             ;
+---------------+------------+--------------+-------------+------------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; SIGNEXPAND:signex1|next_state                      ; SIGNEXPAND:signex1|next_state ; yes                    ;
; SIGNEXPAND:signex2|next_state                      ; SIGNEXPAND:signex2|next_state ; yes                    ;
; SIGNEXPAND:signex3|next_state                      ; SIGNEXPAND:signex3|next_state ; yes                    ;
; SIGNEXPAND:signex4|next_state                      ; SIGNEXPAND:signex4|next_state ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------+----------------------------------------+
; pll:pll|pll_altpll_0:altpll_0|prev_reset                                 ; Stuck at GND due to stuck port data_in ;
; pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1|pll_lock_sync ; Stuck at VCC due to stuck port data_in ;
; SCANCTL2:scan1|state~2                                                   ; Lost fanout                            ;
; SCANCTL2:scan1|state~3                                                   ; Lost fanout                            ;
; SCANCTL2:scan1|state~4                                                   ; Lost fanout                            ;
; ADCREAD:adcread4|state~2                                                 ; Lost fanout                            ;
; ADCREAD:adcread4|state~4                                                 ; Lost fanout                            ;
; ADCCTL:adcctl4|state~4                                                   ; Lost fanout                            ;
; UARTCTL:uc4|state~2                                                      ; Lost fanout                            ;
; UARTCTL:uc4|state~3                                                      ; Lost fanout                            ;
; UARTCTL:uc4|state~4                                                      ; Lost fanout                            ;
; UARTCTL:uc4|state~5                                                      ; Lost fanout                            ;
; UARTCTL:uc4|state~6                                                      ; Lost fanout                            ;
; ADCREAD:adcread3|state~2                                                 ; Lost fanout                            ;
; ADCREAD:adcread3|state~4                                                 ; Lost fanout                            ;
; ADCCTL:adcctl3|state~4                                                   ; Lost fanout                            ;
; UARTCTL:uc3|state~2                                                      ; Lost fanout                            ;
; UARTCTL:uc3|state~3                                                      ; Lost fanout                            ;
; UARTCTL:uc3|state~4                                                      ; Lost fanout                            ;
; UARTCTL:uc3|state~5                                                      ; Lost fanout                            ;
; UARTCTL:uc3|state~6                                                      ; Lost fanout                            ;
; ADCREAD:adcread2|state~2                                                 ; Lost fanout                            ;
; ADCREAD:adcread2|state~4                                                 ; Lost fanout                            ;
; ADCCTL:adcctl2|state~4                                                   ; Lost fanout                            ;
; UARTCTL:uc2|state~2                                                      ; Lost fanout                            ;
; UARTCTL:uc2|state~3                                                      ; Lost fanout                            ;
; UARTCTL:uc2|state~4                                                      ; Lost fanout                            ;
; UARTCTL:uc2|state~5                                                      ; Lost fanout                            ;
; UARTCTL:uc2|state~6                                                      ; Lost fanout                            ;
; ADCREAD:adcread1|state~2                                                 ; Lost fanout                            ;
; ADCREAD:adcread1|state~4                                                 ; Lost fanout                            ;
; ADCCTL:adcctl1|state~4                                                   ; Lost fanout                            ;
; UARTCTL:uc1|state~2                                                      ; Lost fanout                            ;
; UARTCTL:uc1|state~3                                                      ; Lost fanout                            ;
; UARTCTL:uc1|state~4                                                      ; Lost fanout                            ;
; UARTCTL:uc1|state~5                                                      ; Lost fanout                            ;
; UARTCTL:uc1|state~6                                                      ; Lost fanout                            ;
; ADCCTL:adcctl4|count_2[1..3]                                             ; Lost fanout                            ;
; ADCCTL:adcctl3|count_2[1..3]                                             ; Lost fanout                            ;
; ADCCTL:adcctl2|count_2[1..3]                                             ; Lost fanout                            ;
; ADCCTL:adcctl1|count_2[1..3]                                             ; Lost fanout                            ;
; ADCCTL:adcctl4|count_2[0]                                                ; Lost fanout                            ;
; ADCCTL:adcctl3|count_2[0]                                                ; Lost fanout                            ;
; ADCCTL:adcctl2|count_2[0]                                                ; Lost fanout                            ;
; ADCCTL:adcctl1|count_2[0]                                                ; Lost fanout                            ;
; ADCCTL:adcctl4|state.WAIT                                                ; Lost fanout                            ;
; ADCCTL:adcctl4|state.READY                                               ; Lost fanout                            ;
; ADCCTL:adcctl3|state.WAIT                                                ; Lost fanout                            ;
; ADCCTL:adcctl3|state.READY                                               ; Lost fanout                            ;
; ADCCTL:adcctl2|state.WAIT                                                ; Lost fanout                            ;
; ADCCTL:adcctl2|state.READY                                               ; Lost fanout                            ;
; ADCCTL:adcctl1|state.WAIT                                                ; Lost fanout                            ;
; ADCCTL:adcctl1|state.READY                                               ; Lost fanout                            ;
; ADCCTL:adcctl2|ADCRESET                                                  ; Merged with ADCCTL:adcctl1|ADCRESET    ;
; ADCCTL:adcctl3|ADCRESET                                                  ; Merged with ADCCTL:adcctl1|ADCRESET    ;
; ADCCTL:adcctl4|ADCRESET                                                  ; Merged with ADCCTL:adcctl1|ADCRESET    ;
; ADCCTL:adcctl2|state.RESET                                               ; Merged with ADCCTL:adcctl1|state.RESET ;
; ADCCTL:adcctl3|state.RESET                                               ; Merged with ADCCTL:adcctl1|state.RESET ;
; ADCCTL:adcctl4|state.RESET                                               ; Merged with ADCCTL:adcctl1|state.RESET ;
; ADCCTL:adcctl2|count_1[3]                                                ; Merged with ADCCTL:adcctl1|count_1[3]  ;
; ADCCTL:adcctl3|count_1[3]                                                ; Merged with ADCCTL:adcctl1|count_1[3]  ;
; ADCCTL:adcctl4|count_1[3]                                                ; Merged with ADCCTL:adcctl1|count_1[3]  ;
; ADCCTL:adcctl2|count_1[2]                                                ; Merged with ADCCTL:adcctl1|count_1[2]  ;
; ADCCTL:adcctl3|count_1[2]                                                ; Merged with ADCCTL:adcctl1|count_1[2]  ;
; ADCCTL:adcctl4|count_1[2]                                                ; Merged with ADCCTL:adcctl1|count_1[2]  ;
; ADCCTL:adcctl2|count_1[1]                                                ; Merged with ADCCTL:adcctl1|count_1[1]  ;
; ADCCTL:adcctl3|count_1[1]                                                ; Merged with ADCCTL:adcctl1|count_1[1]  ;
; ADCCTL:adcctl4|count_1[1]                                                ; Merged with ADCCTL:adcctl1|count_1[1]  ;
; ADCCTL:adcctl2|count_1[0]                                                ; Merged with ADCCTL:adcctl1|count_1[0]  ;
; ADCCTL:adcctl3|count_1[0]                                                ; Merged with ADCCTL:adcctl1|count_1[0]  ;
; ADCCTL:adcctl4|count_1[0]                                                ; Merged with ADCCTL:adcctl1|count_1[0]  ;
; Total Number of Removed Registers = 79                                   ;                                        ;
+--------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; ADCCTL:adcctl4|count_2[3]                ; Lost Fanouts              ; ADCCTL:adcctl4|count_2[2], ADCCTL:adcctl4|count_2[1], ADCCTL:adcctl4|count_2[0], ;
;                                          ;                           ; ADCCTL:adcctl4|state.WAIT                                                        ;
; ADCCTL:adcctl3|count_2[3]                ; Lost Fanouts              ; ADCCTL:adcctl3|count_2[2], ADCCTL:adcctl3|count_2[1], ADCCTL:adcctl3|count_2[0], ;
;                                          ;                           ; ADCCTL:adcctl3|state.WAIT                                                        ;
; ADCCTL:adcctl2|count_2[3]                ; Lost Fanouts              ; ADCCTL:adcctl2|count_2[2], ADCCTL:adcctl2|count_2[1], ADCCTL:adcctl2|count_2[0], ;
;                                          ;                           ; ADCCTL:adcctl2|state.WAIT                                                        ;
; ADCCTL:adcctl1|count_2[3]                ; Lost Fanouts              ; ADCCTL:adcctl1|count_2[2], ADCCTL:adcctl1|count_2[1], ADCCTL:adcctl1|count_2[0], ;
;                                          ;                           ; ADCCTL:adcctl1|state.WAIT                                                        ;
; pll:pll|pll_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1|pll_lock_sync         ;
;                                          ; due to stuck port data_in ;                                                                                  ;
+------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 562   ;
; Number of registers using Synchronous Clear  ; 120   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 409   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart:u1|tx_out                         ; 3       ;
; uart:u2|tx_out                         ; 3       ;
; uart:u3|tx_out                         ; 3       ;
; uart:u4|tx_out                         ; 3       ;
; uart:u1|tx_empty                       ; 4       ;
; reset                                  ; 290     ;
; uart:u2|tx_empty                       ; 5       ;
; uart:u3|tx_empty                       ; 5       ;
; uart:u4|tx_empty                       ; 4       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |master|SCANCTL2:scan1|counter_y[5]      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master|ADCREAD:adcread4|result_data[18] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master|ADCREAD:adcread3|result_data[22] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master|ADCREAD:adcread2|result_data[19] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |master|ADCREAD:adcread1|result_data[13] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |master|UARTCTL:uc4|count_2[0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |master|UARTCTL:uc3|count_2[5]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |master|UARTCTL:uc2|count_2[6]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |master|UARTCTL:uc1|count_2[5]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |master|ADCREAD:adcread1|result_buff[19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |master|ADCREAD:adcread4|result_buff[0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |master|ADCREAD:adcread3|result_buff[0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |master|ADCREAD:adcread2|result_buff[22] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |master|uart:u1|tx_cnt[2]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |master|uart:u2|tx_cnt[1]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |master|uart:u3|tx_cnt[1]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |master|uart:u4|tx_cnt[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |master|ADCREAD:adcread4|state           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |master|ADCREAD:adcread3|state           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |master|ADCREAD:adcread2|state           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |master|ADCREAD:adcread1|state           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |master|UARTCTL:uc1|tx_data_ctr          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |master|UARTCTL:uc2|tx_data_ctr          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |master|UARTCTL:uc3|tx_data_ctr          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |master|UARTCTL:uc4|tx_data_ctr          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+------------------------------------------------------+
; Source assignments for pll:pll|pll_altpll_0:altpll_0 ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg           ;
+----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTCTL:uc1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 5     ; Signed Integer                  ;
; INITIAL        ; 00001 ; Unsigned Binary                 ;
; READ           ; 00010 ; Unsigned Binary                 ;
; LOAD           ; 00011 ; Unsigned Binary                 ;
; LD_TX          ; 00100 ; Unsigned Binary                 ;
; ENABLE         ; 00101 ; Unsigned Binary                 ;
; DONE           ; 00110 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCCTL:adcctl1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 3     ; Signed Integer                     ;
; RESET          ; 001   ; Unsigned Binary                    ;
; WAIT           ; 010   ; Unsigned Binary                    ;
; READY          ; 011   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCREAD:adcread1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 3     ; Signed Integer                       ;
; IDLE           ; 001   ; Unsigned Binary                      ;
; READ_DONE      ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIGNEXPAND:signex1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; MULTIFAC       ; 50    ; Signed Integer                         ;
; DIM            ; 6     ; Signed Integer                         ;
; IDLE           ; 0     ; Unsigned Binary                        ;
; HOLD           ; 1     ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTCTL:uc2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 5     ; Signed Integer                  ;
; INITIAL        ; 00001 ; Unsigned Binary                 ;
; READ           ; 00010 ; Unsigned Binary                 ;
; LOAD           ; 00011 ; Unsigned Binary                 ;
; LD_TX          ; 00100 ; Unsigned Binary                 ;
; ENABLE         ; 00101 ; Unsigned Binary                 ;
; DONE           ; 00110 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCCTL:adcctl2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 3     ; Signed Integer                     ;
; RESET          ; 001   ; Unsigned Binary                    ;
; WAIT           ; 010   ; Unsigned Binary                    ;
; READY          ; 011   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCREAD:adcread2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 3     ; Signed Integer                       ;
; IDLE           ; 001   ; Unsigned Binary                      ;
; READ_DONE      ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIGNEXPAND:signex2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; MULTIFAC       ; 25    ; Signed Integer                         ;
; DIM            ; 6     ; Signed Integer                         ;
; IDLE           ; 0     ; Unsigned Binary                        ;
; HOLD           ; 1     ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTCTL:uc3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 5     ; Signed Integer                  ;
; INITIAL        ; 00001 ; Unsigned Binary                 ;
; READ           ; 00010 ; Unsigned Binary                 ;
; LOAD           ; 00011 ; Unsigned Binary                 ;
; LD_TX          ; 00100 ; Unsigned Binary                 ;
; ENABLE         ; 00101 ; Unsigned Binary                 ;
; DONE           ; 00110 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCCTL:adcctl3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 3     ; Signed Integer                     ;
; RESET          ; 001   ; Unsigned Binary                    ;
; WAIT           ; 010   ; Unsigned Binary                    ;
; READY          ; 011   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCREAD:adcread3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 3     ; Signed Integer                       ;
; IDLE           ; 001   ; Unsigned Binary                      ;
; READ_DONE      ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIGNEXPAND:signex3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; MULTIFAC       ; 25    ; Signed Integer                         ;
; DIM            ; 6     ; Signed Integer                         ;
; IDLE           ; 0     ; Unsigned Binary                        ;
; HOLD           ; 1     ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: UARTCTL:uc4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 5     ; Signed Integer                  ;
; INITIAL        ; 00001 ; Unsigned Binary                 ;
; READ           ; 00010 ; Unsigned Binary                 ;
; LOAD           ; 00011 ; Unsigned Binary                 ;
; LD_TX          ; 00100 ; Unsigned Binary                 ;
; ENABLE         ; 00101 ; Unsigned Binary                 ;
; DONE           ; 00110 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCCTL:adcctl4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 3     ; Signed Integer                     ;
; RESET          ; 001   ; Unsigned Binary                    ;
; WAIT           ; 010   ; Unsigned Binary                    ;
; READY          ; 011   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCREAD:adcread4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 3     ; Signed Integer                       ;
; IDLE           ; 001   ; Unsigned Binary                      ;
; READ_DONE      ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIGNEXPAND:signex4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; MULTIFAC       ; 25    ; Signed Integer                         ;
; DIM            ; 6     ; Signed Integer                         ;
; IDLE           ; 0     ; Unsigned Binary                        ;
; HOLD           ; 1     ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCANCTL2:scan1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DIMX           ; 30    ; Signed Integer                     ;
; DIMY           ; 127   ; Signed Integer                     ;
; IDLE           ; 000   ; Unsigned Binary                    ;
; HEAD           ; 001   ; Unsigned Binary                    ;
; COUNTX         ; 010   ; Unsigned Binary                    ;
; COUNTY         ; 011   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SCANCTL2:scan1"                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; deMUX_Y ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "deMUX_Y[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCREAD:adcread4"                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ADCSTATUS2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTCTL:uc4"                                                                                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; debug_deMUX_Y ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "debug_deMUX_Y[8..8]" will be connected to GND. ;
; send_done     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uart:u4"                      ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; tx_empty    ; Output ; Info     ; Explicitly unconnected ;
; uld_rx_data ; Input  ; Info     ; Explicitly unconnected ;
; rx_data     ; Output ; Info     ; Explicitly unconnected ;
; rx_enable   ; Input  ; Info     ; Explicitly unconnected ;
; rx_empty    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCREAD:adcread3"                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ADCSTATUS2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTCTL:uc3"                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; send_done     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; debug_deMUX_X ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_deMUX_Y ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uart:u3"                      ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; tx_empty    ; Output ; Info     ; Explicitly unconnected ;
; uld_rx_data ; Input  ; Info     ; Explicitly unconnected ;
; rx_data     ; Output ; Info     ; Explicitly unconnected ;
; rx_enable   ; Input  ; Info     ; Explicitly unconnected ;
; rx_empty    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCREAD:adcread2"                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ADCSTATUS2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTCTL:uc2"                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; send_done     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; debug_deMUX_X ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_deMUX_Y ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uart:u2"                      ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; tx_empty    ; Output ; Info     ; Explicitly unconnected ;
; uld_rx_data ; Input  ; Info     ; Explicitly unconnected ;
; rx_data     ; Output ; Info     ; Explicitly unconnected ;
; rx_enable   ; Input  ; Info     ; Explicitly unconnected ;
; rx_empty    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCREAD:adcread1"                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ADCSTATUS2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UARTCTL:uc1"                                                                                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; debug_deMUX_Y ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "debug_deMUX_Y[8..8]" will be connected to GND. ;
; send_done     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uart:u1"                      ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; tx_empty    ; Output ; Info     ; Explicitly unconnected ;
; uld_rx_data ; Input  ; Info     ; Explicitly unconnected ;
; rx_data     ; Output ; Info     ; Explicitly unconnected ;
; rx_enable   ; Input  ; Info     ; Explicitly unconnected ;
; rx_empty    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1"                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "pll:pll|pll_altpll_0:altpll_0" ;
+-----------+--------+----------+---------------------------+
; Port      ; Type   ; Severity ; Details                   ;
+-----------+--------+----------+---------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected    ;
; write     ; Input  ; Info     ; Explicitly unconnected    ;
; address   ; Input  ; Info     ; Explicitly unconnected    ;
; readdata  ; Output ; Info     ; Explicitly unconnected    ;
; writedata ; Input  ; Info     ; Explicitly unconnected    ;
+-----------+--------+----------+---------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                            ;
+-----------------------------------+--------+----------+------------------------+
; Port                              ; Type   ; Severity ; Details                ;
+-----------------------------------+--------+----------+------------------------+
; altpll_0_areset_conduit_export    ; Input  ; Info     ; Explicitly unconnected ;
; altpll_0_phasedone_conduit_export ; Output ; Info     ; Explicitly unconnected ;
+-----------------------------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 30 16:12:02 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off master -c master
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "pll.qsys"
Info (12250): 2014.06.30.16:12:03 Progress: Loading master/pll.qsys
Info (12250): 2014.06.30.16:12:04 Progress: Reading input file
Info (12250): 2014.06.30.16:12:04 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2014.06.30.16:12:04 Progress: Parameterizing module clk_0
Info (12250): 2014.06.30.16:12:04 Progress: Adding altpll_0 [altpll 13.0]
Info (12250): 2014.06.30.16:12:04 Progress: Parameterizing module altpll_0
Info (12250): 2014.06.30.16:12:04 Progress: Building connections
Info (12250): 2014.06.30.16:12:04 Progress: Parameterizing connections
Info (12250): 2014.06.30.16:12:04 Progress: Validating
Info (12250): 2014.06.30.16:12:05 Progress: Done reading input file
Warning (12251): Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): Pll: Generating pll "pll" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 1 modules, 0 connections
Info (12250): Altpll_0: "pll" instantiated altpll "altpll_0"
Info (12250): Pll: Done pll" with 2 modules, 2 files, 13320 bytes
Info (12249): Finished elaborating Qsys system entity "pll.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file scanctl2.v
    Info (12023): Found entity 1: SCANCTL2
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file uartctl.v
    Info (12023): Found entity 1: UARTCTL
Info (12021): Found 1 design units, including 1 entities, in source file pll/simulation/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart
Warning (10275): Verilog HDL Module Instantiation warning at master.v(196): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(215): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(224): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(252): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(271): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(280): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(310): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(329): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(338): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(369): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(388): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(397): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(409): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at master.v(423): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file master.v
    Info (12023): Found entity 1: master
Info (12021): Found 1 design units, including 1 entities, in source file adcctl.v
    Info (12023): Found entity 1: ADCCTL
Info (12021): Found 1 design units, including 1 entities, in source file adcread.v
    Info (12023): Found entity 1: ADCREAD
Info (12021): Found 1 design units, including 1 entities, in source file mux32.v
    Info (12023): Found entity 1: MUX32
Warning (10275): Verilog HDL Module Instantiation warning at SCANCTL.v(47): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at SCANCTL.v(56): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at SCANCTL.v(65): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file scanctl.v
    Info (12023): Found entity 1: SCANCTL
Info (12021): Found 1 design units, including 1 entities, in source file signexpand.v
    Info (12023): Found entity 1: SIGNEXPAND
Info (12021): Found 1 design units, including 1 entities, in source file scancount.v
    Info (12023): Found entity 1: SCANCOUNT
Info (12021): Found 1 design units, including 1 entities, in source file signexpand_duo.v
    Info (12023): Found entity 1: SIGNEXPAND_DUO
Info (12021): Found 1 design units, including 1 entities, in source file pllneo.v
    Info (12023): Found entity 1: pllneo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_0_altpll_a6h2
    Info (12023): Found entity 4: pll_altpll_0
Warning (10227): Verilog HDL Port Declaration warning at master.v(127): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at master.v(68): see declaration for object "A"
Info (12127): Elaborating entity "master" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at master.v(78): object "sign_vdd" assigned a value but never read
Warning (10034): Output port "sign_o" at master.v(67) has no driver
Warning (10034): Output port "SDI1" at master.v(70) has no driver
Warning (10034): Output port "CS1" at master.v(70) has no driver
Warning (10034): Output port "SDI2" at master.v(71) has no driver
Warning (10034): Output port "SDI3" at master.v(72) has no driver
Warning (10034): Output port "SDI4" at master.v(73) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll"
Info (12128): Elaborating entity "pll_altpll_0" for hierarchy "pll:pll|pll_altpll_0:altpll_0"
Info (12128): Elaborating entity "pll_altpll_0_stdsync_sv6" for hierarchy "pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "pll_altpll_0_dffpipe_l2c" for hierarchy "pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "pll_altpll_0_altpll_a6h2" for hierarchy "pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1"
Info (12128): Elaborating entity "uart" for hierarchy "uart:u1"
Warning (10036): Verilog HDL or VHDL warning at uart.v(40): object "tx_over_run" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart.v(47): object "rx_frame_err" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart.v(48): object "rx_over_run" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "UARTCTL" for hierarchy "UARTCTL:uc1"
Warning (10036): Verilog HDL or VHDL warning at UARTCTL.v(55): object "nZeros" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at UARTCTL.v(56): object "count_3" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at UARTCTL.v(62): variable "SYNC_UART" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at UARTCTL.v(82): variable "count_2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at UARTCTL.v(95): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UARTCTL.v(104): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ADCCTL" for hierarchy "ADCCTL:adcctl1"
Warning (10230): Verilog HDL assignment warning at ADCCTL.v(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ADCCTL.v(75): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ADCREAD" for hierarchy "ADCREAD:adcread1"
Warning (10235): Verilog HDL Always Construct warning at ADCREAD.v(52): variable "lastFSO" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ADCREAD.v(52): variable "FSO" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "SIGNEXPAND" for hierarchy "SIGNEXPAND:signex1"
Warning (10235): Verilog HDL Always Construct warning at SIGNEXPAND.v(24): variable "signal_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SIGNEXPAND.v(21): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at SIGNEXPAND.v(39): truncated value with size 32 to match size of target (7)
Info (10041): Inferred latch for "next_state" at SIGNEXPAND.v(21)
Info (12128): Elaborating entity "SIGNEXPAND" for hierarchy "SIGNEXPAND:signex2"
Warning (10235): Verilog HDL Always Construct warning at SIGNEXPAND.v(24): variable "signal_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SIGNEXPAND.v(21): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at SIGNEXPAND.v(39): truncated value with size 32 to match size of target (7)
Info (10041): Inferred latch for "next_state" at SIGNEXPAND.v(21)
Info (12128): Elaborating entity "MUX32" for hierarchy "MUX32:m4"
Info (12128): Elaborating entity "SCANCTL2" for hierarchy "SCANCTL2:scan1"
Warning (10235): Verilog HDL Always Construct warning at SCANCTL2.v(51): variable "counter_head" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at SCANCTL2.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at SCANCTL2.v(89): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at SCANCTL2.v(97): truncated value with size 32 to match size of target (9)
Warning (10235): Verilog HDL Always Construct warning at SCANCTL2.v(109): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch SIGNEXPAND:signex1|next_state has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex1|state
Warning (13012): Latch SIGNEXPAND:signex2|next_state has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex2|state
Warning (13012): Latch SIGNEXPAND:signex3|next_state has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex3|state
Warning (13012): Latch SIGNEXPAND:signex4|next_state has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex4|state
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sign_o" is stuck at GND
    Warning (13410): Pin "sign_gnd" is stuck at GND
    Warning (13410): Pin "FSI1" is stuck at VCC
    Warning (13410): Pin "SDI1" is stuck at GND
    Warning (13410): Pin "CS1" is stuck at GND
    Warning (13410): Pin "FSI2" is stuck at VCC
    Warning (13410): Pin "SDI2" is stuck at GND
    Warning (13410): Pin "CS2" is stuck at GND
    Warning (13410): Pin "FSI3" is stuck at VCC
    Warning (13410): Pin "SDI3" is stuck at GND
    Warning (13410): Pin "CS3" is stuck at GND
    Warning (13410): Pin "FSI4" is stuck at VCC
    Warning (13410): Pin "SDI4" is stuck at GND
    Warning (13410): Pin "CS4" is stuck at GND
    Warning (13410): Pin "SYNC" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 59 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx1"
    Warning (15610): No output dependent on input pin "rx2"
    Warning (15610): No output dependent on input pin "rx3"
    Warning (15610): No output dependent on input pin "rx4"
Info (21057): Implemented 1033 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 978 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Mon Jun 30 16:12:11 2014
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.map.smsg.


