{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425341147373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425341147373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 17:05:47 2015 " "Processing started: Mon Mar 02 17:05:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425341147373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425341147373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sw_gen_affine -c sw_gen_affine " "Command: quartus_map --read_settings_files=on --write_settings_files=off sw_gen_affine -c sw_gen_affine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425341147373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425341148342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_gen_affine.v 1 1 " "Found 1 design units, including 1 entities, in source file sw_gen_affine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_gen_affine " "Found entity 1: sw_gen_affine" {  } { { "sw_gen_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_gen_affine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425341148529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425341148529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pe_affine.v 1 1 " "Found 1 design units, including 1 entities, in source file sw_pe_affine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_pe_affine " "Found entity 1: sw_pe_affine" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425341148545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425341148545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sw_gen_affine " "Elaborating entity \"sw_gen_affine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425341148795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pe_affine sw_pe_affine:pe_block\[0\].pe_block0.pe0 " "Elaborating entity \"sw_pe_affine\" for hierarchy \"sw_pe_affine:pe_block\[0\].pe_block0.pe0\"" {  } { { "sw_gen_affine.v" "pe_block\[0\].pe_block0.pe0" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_gen_affine.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425341149311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(87) " "Verilog HDL assignment warning at sw_pe_affine.v(87): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149311 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(89) " "Verilog HDL assignment warning at sw_pe_affine.v(89): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149311 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(90) " "Verilog HDL assignment warning at sw_pe_affine.v(90): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(91) " "Verilog HDL assignment warning at sw_pe_affine.v(91): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(92) " "Verilog HDL assignment warning at sw_pe_affine.v(92): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(146) " "Verilog HDL assignment warning at sw_pe_affine.v(146): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(147) " "Verilog HDL assignment warning at sw_pe_affine.v(147): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(156) " "Verilog HDL assignment warning at sw_pe_affine.v(156): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sw_pe_affine.v(157) " "Verilog HDL assignment warning at sw_pe_affine.v(157): truncated value with size 32 to match size of target (11)" {  } { { "sw_pe_affine.v" "" { Text "C:/Users/Suhas/Documents/altera/seqalign/sw_pe_affine.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425341149326 "|sw_gen_affine|sw_pe_affine:pe_block[0].pe_block0.pe0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425341181427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425341191613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425341194271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425341194271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12181 " "Implemented 12181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "108 " "Implemented 108 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425341196544 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425341196544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12061 " "Implemented 12061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425341196544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425341196544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425341196653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 17:06:36 2015 " "Processing ended: Mon Mar 02 17:06:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425341196653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425341196653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425341196653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425341196653 ""}
