# Loading project FFT
vsim work.testbench
# vsim work.testbench 
# Start time: 18:09:44 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# ** Warning: Design size of 23309 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in Process line__60 at /home/arash/Desktop/Project/FFT/DFT_CELL.vhd line 67
quit -sim
# End time: 18:14:25 on Feb 26,2020, Elapsed time: 0:04:41
# Errors: 0, Warnings: 2
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd failed with 5 errors.
# 10 compiles, 1 failed with 5 errors.
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim work.addtest
# vsim work.addtest 
# Start time: 18:15:24 on Feb 26,2020
# Loading std.standard
# Loading work.addtest(aa)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 18:17:04 on Feb 26,2020, Elapsed time: 0:01:40
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 18:17:04 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
# ** Warning: Design size of 15050240 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
vsim work.testbench
# End time: 18:17:38 on Feb 26,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 18:17:38 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
# ** Warning: Design size of 15050240 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in Subprogram break_number at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 252
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
# ** Warning: Design size of 15050232 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in ForLoop loop at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 356
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
# ** Warning: Design size of 15050240 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in ForLoop loop at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 356
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 18:35:55 on Feb 26,2020, Elapsed time: 0:18:17
# Errors: 0, Warnings: 6
# vsim work.testbench 
# Start time: 18:35:55 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# ** Fatal: (vsim-3348) Port length (512) does not match actual length (4) for port "/testbench/dft_module/dft_cell_gen(0)/dft_cell_mod/adder512_real/adder_inp_list".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dft_module/dft_cell_gen(0)/dft_cell_mod/adder512_real File: /home/arash/Desktop/Project/FFT/ADDER512.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 18:35:56 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim work.testbench
# vsim work.testbench 
# Start time: 18:37:53 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# ** Fatal: (vsim-3348) Port length (512) does not match actual length (4) for port "/testbench/dft_module/dft_cell_gen(0)/dft_cell_mod/adder512_real/adder_inp_list".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dft_module/dft_cell_gen(0)/dft_cell_mod/adder512_real File: /home/arash/Desktop/Project/FFT/ADDER512.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 18:37:53 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# No Design Loaded!
vsim work.testbench
# vsim work.testbench 
# Start time: 18:38:35 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# ** Fatal: (vsim-3348) Port length (512) does not match actual length (4) for port "/testbench/dft_module/dft_cell_gen(0)/dft_cell_mod/adder512_real/adder_inp_list".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dft_module/dft_cell_gen(0)/dft_cell_mod/adder512_real File: /home/arash/Desktop/Project/FFT/ADDER512.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 18:38:35 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of assests.vhd was successful.
# Compile of ADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
vsim work.testbench
# vsim work.testbench 
# Start time: 18:42:27 on Feb 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_generic_pkg(body)
# Loading ieee.float_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
# Break key hit
# Break in ForLoop loop at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 356
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in ForLoop loop at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 356
add wave -position insertpoint {;

  -- purpose}
# (vish-4014) No objects found matching ';
# 
#   -- purpose'.
add wave -position insertpoint {;

  -- purpose}
# (vish-4014) No objects found matching ';
# 
#   -- purpose'.
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful with warnings.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in ForLoop loop at /home/arash/Desktop/Project/FFT/testbench.vhd line 49
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful with warnings.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in ForLoop loop at /home/arash/Desktop/Project/FFT/testbench.vhd line 49
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of ADDER.vhd was successful.
# Compile of assests.vhd was successful.
# Compile of MULTIPLIER.vhd was successful.
# Compile of DFT_CELL.vhd was successful with warnings.
# Compile of NADDER.vhd was successful.
# Compile of ADDER512.vhd was successful.
# Compile of DFT.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of ROMGEN.vhd was successful.
# Compile of addtest.vhd was successful.
# 10 compiles, 0 failed with no errors.
# Break key hit
# Break in Subprogram check_round at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 190
restart
# Loading work.assests
# Loading work.testbench(tb)
# Loading work.romgen(readffile)
# Loading work.dft(arch)
# Loading work.dft_cell(arch)
# Loading work.multiplier(arch)
# Loading work.adder512(arch)
# Loading work.nadder(arch)
# Loading work.adder(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Break in ForLoop loop at /home/arash/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../vhdl_src/ieee/float_generic_pkg-body.vhdl line 356
# End time: 18:55:06 on Feb 26,2020, Elapsed time: 0:12:39
# Errors: 2, Warnings: 6
