#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f38ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f39070 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1f4c0c0 .functor NOT 1, L_0x1f7c290, C4<0>, C4<0>, C4<0>;
L_0x1f7bff0 .functor XOR 1, L_0x1f7be90, L_0x1f7bf50, C4<0>, C4<0>;
L_0x1f7c180 .functor XOR 1, L_0x1f7bff0, L_0x1f7c0b0, C4<0>, C4<0>;
v0x1f74c00_0 .net *"_ivl_10", 0 0, L_0x1f7c0b0;  1 drivers
v0x1f74d00_0 .net *"_ivl_12", 0 0, L_0x1f7c180;  1 drivers
v0x1f74de0_0 .net *"_ivl_2", 0 0, L_0x1f76bb0;  1 drivers
v0x1f74ea0_0 .net *"_ivl_4", 0 0, L_0x1f7be90;  1 drivers
v0x1f74f80_0 .net *"_ivl_6", 0 0, L_0x1f7bf50;  1 drivers
v0x1f750b0_0 .net *"_ivl_8", 0 0, L_0x1f7bff0;  1 drivers
v0x1f75190_0 .net "a", 0 0, v0x1f6f9d0_0;  1 drivers
v0x1f75230_0 .net "b", 0 0, v0x1f6fa70_0;  1 drivers
v0x1f752d0_0 .net "c", 0 0, v0x1f6fb10_0;  1 drivers
v0x1f75370_0 .var "clk", 0 0;
v0x1f75410_0 .net "d", 0 0, v0x1f6fc50_0;  1 drivers
v0x1f754b0_0 .net "q_dut", 0 0, L_0x1f7baf0;  1 drivers
v0x1f75550_0 .net "q_ref", 0 0, L_0x1f75bf0;  1 drivers
v0x1f755f0_0 .var/2u "stats1", 159 0;
v0x1f75690_0 .var/2u "strobe", 0 0;
v0x1f75730_0 .net "tb_match", 0 0, L_0x1f7c290;  1 drivers
v0x1f757f0_0 .net "tb_mismatch", 0 0, L_0x1f4c0c0;  1 drivers
v0x1f758b0_0 .net "wavedrom_enable", 0 0, v0x1f6fd40_0;  1 drivers
v0x1f75950_0 .net "wavedrom_title", 511 0, v0x1f6fde0_0;  1 drivers
L_0x1f76bb0 .concat [ 1 0 0 0], L_0x1f75bf0;
L_0x1f7be90 .concat [ 1 0 0 0], L_0x1f75bf0;
L_0x1f7bf50 .concat [ 1 0 0 0], L_0x1f7baf0;
L_0x1f7c0b0 .concat [ 1 0 0 0], L_0x1f75bf0;
L_0x1f7c290 .cmp/eeq 1, L_0x1f76bb0, L_0x1f7c180;
S_0x1f39200 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1f39070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1f23ea0 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f39960 .functor XOR 1, L_0x1f23ea0, v0x1f6fa70_0, C4<0>, C4<0>;
L_0x1f4c130 .functor XOR 1, L_0x1f39960, v0x1f6fb10_0, C4<0>, C4<0>;
L_0x1f75bf0 .functor XOR 1, L_0x1f4c130, v0x1f6fc50_0, C4<0>, C4<0>;
v0x1f4c330_0 .net *"_ivl_0", 0 0, L_0x1f23ea0;  1 drivers
v0x1f4c3d0_0 .net *"_ivl_2", 0 0, L_0x1f39960;  1 drivers
v0x1f23ff0_0 .net *"_ivl_4", 0 0, L_0x1f4c130;  1 drivers
v0x1f24090_0 .net "a", 0 0, v0x1f6f9d0_0;  alias, 1 drivers
v0x1f6ed90_0 .net "b", 0 0, v0x1f6fa70_0;  alias, 1 drivers
v0x1f6eea0_0 .net "c", 0 0, v0x1f6fb10_0;  alias, 1 drivers
v0x1f6ef60_0 .net "d", 0 0, v0x1f6fc50_0;  alias, 1 drivers
v0x1f6f020_0 .net "q", 0 0, L_0x1f75bf0;  alias, 1 drivers
S_0x1f6f180 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1f39070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f6f9d0_0 .var "a", 0 0;
v0x1f6fa70_0 .var "b", 0 0;
v0x1f6fb10_0 .var "c", 0 0;
v0x1f6fbb0_0 .net "clk", 0 0, v0x1f75370_0;  1 drivers
v0x1f6fc50_0 .var "d", 0 0;
v0x1f6fd40_0 .var "wavedrom_enable", 0 0;
v0x1f6fde0_0 .var "wavedrom_title", 511 0;
E_0x1f33e40/0 .event negedge, v0x1f6fbb0_0;
E_0x1f33e40/1 .event posedge, v0x1f6fbb0_0;
E_0x1f33e40 .event/or E_0x1f33e40/0, E_0x1f33e40/1;
E_0x1f34090 .event posedge, v0x1f6fbb0_0;
E_0x1f1c9f0 .event negedge, v0x1f6fbb0_0;
S_0x1f6f4d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f6f180;
 .timescale -12 -12;
v0x1f6f6d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f6f7d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f6f180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f6ff40 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1f39070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1f75d20 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f75d90 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f75e20 .functor AND 1, L_0x1f75d20, L_0x1f75d90, C4<1>, C4<1>;
L_0x1f75ee0 .functor NOT 1, v0x1f6fb10_0, C4<0>, C4<0>, C4<0>;
L_0x1f75f80 .functor AND 1, L_0x1f75e20, L_0x1f75ee0, C4<1>, C4<1>;
L_0x1f76090 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f76140 .functor AND 1, L_0x1f75f80, L_0x1f76090, C4<1>, C4<1>;
L_0x1f76250 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f76310 .functor AND 1, L_0x1f76250, v0x1f6fa70_0, C4<1>, C4<1>;
L_0x1f763d0 .functor NOT 1, v0x1f6fb10_0, C4<0>, C4<0>, C4<0>;
L_0x1f764a0 .functor AND 1, L_0x1f76310, L_0x1f763d0, C4<1>, C4<1>;
L_0x1f76560 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f76640 .functor AND 1, L_0x1f764a0, L_0x1f76560, C4<1>, C4<1>;
L_0x1f76750 .functor XOR 1, L_0x1f76140, L_0x1f76640, C4<0>, C4<0>;
L_0x1f765d0 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f768e0 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f769e0 .functor AND 1, L_0x1f765d0, L_0x1f768e0, C4<1>, C4<1>;
L_0x1f76af0 .functor AND 1, L_0x1f769e0, v0x1f6fb10_0, C4<1>, C4<1>;
L_0x1f76c50 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f76cc0 .functor AND 1, L_0x1f76af0, L_0x1f76c50, C4<1>, C4<1>;
L_0x1f76e80 .functor XOR 1, L_0x1f76750, L_0x1f76cc0, C4<0>, C4<0>;
L_0x1f76f90 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f771d0 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f77350 .functor AND 1, L_0x1f76f90, L_0x1f771d0, C4<1>, C4<1>;
L_0x1f77530 .functor NOT 1, v0x1f6fb10_0, C4<0>, C4<0>, C4<0>;
L_0x1f776b0 .functor AND 1, L_0x1f77350, L_0x1f77530, C4<1>, C4<1>;
L_0x1f778a0 .functor AND 1, L_0x1f776b0, v0x1f6fc50_0, C4<1>, C4<1>;
L_0x1f77a70 .functor XOR 1, L_0x1f76e80, L_0x1f778a0, C4<0>, C4<0>;
L_0x1f77c70 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f77ce0 .functor AND 1, v0x1f6f9d0_0, L_0x1f77c70, C4<1>, C4<1>;
L_0x1f77ea0 .functor NOT 1, v0x1f6fb10_0, C4<0>, C4<0>, C4<0>;
L_0x1f77f10 .functor AND 1, L_0x1f77ce0, L_0x1f77ea0, C4<1>, C4<1>;
L_0x1f78130 .functor AND 1, L_0x1f77f10, v0x1f6fc50_0, C4<1>, C4<1>;
L_0x1f781f0 .functor XOR 1, L_0x1f77a70, L_0x1f78130, C4<0>, C4<0>;
L_0x1f78420 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f78490 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f78630 .functor AND 1, L_0x1f78420, L_0x1f78490, C4<1>, C4<1>;
L_0x1f78740 .functor AND 1, L_0x1f78630, v0x1f6fb10_0, C4<1>, C4<1>;
L_0x1f78940 .functor AND 1, L_0x1f78740, v0x1f6fc50_0, C4<1>, C4<1>;
L_0x1f78a00 .functor XOR 1, L_0x1f781f0, L_0x1f78940, C4<0>, C4<0>;
L_0x1f78c60 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f78cd0 .functor AND 1, v0x1f6f9d0_0, L_0x1f78c60, C4<1>, C4<1>;
L_0x1f78ef0 .functor AND 1, L_0x1f78cd0, v0x1f6fb10_0, C4<1>, C4<1>;
L_0x1f78fb0 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f79190 .functor AND 1, L_0x1f78ef0, L_0x1f78fb0, C4<1>, C4<1>;
L_0x1f792a0 .functor XOR 1, L_0x1f78a00, L_0x1f79190, C4<0>, C4<0>;
L_0x1f79530 .functor AND 1, v0x1f6f9d0_0, v0x1f6fa70_0, C4<1>, C4<1>;
L_0x1f795a0 .functor NOT 1, v0x1f6fb10_0, C4<0>, C4<0>, C4<0>;
L_0x1f797a0 .functor AND 1, L_0x1f79530, L_0x1f795a0, C4<1>, C4<1>;
L_0x1f798b0 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f79ac0 .functor AND 1, L_0x1f797a0, L_0x1f798b0, C4<1>, C4<1>;
L_0x1f79bd0 .functor XOR 1, L_0x1f792a0, L_0x1f79ac0, C4<0>, C4<0>;
L_0x1f79e90 .functor AND 1, v0x1f6f9d0_0, v0x1f6fa70_0, C4<1>, C4<1>;
L_0x1f79f00 .functor AND 1, L_0x1f79e90, v0x1f6fb10_0, C4<1>, C4<1>;
L_0x1f7a180 .functor AND 1, L_0x1f79f00, v0x1f6fc50_0, C4<1>, C4<1>;
L_0x1f7a240 .functor NOT 1, v0x1f6f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7a480 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f7a4f0 .functor AND 1, L_0x1f7a240, L_0x1f7a480, C4<1>, C4<1>;
L_0x1f7a810 .functor NOT 1, v0x1f6fb10_0, C4<0>, C4<0>, C4<0>;
L_0x1f7a880 .functor AND 1, L_0x1f7a4f0, L_0x1f7a810, C4<1>, C4<1>;
L_0x1f7ab80 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f7abf0 .functor AND 1, L_0x1f7a880, L_0x1f7ab80, C4<1>, C4<1>;
L_0x1f7af00 .functor XOR 1, L_0x1f7a180, L_0x1f7abf0, C4<0>, C4<0>;
L_0x1f7b010 .functor NOT 1, v0x1f6fa70_0, C4<0>, C4<0>, C4<0>;
L_0x1f7b290 .functor AND 1, v0x1f6f9d0_0, L_0x1f7b010, C4<1>, C4<1>;
L_0x1f7b350 .functor AND 1, L_0x1f7b290, v0x1f6fb10_0, C4<1>, C4<1>;
L_0x1f7b630 .functor NOT 1, v0x1f6fc50_0, C4<0>, C4<0>, C4<0>;
L_0x1f7b6a0 .functor AND 1, L_0x1f7b350, L_0x1f7b630, C4<1>, C4<1>;
L_0x1f7b9e0 .functor XOR 1, L_0x1f7af00, L_0x1f7b6a0, C4<0>, C4<0>;
L_0x1f7baf0 .functor OR 1, L_0x1f79bd0, L_0x1f7b9e0, C4<0>, C4<0>;
v0x1f70230_0 .net *"_ivl_0", 0 0, L_0x1f75d20;  1 drivers
v0x1f70310_0 .net *"_ivl_10", 0 0, L_0x1f76090;  1 drivers
v0x1f703f0_0 .net *"_ivl_100", 0 0, L_0x1f79ac0;  1 drivers
v0x1f704e0_0 .net *"_ivl_102", 0 0, L_0x1f79bd0;  1 drivers
v0x1f705c0_0 .net *"_ivl_104", 0 0, L_0x1f79e90;  1 drivers
v0x1f706f0_0 .net *"_ivl_106", 0 0, L_0x1f79f00;  1 drivers
v0x1f707d0_0 .net *"_ivl_108", 0 0, L_0x1f7a180;  1 drivers
v0x1f708b0_0 .net *"_ivl_110", 0 0, L_0x1f7a240;  1 drivers
v0x1f70990_0 .net *"_ivl_112", 0 0, L_0x1f7a480;  1 drivers
v0x1f70a70_0 .net *"_ivl_114", 0 0, L_0x1f7a4f0;  1 drivers
v0x1f70b50_0 .net *"_ivl_116", 0 0, L_0x1f7a810;  1 drivers
v0x1f70c30_0 .net *"_ivl_118", 0 0, L_0x1f7a880;  1 drivers
v0x1f70d10_0 .net *"_ivl_12", 0 0, L_0x1f76140;  1 drivers
v0x1f70df0_0 .net *"_ivl_120", 0 0, L_0x1f7ab80;  1 drivers
v0x1f70ed0_0 .net *"_ivl_122", 0 0, L_0x1f7abf0;  1 drivers
v0x1f70fb0_0 .net *"_ivl_124", 0 0, L_0x1f7af00;  1 drivers
v0x1f71090_0 .net *"_ivl_126", 0 0, L_0x1f7b010;  1 drivers
v0x1f71170_0 .net *"_ivl_128", 0 0, L_0x1f7b290;  1 drivers
v0x1f71250_0 .net *"_ivl_130", 0 0, L_0x1f7b350;  1 drivers
v0x1f71330_0 .net *"_ivl_132", 0 0, L_0x1f7b630;  1 drivers
v0x1f71410_0 .net *"_ivl_134", 0 0, L_0x1f7b6a0;  1 drivers
v0x1f714f0_0 .net *"_ivl_136", 0 0, L_0x1f7b9e0;  1 drivers
v0x1f715d0_0 .net *"_ivl_14", 0 0, L_0x1f76250;  1 drivers
v0x1f716b0_0 .net *"_ivl_16", 0 0, L_0x1f76310;  1 drivers
v0x1f71790_0 .net *"_ivl_18", 0 0, L_0x1f763d0;  1 drivers
v0x1f71870_0 .net *"_ivl_2", 0 0, L_0x1f75d90;  1 drivers
v0x1f71950_0 .net *"_ivl_20", 0 0, L_0x1f764a0;  1 drivers
v0x1f71a30_0 .net *"_ivl_22", 0 0, L_0x1f76560;  1 drivers
v0x1f71b10_0 .net *"_ivl_24", 0 0, L_0x1f76640;  1 drivers
v0x1f71bf0_0 .net *"_ivl_26", 0 0, L_0x1f76750;  1 drivers
v0x1f71cd0_0 .net *"_ivl_28", 0 0, L_0x1f765d0;  1 drivers
v0x1f71db0_0 .net *"_ivl_30", 0 0, L_0x1f768e0;  1 drivers
v0x1f71e90_0 .net *"_ivl_32", 0 0, L_0x1f769e0;  1 drivers
v0x1f72180_0 .net *"_ivl_34", 0 0, L_0x1f76af0;  1 drivers
v0x1f72260_0 .net *"_ivl_36", 0 0, L_0x1f76c50;  1 drivers
v0x1f72340_0 .net *"_ivl_38", 0 0, L_0x1f76cc0;  1 drivers
v0x1f72420_0 .net *"_ivl_4", 0 0, L_0x1f75e20;  1 drivers
v0x1f72500_0 .net *"_ivl_40", 0 0, L_0x1f76e80;  1 drivers
v0x1f725e0_0 .net *"_ivl_42", 0 0, L_0x1f76f90;  1 drivers
v0x1f726c0_0 .net *"_ivl_44", 0 0, L_0x1f771d0;  1 drivers
v0x1f727a0_0 .net *"_ivl_46", 0 0, L_0x1f77350;  1 drivers
v0x1f72880_0 .net *"_ivl_48", 0 0, L_0x1f77530;  1 drivers
v0x1f72960_0 .net *"_ivl_50", 0 0, L_0x1f776b0;  1 drivers
v0x1f72a40_0 .net *"_ivl_52", 0 0, L_0x1f778a0;  1 drivers
v0x1f72b20_0 .net *"_ivl_54", 0 0, L_0x1f77a70;  1 drivers
v0x1f72c00_0 .net *"_ivl_56", 0 0, L_0x1f77c70;  1 drivers
v0x1f72ce0_0 .net *"_ivl_58", 0 0, L_0x1f77ce0;  1 drivers
v0x1f72dc0_0 .net *"_ivl_6", 0 0, L_0x1f75ee0;  1 drivers
v0x1f72ea0_0 .net *"_ivl_60", 0 0, L_0x1f77ea0;  1 drivers
v0x1f72f80_0 .net *"_ivl_62", 0 0, L_0x1f77f10;  1 drivers
v0x1f73060_0 .net *"_ivl_64", 0 0, L_0x1f78130;  1 drivers
v0x1f73140_0 .net *"_ivl_66", 0 0, L_0x1f781f0;  1 drivers
v0x1f73220_0 .net *"_ivl_68", 0 0, L_0x1f78420;  1 drivers
v0x1f73300_0 .net *"_ivl_70", 0 0, L_0x1f78490;  1 drivers
v0x1f733e0_0 .net *"_ivl_72", 0 0, L_0x1f78630;  1 drivers
v0x1f734c0_0 .net *"_ivl_74", 0 0, L_0x1f78740;  1 drivers
v0x1f735a0_0 .net *"_ivl_76", 0 0, L_0x1f78940;  1 drivers
v0x1f73680_0 .net *"_ivl_78", 0 0, L_0x1f78a00;  1 drivers
v0x1f73760_0 .net *"_ivl_8", 0 0, L_0x1f75f80;  1 drivers
v0x1f73840_0 .net *"_ivl_80", 0 0, L_0x1f78c60;  1 drivers
v0x1f73920_0 .net *"_ivl_82", 0 0, L_0x1f78cd0;  1 drivers
v0x1f73a00_0 .net *"_ivl_84", 0 0, L_0x1f78ef0;  1 drivers
v0x1f73ae0_0 .net *"_ivl_86", 0 0, L_0x1f78fb0;  1 drivers
v0x1f73bc0_0 .net *"_ivl_88", 0 0, L_0x1f79190;  1 drivers
v0x1f73ca0_0 .net *"_ivl_90", 0 0, L_0x1f792a0;  1 drivers
v0x1f74190_0 .net *"_ivl_92", 0 0, L_0x1f79530;  1 drivers
v0x1f74270_0 .net *"_ivl_94", 0 0, L_0x1f795a0;  1 drivers
v0x1f74350_0 .net *"_ivl_96", 0 0, L_0x1f797a0;  1 drivers
v0x1f74430_0 .net *"_ivl_98", 0 0, L_0x1f798b0;  1 drivers
v0x1f74510_0 .net "a", 0 0, v0x1f6f9d0_0;  alias, 1 drivers
v0x1f745b0_0 .net "b", 0 0, v0x1f6fa70_0;  alias, 1 drivers
v0x1f746a0_0 .net "c", 0 0, v0x1f6fb10_0;  alias, 1 drivers
v0x1f74790_0 .net "d", 0 0, v0x1f6fc50_0;  alias, 1 drivers
v0x1f74880_0 .net "q", 0 0, L_0x1f7baf0;  alias, 1 drivers
S_0x1f749e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1f39070;
 .timescale -12 -12;
E_0x1f33be0 .event anyedge, v0x1f75690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f75690_0;
    %nor/r;
    %assign/vec4 v0x1f75690_0, 0;
    %wait E_0x1f33be0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f6f180;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6fc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fa70_0, 0;
    %assign/vec4 v0x1f6f9d0_0, 0;
    %wait E_0x1f1c9f0;
    %wait E_0x1f34090;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6fc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fa70_0, 0;
    %assign/vec4 v0x1f6f9d0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f33e40;
    %load/vec4 v0x1f6f9d0_0;
    %load/vec4 v0x1f6fa70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f6fb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f6fc50_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6fc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fa70_0, 0;
    %assign/vec4 v0x1f6f9d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f6f7d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f33e40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6fc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6fa70_0, 0;
    %assign/vec4 v0x1f6f9d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f39070;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f75370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f75690_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f39070;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f75370_0;
    %inv;
    %store/vec4 v0x1f75370_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f39070;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f6fbb0_0, v0x1f757f0_0, v0x1f75190_0, v0x1f75230_0, v0x1f752d0_0, v0x1f75410_0, v0x1f75550_0, v0x1f754b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f39070;
T_7 ;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f39070;
T_8 ;
    %wait E_0x1f33e40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f755f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f755f0_0, 4, 32;
    %load/vec4 v0x1f75730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f755f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f755f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f755f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f75550_0;
    %load/vec4 v0x1f75550_0;
    %load/vec4 v0x1f754b0_0;
    %xor;
    %load/vec4 v0x1f75550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f755f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f755f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f755f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/circuit2/iter1/response2/top_module.sv";
