


ARM Macro Assembler    Page 1 KL46Z Bare Metal Assembly Startup


    1 00000000                 TTL              KL46Z Bare Metal Assembly Start
up
    2 00000000         ;*******************************************************
                       *********
    3 00000000         ;* Flash configuration image for area at 0x400-0x40F(+)
    4 00000000         ;* SystemInit subroutine (++)
    5 00000000         ;* SetClock48MHz subroutine (+, +++)
    6 00000000         ;+:Following [3]
    7 00000000         ;++:Following [1].1.1.4.2 Startup routines and [2]
    8 00000000         ;+++:Following [1].4.1 Clocking
    9 00000000         ;[1] Freescale Semiconductor, <B>Kinetis L Peripheral Mo
                       dule Quick
   10 00000000         ;    Reference</B>, KLQRUG, Rev. 0, 9/2012.
   11 00000000         ;[2] ARM, <B>Application Note 48 Scatter Loading</B>, AR
                       M DAI 0048A,
   12 00000000         ;    Jan. 1998
   13 00000000         ;[3] Freescale startup_MKL46Z4.s
   14 00000000         ;    Device specific configuration file for MKL46Z4
   15 00000000         ;    rev. 2.2, 4/12/2013
   16 00000000         ;Name:  R. W. Melton
   17 00000000         ;Date:  September 25, 2017
   18 00000000         ;Class:  CMPE 250
   19 00000000         ;Section:  All sections
   20 00000000         ;*******************************************************
                       *********
   21 00000000         ;Include files
   22 00000000         ;  MKL46Z4.s
   23 00000000                 GET              MKL46Z4.s
   25 00000000         ;*******************************************************
                       *********
   26 00000000                 AREA             Start,CODE,READONLY
   27 00000000                 EXPORT           Startup
   28 00000000         ;-------------------------------------------------------
                       --------
   29 00000000         Startup PROC             {},{}
   30 00000000         ;*******************************************************
                       *********
   31 00000000         ;Performs the following startup tasks
   32 00000000         ;* System initialization
   33 00000000         ;* Mask interrupts
   34 00000000         ;* Configure 48-MHz system clock
   35 00000000         ;Calls:  SystemInit
   36 00000000         ;        SetClock48MHz
   37 00000000         ;Input:  None
   38 00000000         ;Output:  None
   39 00000000         ;Modifies:  R0-R15;APSR
   40 00000000         ;*******************************************************
                       *********
   41 00000000         ;Save return address
   42 00000000 B500            PUSH             {LR}
   43 00000002         ;Initialize system
   44 00000002 F7FF FFFE       BL               SystemInit
   45 00000006         ;Mask interrupts
   46 00000006 B672            CPSID            I
   47 00000008         ;Configure 48-MHz system clock
   48 00000008 F7FF FFFE       BL               SetClock48MHz
   49 0000000C         ;Return
   50 0000000C BD00            POP              {PC}
   51 0000000E                 ENDP



ARM Macro Assembler    Page 2 KL46Z Bare Metal Assembly Startup


   52 0000000E         ;-------------------------------------------------------
                       --------
   53 0000000E         SystemInit
                               PROC             {},{}
   54 0000000E         ;*******************************************************
                       *********
   55 0000000E         ;Performs the following system initialization tasks.
   56 0000000E         ;* Mask interrupts
   57 0000000E         ;* Disable watchdog timer (+)
   58 0000000E         ;* Load initial RAM image from end of loaded flash image
                        (++) [2]
   59 0000000E         ;* Initialize registers to known state for debugger
   60 0000000E         ;+:Following [1].1.1.4.2 Startup routines: 1 Disable wat
                       chdog
   61 0000000E         ;++:Step suggested [1].1.1.4.2 Startup routtines: 2 Init
                       ialize RAM
   62 0000000E         ;[1] Freescale Semiconductor, <B>Kinetis L Peripheral Mo
                       dule Quick
   63 0000000E         ;    Reference</B>, KLQRUG, Rev. 0, 9/2012.
   64 0000000E         ;[2] ARM, <B>Application Note 48 Scatter Loading</B>, AR
                       M DAI 0048A,
   65 0000000E         ;    Jan. 1998
   66 0000000E         ;Input:  None
   67 0000000E         ;Output:  None
   68 0000000E         ;Modifies:  R0-R15;APSR
   69 0000000E         ;*******************************************************
                       *********
   70 0000000E         ;Mask interrupts
   71 0000000E B672            CPSID            I
   72 00000010         ;Disable watchdog timer
   73 00000010         ;SIM_COPC:  COPT=0,COPCLKS=0,COPW=0
   74 00000010 4830            LDR              R0,=SIM_COPC
   75 00000012 2100            MOVS             R1,#0
   76 00000014 6001            STR              R1,[R0,#0]
   77 00000016         ;Put return on stack
   78 00000016 B500            PUSH             {LR}
   79 00000018         ;Initialize registers
   80 00000018 492F            LDR              R1,=0x11111111
   81 0000001A 184A            ADDS             R2,R1,R1
   82 0000001C 1853            ADDS             R3,R2,R1
   83 0000001E 185C            ADDS             R4,R3,R1
   84 00000020 1865            ADDS             R5,R4,R1
   85 00000022 186E            ADDS             R6,R5,R1
   86 00000024 1877            ADDS             R7,R6,R1
   87 00000026 1878            ADDS             R0,R7,R1
   88 00000028 4680            MOV              R8,R0
   89 0000002A 1840            ADDS             R0,R0,R1
   90 0000002C 4681            MOV              R9,R0
   91 0000002E 1840            ADDS             R0,R0,R1
   92 00000030 4682            MOV              R10,R0
   93 00000032 1840            ADDS             R0,R0,R1
   94 00000034 4683            MOV              R11,R0
   95 00000036 1840            ADDS             R0,R0,R1
   96 00000038 4684            MOV              R12,R0
   97 0000003A 1840            ADDS             R0,R0,R1
   98 0000003C 1840            ADDS             R0,R0,R1
   99 0000003E 4686            MOV              R14,R0
  100 00000040 2000            MOVS             R0,#0
  101 00000042 BD00            POP              {PC}



ARM Macro Assembler    Page 3 KL46Z Bare Metal Assembly Startup


  102 00000044                 ENDP
  103 00000044         ;-------------------------------------------------------
                       --------
  104 00000044         SetClock48MHz
                               PROC             {R0-R14},{}
  105 00000044         ;*******************************************************
                       *********
  106 00000044         ;Establishes 96-MHz PLL clock from 8-MHz external oscill
                       ator,
  107 00000044         ;with divide by 2 for core clock of 48-MHz.
  108 00000044         ;Follows [2] and [1].4.1 Clocking 3: Configuration examp
                       les
  109 00000044         ;[1] Freescale Semiconductor, <B>Kinetis L Peripheral Mo
                       dule Quick
  110 00000044         ;    Reference</B>, KLQRUG, Rev. 0, 9/2012.
  111 00000044         ;[3] Freescale startup_MKL46Z4.s
  112 00000044         ;    Device specific configuration file for MKL46Z4
  113 00000044         ;    rev. 2.2, 4/12/2013
  114 00000044         ;Input:  None
  115 00000044         ;Output:  None
  116 00000044         ;Modifies:  APSR
  117 00000044         ;*******************************************************
                       *********
  118 00000044 B40F            PUSH             {R0-R3}
  119 00000046         ;Configure for external clock from external 8-MHz oscill
                       ator
  120 00000046         ;  EXTAL0 on PTA18
  121 00000046         ;  XTAL0 on PTA19
  122 00000046         ;Enable PORT A
  123 00000046 4825            LDR              R0,=SIM_SCGC5
  124 00000048 4925            LDR              R1,=SIM_SCGC5_PORTA_MASK
  125 0000004A 6802            LDR              R2,[R0,#0]
  126 0000004C 430A            ORRS             R2,R2,R1
  127 0000004E 6002            STR              R2,[R0,#0]
  128 00000050         ;Set PORT A Pin 18 for EXTAL0 (MUX select 0)
  129 00000050 4824            LDR              R0,=PORTA_BASE
  131 00000052 4925            LDR              R1,=(PORT_PCR_ISF_MASK :OR:   
                         PORT_PCR_MUX_SELECT_0_MASK)
  132 00000054 6481            STR              R1,[R0,#PORTA_PCR18_OFFSET]
  133 00000056         ;Set PORT A Pin 19 for XTAL0 (MUX select 0)
  134 00000056 64C1            STR              R1,[R0,#PORTA_PCR19_OFFSET]
  135 00000058         ;Update system clock dividers to 2
  136 00000058         ;[1] defers this step until first part of switching to F
                       EE mode
  137 00000058         ;  SIM_CLKDIV1: OUTDIV1=1,OUTDIV4=1
  138 00000058 4824            LDR              R0,=SIM_CLKDIV1
  140 0000005A 4925            LDR              R1,=((1 << SIM_CLKDIV1_OUTDIV1_
SHIFT) :OR:                            (1 << SIM_CLKDIV1_OUTDIV4_SHIFT))
  141 0000005C 6001            STR              R1,[R0,#0]
  142 0000005E         ;------------------------------------------
  143 0000005E         ;Establish FLL bypassed external mode (FBE)
  144 0000005E         ;------------------------------------------
  145 0000005E         ;First configure oscillator settings in MCG_C2
  146 0000005E         ;  RANGE is determined from external frequency
  147 0000005E         ;  Since RANGE affects FRDIV, it must be set
  148 0000005E         ;  correctly even with an external clock
  149 0000005E         ;  [3] (newer) indicates VHF RANGE=2,
  150 0000005E         ;  whereas [1] indicates HF RANGE=1
  151 0000005E         ;  Preserve existing FCFTRIM value



ARM Macro Assembler    Page 4 KL46Z Bare Metal Assembly Startup


  152 0000005E         ;  MCG_C2:  LOCRE0=0,RANGE0=2,HGO0=0,EREFS0=1,LP=0,IRCS=
                       0
  153 0000005E 4825            LDR              R0,=MCG_BASE
  155 00000060 2124            MOVS             R1,#((2 << MCG_C2_RANGE0_SHIFT)
 :OR:                           MCG_C2_EREFS0_MASK)
  156 00000062 7842            LDRB             R2,[R0,#MCG_C2_OFFSET]
  157 00000064 2340            MOVS             R3,#MCG_C2_FCFTRIM_MASK
  158 00000066 401A            ANDS             R2,R2,R3
  159 00000068 4311            ORRS             R1,R1,R2
  160 0000006A 7041            STRB             R1,[R0,#MCG_C2_OFFSET]
  161 0000006C         ;Enable external reference clock OSCERCLK,
  162 0000006C         ;and add 2 pF to oscillator load
  163 0000006C         ;OSC0->CR:  ERCLKEN=1,EREFSTEN=0,SC2P=1,SC4P=0,SC8P=0,SC
                       16P=0
  164 0000006C 4A22            LDR              R2,=OSC0_CR
  166 0000006E 2188            MOVS             R1,#(OSC_CR_ERCLKEN_MASK :OR:  
                         OSC_CR_SC2P_MASK)
  167 00000070 7011            STRB             R1,[R2,#0]
  168 00000072         ;FRDIV set to keep FLL ref clock within
  169 00000072         ;correct range, determined by ref clock.
  170 00000072         ;  For 8-MHz ref, need divide by 256 (FRDIV = 3)
  171 00000072         ;  CLKS must be set to 2_10 to select
  172 00000072         ;    external reference clock
  173 00000072         ;  Clearing IREFS selects and enables
  174 00000072         ;    external oscillator
  175 00000072         ;  [3] sets IRCLKEN for internal reference clock as MCGI
                       RCLK
  176 00000072         ;  MCG_C1:  CLKS=2,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0
  179 00000072 219A            MOVS             R1,#((2 << MCG_C1_CLKS_SHIFT) :
OR:                           (3 << MCG_C1_FRDIV_SHIFT) :OR:                 
          MCG_C1_IRCLKEN_MASK)
  180 00000074 7001            STRB             R1,[R0,#MCG_C1_OFFSET]
  181 00000076         ;[3] Ensure reset values for MCG_C4 DMX32 and DRST_DRS
  182 00000076         ;[1] omits this step
  183 00000076         ;Reference range:  31.25–39.0625 kHz
  184 00000076         ;FLL factor:  640
  185 00000076         ;DCO range:  20-25 MHz
  186 00000076         ;Preserve FCTRIM and SCFTRIM
  187 00000076         ;MCG_C4:  DMX32=0,DRST_DRS=0
  188 00000076 78C2            LDRB             R2,[R0,#MCG_C4_OFFSET]
  190 00000078 21E0            MOVS             R1,#(MCG_C4_DMX32_MASK :OR:   
                        MCG_C4_DRST_DRS_MASK)
  191 0000007A 438A            BICS             R2,R2,R1
  192 0000007C 70C2            STRB             R2,[R0,#MCG_C4_OFFSET]
  193 0000007E         ;[3] Disable PLL
  194 0000007E         ;[1] omits this step
  195 0000007E         ;[3] sets PRDIV0=1 here, whereas
  196 0000007E         ;[1] waits until switch to PBE mode
  197 0000007E         ;MCG_C5:  PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=1
  198 0000007E 2101            MOVS             R1,#(1 << MCG_C5_PRDIV0_SHIFT)
  199 00000080 7101            STRB             R1,[R0,#MCG_C5_OFFSET]
  200 00000082         ;[3] Select FLL
  201 00000082         ;[1] omits this step
  202 00000082         ;MCG_C6:  LOLIE0=0,PLLS=0,CME0=0,VDIV0=0
  203 00000082 2100            MOVS             R1,#0
  204 00000084 7141            STRB             R1,[R0,#MCG_C6_OFFSET]
  205 00000086         ;Wait for oscillator initialization cycles
  206 00000086         ;to complete
  207 00000086         ;[3] omits this step



ARM Macro Assembler    Page 5 KL46Z Bare Metal Assembly Startup


  208 00000086         ;(MCG_S:  OSCINIT0 becomes 1)
  209 00000086 2102            MOVS             R1,#MCG_S_OSCINIT0_MASK
  210 00000088         __MCG_Wait_OSCINIT0
  211 00000088 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  212 0000008A 4211            TST              R1,R2
  213 0000008C D0FC            BEQ              __MCG_Wait_OSCINIT0
  214 0000008E         ;Wait for source of the FLL reference clock 
  215 0000008E         ;to be the external reference clock.
  216 0000008E         ;(MCG_S:  IREFST becomes 0)
  217 0000008E 2110            MOVS             R1,#MCG_S_IREFST_MASK
  218 00000090         __MCG_Wait_IREFST_Clear
  219 00000090 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  220 00000092 4211            TST              R1,R2
  221 00000094 D1FC            BNE              __MCG_Wait_IREFST_Clear
  222 00000096         ;Wait for clock status to show
  223 00000096         ;external reference clock source selected
  224 00000096         ;(MCG_S:  CLKST becomes 2_10)
  225 00000096 210C            MOVS             R1,#MCG_S_CLKST_MASK
  226 00000098         __MCG_Wait_CLKST_EXT
  227 00000098 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  228 0000009A 400A            ANDS             R2,R2,R1
  229 0000009C 2A08            CMP              R2,#(2 << MCG_S_CLKST_SHIFT)
  230 0000009E D1FB            BNE              __MCG_Wait_CLKST_EXT
  231 000000A0         
  232 000000A0         ;[1] enables clock monitor here MCG_C6:CME0
  233 000000A0         ;[3] does not enable clock monitor here
  234 000000A0         ;    and it was disabled above
  235 000000A0         ;Not enabling here
  236 000000A0         
  237 000000A0         ;-----------------------------------------------
  238 000000A0         ;Switch to PLL bypassed external mode (PBE mode)
  239 000000A0         ;-----------------------------------------------
  240 000000A0         ;[1] sets MCG_C5 PRDIV0 = 1 here
  241 000000A0         ;[3] already set MCG_C5 PRDIV0 = 1 above
  242 000000A0         ;Already set above
  243 000000A0         
  244 000000A0         ;Set PLL multiplier and enable PLL
  245 000000A0         ;  PLL multiplier = 24 = VDIV0 + 24
  246 000000A0         ;MCG_C6: LOLIE0=0,PLLS=1,CME0=0,VDIV0=0
  247 000000A0 2140            MOVS             R1,#MCG_C6_PLLS_MASK
  248 000000A2 7141            STRB             R1,[R0,#MCG_C6_OFFSET]
  249 000000A4         
  250 000000A4         ;Wait for clock status to show
  251 000000A4         ;external reference clock source selected
  252 000000A4         ;[1] omits this step
  253 000000A4         ;(MCG_S:  CLKST becomes 2_10)
  254 000000A4 210C            MOVS             R1,#MCG_S_CLKST_MASK
  255 000000A6         __MCG_Wait_2_CLKST_EXT
  256 000000A6 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  257 000000A8 400A            ANDS             R2,R2,R1
  258 000000AA 2A08            CMP              R2,#(2 << MCG_S_CLKST_SHIFT)
  259 000000AC D1FB            BNE              __MCG_Wait_2_CLKST_EXT
  260 000000AE         ;Wait for PLL select status to show
  261 000000AE         ;PLL as source of PLLS
  262 000000AE         ;(MCG_S:  PLLST becomes 1)
  263 000000AE 2120            MOVS             R1,#MCG_S_PLLST_MASK
  264 000000B0         __MCG_Wait_PLLST
  265 000000B0 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  266 000000B2 4211            TST              R1,R2



ARM Macro Assembler    Page 6 KL46Z Bare Metal Assembly Startup


  267 000000B4 D0FC            BEQ              __MCG_Wait_PLLST
  268 000000B6         ;Wait for PLL lock
  269 000000B6         ;(MCG_S:  LOCK0 becomes 1)
  270 000000B6 2140            MOVS             R1,#MCG_S_LOCK0_MASK
  271 000000B8         __MCG_Wait_LOCK0
  272 000000B8 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  273 000000BA 4211            TST              R1,R2
  274 000000BC D0FC            BEQ              __MCG_Wait_LOCK0
  275 000000BE         
  276 000000BE         ;----------------------------------------------
  277 000000BE         ;Switch to PLL engaged external mode (PEE mode)
  278 000000BE         ;----------------------------------------------
  279 000000BE         ;[1] sets system clock dividers to 2 here
  280 000000BE         ;[3] already set above
  281 000000BE         ;Already set
  282 000000BE         
  283 000000BE         ;Select PLL as MCGCLKOUT
  284 000000BE         ;FRDIV set to keep FLL ref clock within
  285 000000BE         ;correct range, determined by ref clock.
  286 000000BE         ;  For 8-MHz ref, need divide by 256 (FRDIV = 3)
  287 000000BE         ;  CLKS must be set to 0_10 to select PLL
  288 000000BE         ;  Clearing IREFS selects and enables
  289 000000BE         ;    external oscillator
  290 000000BE         ;  [3] sets IRCLKEN for internal reference clock as MCGI
                       RCLK
  291 000000BE         ;  MCG_C1:  CLKS=0,FRDIV=3,IREFS=0,IRCLKEN=1,IREFSTEN=0
  293 000000BE 211A            MOVS             R1,#((3 << MCG_C1_FRDIV_SHIFT) 
:OR:                           MCG_C1_IRCLKEN_MASK)
  294 000000C0 7001            STRB             R1,[R0,#MCG_C1_OFFSET]
  295 000000C2         ;Wait for clock status to show PLL clock source
  296 000000C2         ;(MCG_S:  CLKST becomes 2_11)
  297 000000C2 210C            MOVS             R1,#MCG_S_CLKST_MASK
  298 000000C4         __MCG_Wait_CLKST_PLL
  299 000000C4 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  300 000000C6 400A            ANDS             R2,R2,R1
  301 000000C8 2A0C            CMP              R2,#MCG_S_CLKST_MASK
  302 000000CA D1FB            BNE              __MCG_Wait_CLKST_PLL
  303 000000CC         ;Now have 96-MHz PLL clock and
  304 000000CC         ;48-MHz core clock
  305 000000CC BC0F            POP              {R0-R3}
  306 000000CE 4770            BX               LR
  307 000000D0                 ENDP
  308 000000D0         ;*******************************************************
                       *********
  309 000000D0                 ALIGN
  310 000000D0         ;Program template for CMPE-250 uses main as "Reset_Handl
                       er"
  311 000000D0         ;           EXPORT  Reset_Handler
  312 000000D0         ;*******************************************************
                       *********
  313 000000D0         ;Goto main
  314 000000D0         ;*******************************************************
                       *********
  315 000000D0         ;           LDR     R0,=main
  316 000000D0         ;           BX      R0
  317 000000D0                 EXPORT           Dummy_Handler
  318 000000D0                 EXPORT           HardFault_Handler  [WEAK]
  319 000000D0         Dummy_Handler
                               PROC             {},{}



ARM Macro Assembler    Page 7 KL46Z Bare Metal Assembly Startup


  320 000000D0         HardFault_Handler
  321 000000D0         ;*******************************************************
                       *********
  322 000000D0         ;Dummy exception handler (infinite loop)
  323 000000D0         ;*******************************************************
                       *********
  324 000000D0 E7FE            B                .
  325 000000D2                 ENDP
  326 000000D2         ;-------------------------------------------------------
                       --------
  327 000000D2 00 00           ALIGN
  328 000000D4         ;*******************************************************
                       *********
  329 000000D4 40048100 
              11111111 
              40048038 
              00000200 
              40049000 
              01000000 
              40048044 
              10010000 
              40064000 
              40065000         AREA             |.ARM.__at_0xC0|,DATA,NOALLOC,R
EADONLY
  330 00000000         ;Program once field:  0xC0-0xFF
  331 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00               SPACE            0x40
  332 00000040         ;*******************************************************
                       *********
  333 00000040                 IF               :LNOT::DEF:RAM_TARGET
  334 00000040                 AREA             |.ARM.__at_0x400|,CODE,READONLY
  335 00000000 FF FF           DCB              FCF_BACKDOOR_KEY0,FCF_BACKDOOR_
KEY1
  336 00000002 FF FF           DCB              FCF_BACKDOOR_KEY2,FCF_BACKDOOR_
KEY3
  337 00000004 FF FF           DCB              FCF_BACKDOOR_KEY4,FCF_BACKDOOR_
KEY5
  338 00000006 FF FF           DCB              FCF_BACKDOOR_KEY6,FCF_BACKDOOR_
KEY7



ARM Macro Assembler    Page 8 KL46Z Bare Metal Assembly Startup


  339 00000008 FF FF FF 
              FF               DCB              FCF_FPROT0,FCF_FPROT1,FCF_FPROT
2,FCF_FPROT3
  340 0000000C 7E FF FF 
              FF               DCB              FCF_FSEC,FCF_FOPT,0xFF,0xFF
  341 00000010                 ENDIF
  342 00000010         ;*******************************************************
                       *********
  343 00000010                 AREA             |.ARM.__at_0x1FFFE000|,DATA,REA
DWRITE,ALIGN=3
  344 00000000                 EXPORT           __initial_sp
  345 00000000         ;Allocate system stack
  346 00000000                 IF               :LNOT::DEF:SSTACK_SIZE
  348                          ENDIF
  349 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 9 KL46Z Bare Metal Assembly Startup


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00       Stack_Mem
                               SPACE            SSTACK_SIZE
  350 00000100         __initial_sp
  351 00000100         ;*******************************************************
                       *********
  352 00000100                 END
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --
depend=.\objects\start.d -o.\objects\start.o -I.\RTE\_Target_1 -IC:\Keil_v5\ARM
\PACK\Keil\Kinetis_KLxx_DFP\1.13.0\Device\Include -IC:\Keil_v5\ARM\CMSIS\Includ
e --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 524" --predef
ine="MKL46Z256xxx4 SETA 1" --list=.\listings\start.lst Start.s
