
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098503                       # Number of seconds simulated
sim_ticks                                 98503313409                       # Number of ticks simulated
final_tick                               611112516297                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156837                       # Simulator instruction rate (inst/s)
host_op_rate                                   198879                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1825901                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376644                       # Number of bytes of host memory used
host_seconds                                 53947.78                       # Real time elapsed on the host
sim_insts                                  8460988746                       # Number of instructions simulated
sim_ops                                   10729059380                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3265920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       982656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1704704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       983296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       983296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2736000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       750720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       750848                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12198656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41216                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3800576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3800576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25515                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13318                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21375                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         5865                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         5866                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 95302                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           29692                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                29692                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33155433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9975867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17306057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        54577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9982365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        54577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9982365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        50678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27775715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        53277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7621266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        53277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7622566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               123840058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54577                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        54577                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        54577                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        50678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        53277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        53277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             418422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38583230                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38583230                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38583230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33155433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9975867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17306057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        54577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9982365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        54577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9982365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        50678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27775715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        53277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7621266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        53277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7622566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              162423288                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17545084                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15831947                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       919395                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6604162                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277629                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969981                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40695                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186076869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110336130                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17545084                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247610                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21822931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2888231                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12160520                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10677940                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222006165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200183234     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778954      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1594694      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671302      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3629662      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229347      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          627088      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307327      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984557      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222006165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074275                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467093                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184827172                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13421658                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21743070                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68903                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1945356                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539791                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          489                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129376838                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2734                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1945356                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185030333                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11785623                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       977668                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21625660                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       641519                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129309404                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          204                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        290311                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       226229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5134                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151803832                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609045494                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609045494                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17080968                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15022                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7585                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1565235                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30517553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15438916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140221                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       747014                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129061631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15065                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124107480                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67859                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9909960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23742181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222006165                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177747911     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13339972      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10901045      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4710392      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5936826      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5709957      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3243545      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256253      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160264      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222006165                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314414     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2424977     86.30%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70434      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77847856     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084012      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29764344     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403836     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124107480                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525392                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809825                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473098809                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138989881                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123053794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126917305                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223366                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1169510                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          479                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93580                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10973                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1945356                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11376125                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185545                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129076778                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30517553                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15438916                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7587                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123425                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           87                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       536319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077831                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123242974                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29665290                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       864506                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45067652                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16149102                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402362                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521732                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123057142                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123053794                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66459249                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131013695                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520931                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507269                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11574218                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939559                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220060809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534018                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177395965     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15607153      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7308436      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7215500      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1972431      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8341602      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626225      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457217      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1136280      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220060809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1136280                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348014816                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260126726                       # The number of ROB writes
system.switch_cpus0.timesIdled                4048474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14212813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.362190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.362190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423336                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423336                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609303043                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142891761                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154082545                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19191881                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15704154                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1870672                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7921402                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7553180                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1981395                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85156                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184674227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107346405                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19191881                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9534575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22403253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5111623                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5121721                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11297268                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1872696                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    215415783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       193012530     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1044188      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1659147      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2243785      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2309596      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1955262      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1099588      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1623917      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10467770      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    215415783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081246                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454436                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       182777460                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7034633                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22362140                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25330                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3216217                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3158443                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131714301                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1924                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3216217                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       183281267                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1360996                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4511489                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21889523                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1156288                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131665978                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        167784                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       498413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    183707693                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    612555559                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    612555559                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159243375                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        24464318                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32574                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16919                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3418549                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12319383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6678390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78412                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1602327                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131503316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        124856641                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17091                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14582896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34941083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    215415783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162582053     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21728721     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10996168      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8302501      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6529677      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2645281      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1651185      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       865718      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       114479      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    215415783                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23940     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         77069     37.14%     48.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       106520     51.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105007463     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1866857      1.50%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15652      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11308878      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6657791      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     124856641                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528563                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             207529                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    465353685                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    146119416                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122996229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125064170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       254881                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1974642                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97501                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3216217                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1085743                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112182                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131536135                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12319383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6678390                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16922                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94632                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1086945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1054449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2141394                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123146099                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10642543                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1710542                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17300065                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17495685                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6657522                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521322                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122996446                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122996229                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70606075                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        190270616                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520687                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371082                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92828310                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114223804                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17312347                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1894330                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    212199566                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    165334083     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23233913     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8771324      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4183925      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3529627      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2021272      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1766193      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       800390      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2558839      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    212199566                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92828310                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114223804                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16925630                       # Number of memory references committed
system.switch_cpus1.commit.loads             10344741                       # Number of loads committed
system.switch_cpus1.commit.membars              15750                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16471211                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102914285                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2352106                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2558839                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           341176241                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266288571                       # The number of ROB writes
system.switch_cpus1.timesIdled                2796215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20803195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92828310                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114223804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92828310                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.544687                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.544687                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392976                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392976                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       554248061                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      171326989                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122105856                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31542                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus2.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        17414564                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15539638                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1384424                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11520071                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11338820                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1046245                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        41646                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    183792894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              98899394                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           17414564                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12385065                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22037172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4547317                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4205621                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11118873                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1358870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    213190780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       191153608     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3354039      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1694984      0.80%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3313787      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1069194      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3066512      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          485998      0.23%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          792640      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8260018      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    213190780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073722                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418677                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       181892506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6148353                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21993614                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17527                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3138776                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1654803                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16318                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     110663416                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30968                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3138776                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       182108223                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3867445                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1613307                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21789439                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       673586                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     110506852                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         85265                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       523305                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    144851065                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    500860672                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    500860672                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    117475224                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27375821                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        14858                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7516                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1523799                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19886236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3247386                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        21032                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       741191                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         109932075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        14910                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        102932217                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        66374                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19832952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40631257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    213190780                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095959                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168072512     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14209917      6.67%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15081432      7.07%     92.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8769952      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4521381      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1133979      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1343684      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        31327      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        26596      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    213190780                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         172558     57.31%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         70187     23.31%     80.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        58368     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     80741396     78.44%     78.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       808692      0.79%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7342      0.01%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     18154855     17.64%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3219932      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     102932217                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435749                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             301113                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    419422699                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    129780200                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    100327353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     103233330                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        81807                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4038526                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        80172                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3138776                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3058993                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83334                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    109947058                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19886236                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3247386                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7514                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         36798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1752                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       931827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       537093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1468920                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    101628353                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     17897447                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1303862                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21117184                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        15446461                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3219737                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.430229                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             100349509                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            100327353                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         60697008                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        132348832                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424722                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458614                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     79899282                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     89978389                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19972690                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        14807                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1375699                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    210052004                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428362                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.298043                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176538021     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13173111      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8456293      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2667840      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4415424      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       862210      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       547877      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       500660      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2890568      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    210052004                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     79899282                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      89978389                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19014919                       # Number of memory references committed
system.switch_cpus2.commit.loads             15847705                       # Number of loads committed
system.switch_cpus2.commit.membars               7388                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          13803214                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         78641160                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1127582                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2890568                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           317112216                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          223043424                       # The number of ROB writes
system.switch_cpus2.timesIdled                4091892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23028198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           79899282                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             89978389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     79899282                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.956459                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.956459                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338242                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338242                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       472342400                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      130748493                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      117481332                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         14792                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19191031                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15701993                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1873432                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7959054                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7556514                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1982566                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85141                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184833124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             107313729                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19191031                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9539080                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22398102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5105679                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4999480                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11306013                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1874882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    215438572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       193040470     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1039532      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1655169      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2247521      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2310603      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1957130      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1100354      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1631210      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10456583      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    215438572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081243                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454298                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       182939245                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6909600                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22356796                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25421                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3207507                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3159495                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     131691904                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1884                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3207507                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183438482                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1352576                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4395578                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21888897                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1155529                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     131647378                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        167930                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       497853                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    183684648                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    612440905                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    612440905                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159358898                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        24325750                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32732                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17067                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3418256                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12324192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6679782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        78606                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1618240                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         131499032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        124918279                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17087                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14478912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     34612592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1255                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    215438572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579832                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270830                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162556830     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21765095     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11013650      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8296611      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6525526      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2647264      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1652330      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       866481      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       114785      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    215438572                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23821     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         76847     37.01%     48.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       106991     51.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    105063467     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1864742      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15663      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11315508      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6658899      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     124918279                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528824                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             207659                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465499876                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    146011301                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    123055538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     125125938                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       253875                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1971919                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        94097                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3207507                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1077507                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       112103                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    131532007                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         9751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12324192                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6679782                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17069                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         94510                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          515                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1089872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1053607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2143479                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    123204179                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10648662                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1714100                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17307294                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17507407                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6658632                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521568                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             123055730                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            123055538                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         70635878                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        190345211                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520938                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371094                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92895650                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114306788                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17225233                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1897108                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    212231065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538596                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386754                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    165316311     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23264256     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8777172      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4187843      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3540790      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2024050      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1761732      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800431      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2558480      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    212231065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92895650                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114306788                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16937958                       # Number of memory references committed
system.switch_cpus3.commit.loads             10352273                       # Number of loads committed
system.switch_cpus3.commit.membars              15760                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16483207                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102989053                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2353831                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2558480                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           341203969                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          266271599                       # The number of ROB writes
system.switch_cpus3.timesIdled                2797910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20780406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92895650                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114306788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92895650                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.542842                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.542842                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393261                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393261                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       554510782                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      171408606                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      122079875                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31562                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19200525                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15710194                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1871087                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7919159                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7556921                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1982293                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85211                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184758560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             107379742                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19200525                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9539214                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22409061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5108959                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5085148                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11301674                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1872704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    215466258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       193057197     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1042886      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1657527      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2245644      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2310905      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1957251      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1101422      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1626609      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10466817      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    215466258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081283                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454577                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       182863831                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6996015                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         22367973                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        25310                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3213126                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3160901                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     131752374                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1909                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3213126                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183365649                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1348817                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4486708                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21897504                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1154451                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     131705944                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        167175                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       497754                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    183762016                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    612733306                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    612733306                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    159346269                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        24415747                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32570                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3414287                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12320761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6682410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        78597                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1600509                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         131547231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        124917030                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17122                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     14543591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     34859951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1099                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    215466258                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579752                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270860                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    162605575     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21737265     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11005864      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8308602      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6531060      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2645068      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1651844      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       866253      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       114727      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    215466258                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          23783     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         76815     36.95%     48.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       107271     51.61%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    105058744     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1867258      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15662      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11313846      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6661520      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     124917030                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528819                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             207869                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465525309                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    146124023                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    123056986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     125124899                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       254666                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1969318                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        97242                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3213126                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1073932                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       112232                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    131580052                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        34716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12320761                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6682410                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        16908                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         94613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          515                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1087549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1054577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2142126                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    123206696                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10647411                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1710334                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17308671                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17507458                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6661260                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521578                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             123057199                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            123056986                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         70637900                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        190348335                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520945                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371098                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     92888313                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    114297682                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     17282384                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1894760                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    212253132                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538497                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386919                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    165357729     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23246004     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8778197      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4188557      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3531841      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2023141      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1767195      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       800370      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2560098      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    212253132                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     92888313                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     114297682                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16936611                       # Number of memory references committed
system.switch_cpus4.commit.loads             10351443                       # Number of loads committed
system.switch_cpus4.commit.membars              15760                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16481868                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        102980847                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2353631                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2560098                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           341272463                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          266373311                       # The number of ROB writes
system.switch_cpus4.timesIdled                2796388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20752720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           92888313                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            114297682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     92888313                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.543043                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.543043                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393230                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393230                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       554515513                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      171412014                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      122146415                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31562                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus5.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18285483                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     14956442                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1787395                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7580682                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7215791                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1880257                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        79321                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    177471649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             103754463                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18285483                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9096048                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21747565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5194071                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4852692                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10914030                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1799742                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    207439592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       185692027     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1181265      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1865548      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2967497      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1226189      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1372642      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1461286      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          953030      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10720108      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    207439592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077409                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439230                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       175830640                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6506932                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21679899                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        54877                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3367241                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      2996131                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          448                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     126703739                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2865                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3367241                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       176099898                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1674177                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4053592                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21468553                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       776128                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     126627167                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        20508                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        215564                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       290960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        40975                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    175809462                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    589059067                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    589059067                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    150104518                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        25704941                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32187                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        17672                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2327742                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12067828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6482654                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       196050                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1476647                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         126452567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        32282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        119701216                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       148589                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15952252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35618667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3011                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    207439592                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577041                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269411                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    156958102     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     20270454      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11078125      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7550873      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7061331      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2026539      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1585653      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       538164      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       370351      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    207439592                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          27856     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         84685     38.38%     51.01% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       108080     48.99%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    100282337     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1891840      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        14513      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11062007      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6450519      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     119701216                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506738                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             220621                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001843                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    447211234                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    142438407                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    117775034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     119921837                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       358855                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2160965                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          321                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1337                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       184922                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7455                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3367241                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1077916                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       108052                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    126484985                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        50632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12067828                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6482654                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        17661                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         79588                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1337                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1045314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1019349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2064663                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    117993330                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10401848                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1707886                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            16850822                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16607333                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6448974                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499508                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             117775809                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            117775034                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68864831                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        179921667                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498584                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382749                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88172197                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    108075659                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18409630                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        29271                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1825055                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    204072351                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529595                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382768                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    160200029     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     21246794     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8270686      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4457114      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3336396      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1863653      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1150357      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1028416      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2518906      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    204072351                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88172197                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     108075659                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16204593                       # Number of memory references committed
system.switch_cpus5.commit.loads              9906861                       # Number of loads committed
system.switch_cpus5.commit.membars              14604                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15513930                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         97383948                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2195432                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2518906                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           328038149                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          256338030                       # The number of ROB writes
system.switch_cpus5.timesIdled                2867657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               28779386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88172197                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            108075659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88172197                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.679064                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.679064                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373265                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373265                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       532083504                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      163264689                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      118171028                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         29244                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21166037                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17624942                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1924072                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8082832                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7745740                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2276771                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89456                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184209828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116114704                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21166037                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10022511                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24201777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5350247                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9176845                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         11438183                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1839634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    220997743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       196795966     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1483537      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1873247      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2981094      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1247287      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1603265      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1872824      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          856516      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12284007      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    220997743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089603                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491555                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183126243                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     10365048                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24086965                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11255                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3408224                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3219612                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          526                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141917358                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2190                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3408224                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183311252                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         590510                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9258168                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23913288                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       516294                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141044412                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         74652                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       360046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    197016884                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    655901708                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    655901708                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164937281                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32079595                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34224                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17866                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1813771                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13192624                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6906278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        77219                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1561404                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137707626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34347                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        132150795                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       132283                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16638991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     33804250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    220997743                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597974                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319907                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    164997426     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25547276     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10440686      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5851379      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7925546      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2441507      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2400788      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1291517      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       101618      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    220997743                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         911451     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        122743     10.65%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       117853     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111335214     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1806744      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16357      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12107387      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6885093      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     132150795                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559442                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1152047                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008718                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    486583663                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154381600                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128716808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     133302842                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        97806                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2472846                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        94302                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3408224                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         449171                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        56664                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137741980                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       107461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13192624                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6906278                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17867                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         49400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1141146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1079686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2220832                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129852373                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11911610                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2298422                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18796082                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18363883                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6884472                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549712                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128717252                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128716808                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77117338                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207145064                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544905                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372287                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95956805                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118240665                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19501875                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1940516                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    217589519                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543412                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363424                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    167544245     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25362001     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9208323      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4589179      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4196539      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1763524      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1742322      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       830315      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2353071      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    217589519                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95956805                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118240665                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17531754                       # Number of memory references committed
system.switch_cpus6.commit.loads             10719778                       # Number of loads committed
system.switch_cpus6.commit.membars              16460                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17138345                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106455410                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2441652                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2353071                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352978325                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278893328                       # The number of ROB writes
system.switch_cpus6.timesIdled                2792027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15221235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95956805                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118240665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95956805                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461722                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461722                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406220                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406220                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       584297714                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      179870756                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131269483                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32966                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus7.numCycles               236218978                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21182652                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17637194                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1925611                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8041076                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7743962                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2279414                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        89335                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184295017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             116214159                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21182652                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10023376                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24221961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5361454                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9044594                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11445511                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1840993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    220980005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       196758044     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1484866      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1865395      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2980700      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1256067      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1606818      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1875315      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          859014      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12293786      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    220980005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089674                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491976                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183209870                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     10233969                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24106915                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        11347                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3417896                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3224032                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          525                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     142064180                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2184                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3417896                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183395271                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         591381                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      9124556                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23932846                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       518048                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141190252                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         74879                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       361322                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197185002                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    656572496                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    656572496                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    164996559                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        32188406                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34139                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17775                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1819290                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13223664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6913479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        77170                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1564765                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         137845228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        132247314                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       133878                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16712648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     34038902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1257                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    220980005                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598458                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320368                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    164948763     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25551806     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10446407      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5858828      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7934890      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2445360      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2399645      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1292468      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       101838      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    220980005                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         911590     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        124704     10.80%     89.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       117867     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    111412589     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1807444      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16363      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12118395      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6892523      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     132247314                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.559851                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1154161                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008727                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    486762670                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    154592775                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    128805231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     133401475                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        97732                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2500026                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99046                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3417896                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         449663                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        56620                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    137879498                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       107370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13223664                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6913479                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17776                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         49340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1141668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1082534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2224202                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    129945317                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11920977                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2301995                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18812867                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18375587                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6891890                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550105                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             128805652                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            128805231                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77169666                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        207328331                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545279                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372210                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95991301                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    118283168                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19596830                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        33006                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1942051                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    217562109                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.543675                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.363742                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    167498052     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25372740     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9214020      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4588130      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4197602      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1761317      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1745196      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       830587      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2354465      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    217562109                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95991301                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     118283168                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17538071                       # Number of memory references committed
system.switch_cpus7.commit.loads             10723638                       # Number of loads committed
system.switch_cpus7.commit.membars              16466                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17144488                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        106493695                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2442529                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2354465                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           353086979                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          279177926                       # The number of ROB writes
system.switch_cpus7.timesIdled                2796039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               15238973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95991301                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            118283168                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95991301                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.460837                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.460837                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406366                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406366                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       584696066                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      179978675                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131380277                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32978                       # number of misc regfile writes
system.l20.replacements                         25554                       # number of replacements
system.l20.tagsinuse                      4095.909054                       # Cycle average of tags in use
system.l20.total_refs                          375472                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29650                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.663474                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.104575                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.712823                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3349.838457                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           731.253199                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817832                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178529                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46530                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46531                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18895                       # number of Writeback hits
system.l20.Writeback_hits::total                18895                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46599                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46600                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46599                       # number of overall hits
system.l20.overall_hits::total                  46600                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25514                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25553                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25515                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25554                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25515                       # number of overall misses
system.l20.overall_misses::total                25554                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37577878                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13243590455                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13281168333                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37577878                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13244028460                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13281606338                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37577878                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13244028460                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13281606338                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72044                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72084                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18895                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18895                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           70                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72114                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72154                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72114                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72154                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.354145                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354489                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014286                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014286                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353815                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.354159                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353815                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.354159                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 963535.333333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519071.507996                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 519749.866278                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 963535.333333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519068.330786                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 519746.667371                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 963535.333333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519068.330786                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 519746.667371                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4667                       # number of writebacks
system.l20.writebacks::total                     4667                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25514                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25553                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25515                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25554                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25515                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25554                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34777138                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11410943960                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11445721098                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34777138                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11411310165                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11446087303                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34777138                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11411310165                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11446087303                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.354145                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354489                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353815                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.354159                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353815                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.354159                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 891721.487179                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447242.453555                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 447920.835049                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 891721.487179                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447239.277484                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 447917.637278                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 891721.487179                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447239.277484                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 447917.637278                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7721                       # number of replacements
system.l21.tagsinuse                      4095.360042                       # Cycle average of tags in use
system.l21.total_refs                          292693                       # Total number of references to valid blocks.
system.l21.sampled_refs                         11817                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.768808                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.913869                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.650001                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2401.008885                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1600.787286                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003577                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.586184                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.390817                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        29868                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29870                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9203                       # number of Writeback hits
system.l21.Writeback_hits::total                 9203                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          143                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        30011                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30013                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        30011                       # number of overall hits
system.l21.overall_hits::total                  30013                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7678                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7720                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7678                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7720                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7678                       # number of overall misses
system.l21.overall_misses::total                 7720                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37076725                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3561958502                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3599035227                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37076725                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3561958502                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3599035227                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37076725                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3561958502                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3599035227                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37546                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37590                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9203                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9203                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          143                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37689                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37733                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37689                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37733                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.204496                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205374                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.203720                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.204595                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.203720                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.204595                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 882779.166667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 463917.491795                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 466196.272927                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 882779.166667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 463917.491795                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 466196.272927                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 882779.166667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 463917.491795                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 466196.272927                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4003                       # number of writebacks
system.l21.writebacks::total                     4003                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7677                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7719                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7677                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7719                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7677                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7719                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34048553                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3009082056                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3043130609                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34048553                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3009082056                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3043130609                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34048553                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3009082056                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3043130609                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.204469                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205347                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.203693                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.204569                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.203693                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.204569                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 810679.833333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 391960.669011                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 394238.969944                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 810679.833333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 391960.669011                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 394238.969944                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 810679.833333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 391960.669011                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 394238.969944                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13354                       # number of replacements
system.l22.tagsinuse                      4095.797161                       # Cycle average of tags in use
system.l22.total_refs                          208179                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17450                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.930029                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.833708                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.300679                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2933.666837                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1099.995938                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013143                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002027                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.716227                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.268554                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        36655                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36656                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            6398                       # number of Writeback hits
system.l22.Writeback_hits::total                 6398                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           65                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   65                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        36720                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36721                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        36720                       # number of overall hits
system.l22.overall_hits::total                  36721                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13318                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13354                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13318                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13354                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13318                       # number of overall misses
system.l22.overall_misses::total                13354                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31509273                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5740954598                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5772463871                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31509273                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5740954598                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5772463871                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31509273                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5740954598                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5772463871                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        49973                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50010                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         6398                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             6398                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           65                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               65                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50038                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50075                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50038                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50075                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266504                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267027                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266158                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266680                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266158                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266680                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 875257.583333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 431067.322271                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 432264.779916                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 875257.583333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 431067.322271                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 432264.779916                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 875257.583333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 431067.322271                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 432264.779916                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1969                       # number of writebacks
system.l22.writebacks::total                     1969                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13318                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13354                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13318                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13354                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13318                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13354                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28924473                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4784457862                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4813382335                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28924473                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4784457862                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4813382335                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28924473                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4784457862                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4813382335                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266504                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267027                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266158                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266680                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266158                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266680                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 803457.583333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 359247.474245                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 360444.985398                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 803457.583333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 359247.474245                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 360444.985398                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 803457.583333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 359247.474245                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 360444.985398                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7726                       # number of replacements
system.l23.tagsinuse                      4095.381334                       # Cycle average of tags in use
system.l23.total_refs                          292733                       # Total number of references to valid blocks.
system.l23.sampled_refs                         11822                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.761715                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.934712                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.541378                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2401.164370                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1600.740873                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019271                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003550                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.586222                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.390806                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29902                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29904                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l23.Writeback_hits::total                 9209                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          139                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  139                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        30041                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30043                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        30041                       # number of overall hits
system.l23.overall_hits::total                  30043                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7682                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7724                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7682                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7724                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7682                       # number of overall misses
system.l23.overall_misses::total                 7724                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     36051386                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3496734097                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3532785483                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     36051386                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3496734097                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3532785483                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     36051386                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3496734097                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3532785483                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        37584                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              37628                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          139                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              139                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        37723                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               37767                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        37723                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              37767                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.204395                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.205273                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.203642                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.204517                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.203642                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.204517                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 858366.333333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455185.381021                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 457377.716598                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 858366.333333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455185.381021                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 457377.716598                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 858366.333333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455185.381021                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 457377.716598                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4003                       # number of writebacks
system.l23.writebacks::total                     4003                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7682                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7724                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7682                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7724                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7682                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7724                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33034430                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2944767825                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2977802255                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33034430                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2944767825                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2977802255                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33034430                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2944767825                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2977802255                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.204395                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.205273                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.203642                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.204517                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.203642                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.204517                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 786534.047619                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 383333.484119                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 385525.926334                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 786534.047619                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 383333.484119                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 385525.926334                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 786534.047619                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 383333.484119                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 385525.926334                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          7726                       # number of replacements
system.l24.tagsinuse                      4095.360403                       # Cycle average of tags in use
system.l24.total_refs                          292722                       # Total number of references to valid blocks.
system.l24.sampled_refs                         11822                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.760785                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.917589                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.691112                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2401.725651                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1600.026051                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019267                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003587                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.586359                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.390631                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        29891                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  29893                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l24.Writeback_hits::total                 9209                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          142                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  142                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        30033                       # number of demand (read+write) hits
system.l24.demand_hits::total                   30035                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        30033                       # number of overall hits
system.l24.overall_hits::total                  30035                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         7683                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 7725                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         7683                       # number of demand (read+write) misses
system.l24.demand_misses::total                  7725                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         7683                       # number of overall misses
system.l24.overall_misses::total                 7725                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     40727321                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   3529654186                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3570381507                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     40727321                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   3529654186                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3570381507                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     40727321                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   3529654186                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3570381507                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           44                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        37574                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              37618                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          142                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              142                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           44                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        37716                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               37760                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           44                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        37716                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              37760                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.204476                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.205354                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.203707                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.204582                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.203707                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.204582                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 969698.119048                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 459410.931407                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 462185.308350                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 969698.119048                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 459410.931407                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 462185.308350                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 969698.119048                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 459410.931407                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 462185.308350                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4004                       # number of writebacks
system.l24.writebacks::total                     4004                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         7682                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            7724                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         7682                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             7724                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         7682                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            7724                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     37710333                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2977417468                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3015127801                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     37710333                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2977417468                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3015127801                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     37710333                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2977417468                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3015127801                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.204450                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.205327                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.203680                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.204555                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.203680                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.204555                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 897865.071429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 387583.632908                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 390358.337778                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 897865.071429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 387583.632908                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 390358.337778                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 897865.071429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 387583.632908                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 390358.337778                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         21415                       # number of replacements
system.l25.tagsinuse                      4095.570449                       # Cycle average of tags in use
system.l25.total_refs                          399851                       # Total number of references to valid blocks.
system.l25.sampled_refs                         25511                       # Sample count of references to valid blocks.
system.l25.avg_refs                         15.673670                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.336118                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    11.985119                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2558.348649                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1487.900563                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009115                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002926                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.624597                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.363257                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        42777                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  42778                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           13732                       # number of Writeback hits
system.l25.Writeback_hits::total                13732                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          118                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  118                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        42895                       # number of demand (read+write) hits
system.l25.demand_hits::total                   42896                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        42895                       # number of overall hits
system.l25.overall_hits::total                  42896                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        21374                       # number of ReadReq misses
system.l25.ReadReq_misses::total                21413                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        21375                       # number of demand (read+write) misses
system.l25.demand_misses::total                 21414                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        21375                       # number of overall misses
system.l25.overall_misses::total                21414                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29235139                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  10887682730                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    10916917869                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       287542                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       287542                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29235139                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  10887970272                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     10917205411                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29235139                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  10887970272                       # number of overall miss cycles
system.l25.overall_miss_latency::total    10917205411                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        64151                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              64191                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        13732                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            13732                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          119                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              119                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        64270                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               64310                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        64270                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              64310                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.333183                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.333583                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.008403                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.008403                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332581                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.332981                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332581                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.332981                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 749618.948718                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509389.104987                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 509826.641246                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       287542                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       287542                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 749618.948718                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509378.726175                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 509816.260904                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 749618.948718                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509378.726175                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 509816.260904                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4129                       # number of writebacks
system.l25.writebacks::total                     4129                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        21374                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           21413                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        21375                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            21414                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        21375                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           21414                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26434368                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   9352536144                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   9378970512                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       215742                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       215742                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26434368                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   9352751886                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   9379186254                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26434368                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   9352751886                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   9379186254                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.333183                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.333583                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.008403                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.008403                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332581                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.332981                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332581                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.332981                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 677804.307692                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437566.021521                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 438003.573156                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       215742                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       215742                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 677804.307692                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437555.643789                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 437993.193892                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 677804.307692                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437555.643789                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 437993.193892                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          5906                       # number of replacements
system.l26.tagsinuse                      4095.214010                       # Cycle average of tags in use
system.l26.total_refs                          278842                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10002                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.878624                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.086431                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    19.631753                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2189.249893                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1765.245933                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004793                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.534485                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.430968                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        27818                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  27820                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            8810                       # number of Writeback hits
system.l26.Writeback_hits::total                 8810                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          192                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        28010                       # number of demand (read+write) hits
system.l26.demand_hits::total                   28012                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        28010                       # number of overall hits
system.l26.overall_hits::total                  28012                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         5865                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 5906                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         5865                       # number of demand (read+write) misses
system.l26.demand_misses::total                  5906                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         5865                       # number of overall misses
system.l26.overall_misses::total                 5906                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     58242464                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2678674370                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2736916834                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     58242464                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2678674370                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2736916834                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     58242464                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2678674370                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2736916834                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        33683                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              33726                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         8810                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             8810                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          192                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        33875                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               33918                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        33875                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              33918                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.174123                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.175117                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.173137                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.174126                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.173137                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.174126                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1420547.902439                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 456721.972720                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 463412.941754                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1420547.902439                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 456721.972720                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 463412.941754                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1420547.902439                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 456721.972720                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 463412.941754                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3458                       # number of writebacks
system.l26.writebacks::total                     3458                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         5865                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            5906                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         5865                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             5906                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         5865                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            5906                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     55297646                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2257239456                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2312537102                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     55297646                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2257239456                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2312537102                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     55297646                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2257239456                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2312537102                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.174123                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.175117                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.173137                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.174126                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.173137                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.174126                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1348723.073171                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 384866.062404                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 391557.247206                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1348723.073171                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 384866.062404                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 391557.247206                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1348723.073171                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 384866.062404                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 391557.247206                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          5907                       # number of replacements
system.l27.tagsinuse                      4095.215358                       # Cycle average of tags in use
system.l27.total_refs                          278799                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10003                       # Sample count of references to valid blocks.
system.l27.avg_refs                         27.871539                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.088013                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    19.626111                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2189.516706                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1764.984528                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004792                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.534550                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.430904                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        27786                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  27788                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            8799                       # number of Writeback hits
system.l27.Writeback_hits::total                 8799                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          192                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        27978                       # number of demand (read+write) hits
system.l27.demand_hits::total                   27980                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        27978                       # number of overall hits
system.l27.overall_hits::total                  27980                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         5866                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 5907                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         5866                       # number of demand (read+write) misses
system.l27.demand_misses::total                  5907                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         5866                       # number of overall misses
system.l27.overall_misses::total                 5907                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     58568223                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2624167112                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     2682735335                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     58568223                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2624167112                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      2682735335                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     58568223                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2624167112                       # number of overall miss cycles
system.l27.overall_miss_latency::total     2682735335                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        33652                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              33695                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         8799                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             8799                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          192                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        33844                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               33887                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        33844                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              33887                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.174314                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.175308                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.173325                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.174315                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.173325                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.174315                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1428493.243902                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447352.047733                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 454162.067886                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1428493.243902                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447352.047733                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 454162.067886                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1428493.243902                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447352.047733                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 454162.067886                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3459                       # number of writebacks
system.l27.writebacks::total                     3459                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         5866                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            5907                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         5866                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             5907                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         5866                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            5907                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     55623365                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2202851011                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2258474376                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     55623365                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2202851011                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2258474376                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     55623365                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2202851011                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2258474376                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.174314                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.175308                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.173325                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.174315                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.173325                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.174315                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1356667.439024                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375528.641493                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 382338.644997                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1356667.439024                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375528.641493                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 382338.644997                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1356667.439024                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375528.641493                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 382338.644997                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344622                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010685777                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733594.814751                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213430                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131193                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061239                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10677887                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10677887                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10677887                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10677887                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10677887                       # number of overall hits
system.cpu0.icache.overall_hits::total       10677887                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49250687                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49250687                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49250687                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49250687                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49250687                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49250687                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10677940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10677940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10677940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10677940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10677940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10677940                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 929258.245283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 929258.245283                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 929258.245283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 929258.245283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 929258.245283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 929258.245283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     37982857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37982857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     37982857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37982857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     37982857                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37982857                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 949571.425000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 949571.425000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 949571.425000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72114                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432105846                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72370                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5970.786873                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879045                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120955                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27991747                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27991747                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329901                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329901                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7494                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43321648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43321648                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43321648                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43321648                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259691                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          250                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259941                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259941                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64838154220                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64838154220                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     28053780                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     28053780                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64866208000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64866208000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64866208000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64866208000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28251438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28251438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43581589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43581589                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43581589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43581589                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009192                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005964                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005964                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005964                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005964                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 249674.244467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 249674.244467                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 112215.120000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 112215.120000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249542.042233                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249542.042233                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249542.042233                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249542.042233                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18895                       # number of writebacks
system.cpu0.dcache.writebacks::total            18895                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187647                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187647                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          180                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          180                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187827                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187827                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187827                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187827                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72044                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           70                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72114                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72114                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16641449666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16641449666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5217882                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5217882                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16646667548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16646667548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16646667548                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16646667548                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 230990.084754                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 230990.084754                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74541.171429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74541.171429                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 230838.222093                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 230838.222093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 230838.222093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 230838.222093                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.070091                       # Cycle average of tags in use
system.cpu1.icache.total_refs               981747580                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1891613.834297                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.070091                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069023                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830241                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11297218                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11297218                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11297218                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11297218                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11297218                       # number of overall hits
system.cpu1.icache.overall_hits::total       11297218                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     43659421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     43659421                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     43659421                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     43659421                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     43659421                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     43659421                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11297268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11297268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11297268                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11297268                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11297268                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11297268                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 873188.420000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 873188.420000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 873188.420000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 873188.420000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 873188.420000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 873188.420000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37582427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37582427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37582427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37582427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37582427                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37582427                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 854146.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 854146.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37689                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               160975885                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37945                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4242.347740                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.789912                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.210088                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7782207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7782207                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6549793                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6549793                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15771                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15771                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14332000                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14332000                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14332000                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14332000                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120588                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120588                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121434                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121434                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121434                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121434                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22491984939                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22491984939                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     71245070                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     71245070                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22563230009                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22563230009                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22563230009                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22563230009                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7902795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7902795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6550639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6550639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14453434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14453434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14453434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14453434                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015259                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008402                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008402                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008402                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008402                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186519.263434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186519.263434                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84214.030733                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84214.030733                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 185806.528723                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 185806.528723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 185806.528723                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 185806.528723                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9203                       # number of writebacks
system.cpu1.dcache.writebacks::total             9203                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83042                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83042                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83745                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83745                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83745                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83745                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37546                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37546                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          143                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37689                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37689                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37689                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37689                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5571311588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5571311588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9214543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9214543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5580526131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5580526131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5580526131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5580526131                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002608                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002608                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 148386.288499                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 148386.288499                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64437.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64437.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 148067.768606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 148067.768606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 148067.768606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 148067.768606                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               559.884633                       # Cycle average of tags in use
system.cpu2.icache.total_refs               898934675                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1593855.806738                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.209882                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   524.674751                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056426                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.840825                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.897251                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11118828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11118828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11118828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11118828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11118828                       # number of overall hits
system.cpu2.icache.overall_hits::total       11118828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     34288632                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     34288632                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     34288632                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     34288632                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     34288632                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     34288632                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11118873                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11118873                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11118873                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11118873                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11118873                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11118873                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 761969.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 761969.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 761969.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 761969.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 761969.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 761969.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     31889250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31889250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     31889250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31889250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     31889250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31889250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 861871.621622                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 861871.621622                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50038                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               216920869                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50294                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4313.056607                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   199.660765                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    56.339235                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.779925                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.220075                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     16342923                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       16342923                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3151949                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3151949                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7451                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7451                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7396                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7396                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19494872                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19494872                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19494872                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19494872                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171939                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171939                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          313                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          313                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172252                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172252                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172252                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38834208221                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38834208221                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     27261006                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     27261006                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38861469227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38861469227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38861469227                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38861469227                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     16514862                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16514862                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3152262                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3152262                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7396                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7396                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19667124                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19667124                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19667124                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19667124                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010411                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010411                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008758                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008758                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008758                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008758                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 225860.382002                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 225860.382002                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87095.865815                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87095.865815                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 225608.232282                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 225608.232282                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 225608.232282                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 225608.232282                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6398                       # number of writebacks
system.cpu2.dcache.writebacks::total             6398                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       121966                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121966                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          248                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       122214                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       122214                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       122214                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       122214                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49973                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49973                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           65                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50038                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50038                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50038                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50038                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8252142942                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8252142942                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4279562                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4279562                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8256422504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8256422504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8256422504                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8256422504                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002544                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002544                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 165132.030136                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 165132.030136                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65839.415385                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65839.415385                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165003.047764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165003.047764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165003.047764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165003.047764                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.110226                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981756325                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1891630.684008                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.110226                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.069087                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830305                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11305963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11305963                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11305963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11305963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11305963                       # number of overall hits
system.cpu3.icache.overall_hits::total       11305963                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     42375811                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42375811                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     42375811                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42375811                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     42375811                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42375811                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11306013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11306013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11306013                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11306013                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11306013                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11306013                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 847516.220000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 847516.220000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 847516.220000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 847516.220000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 847516.220000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 847516.220000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36581218                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36581218                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36581218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36581218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36581218                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36581218                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 831391.318182                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 831391.318182                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 831391.318182                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 831391.318182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 831391.318182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 831391.318182                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 37723                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160985984                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37979                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4238.815767                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.789560                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.210440                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913240                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086760                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7787331                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7787331                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6554601                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6554601                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16954                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16954                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15781                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15781                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14341932                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14341932                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14341932                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14341932                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120645                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120645                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          814                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          814                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121459                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121459                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121459                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121459                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22293205090                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22293205090                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     68523721                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     68523721                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22361728811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22361728811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22361728811                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22361728811                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7907976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7907976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6555415                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6555415                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14463391                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14463391                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14463391                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14463391                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015256                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008398                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008398                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 184783.497783                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 184783.497783                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84181.475430                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84181.475430                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 184109.278119                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184109.278119                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 184109.278119                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 184109.278119                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu3.dcache.writebacks::total             9209                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        83061                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        83061                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          675                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          675                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        83736                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        83736                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        83736                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        83736                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        37584                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        37584                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          139                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        37723                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        37723                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        37723                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        37723                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5508415009                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5508415009                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8977007                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8977007                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5517392016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5517392016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5517392016                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5517392016                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146562.766310                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146562.766310                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64582.784173                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64582.784173                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146260.690189                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146260.690189                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146260.690189                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146260.690189                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.967861                       # Cycle average of tags in use
system.cpu4.icache.total_refs               981751985                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1891622.321773                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.967861                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.068859                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.830077                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11301623                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11301623                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11301623                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11301623                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11301623                       # number of overall hits
system.cpu4.icache.overall_hits::total       11301623                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48848402                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48848402                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48848402                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48848402                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48848402                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48848402                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11301674                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11301674                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11301674                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11301674                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11301674                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11301674                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 957811.803922                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 957811.803922                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 957811.803922                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 957811.803922                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 957811.803922                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 957811.803922                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           44                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           44                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           44                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     41217745                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     41217745                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     41217745                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     41217745                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     41217745                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     41217745                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 936766.931818                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 936766.931818                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 37716                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               160983749                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37972                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4239.538318                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.788319                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.211681                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913236                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086764                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7785804                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7785804                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6554058                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6554058                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16789                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16789                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15781                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15781                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14339862                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14339862                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14339862                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14339862                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       120495                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       120495                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          838                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          838                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       121333                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        121333                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       121333                       # number of overall misses
system.cpu4.dcache.overall_misses::total       121333                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22368172199                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22368172199                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     70523272                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     70523272                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  22438695471                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22438695471                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  22438695471                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22438695471                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7906299                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7906299                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6554896                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6554896                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     14461195                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14461195                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     14461195                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14461195                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015240                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015240                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008390                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008390                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008390                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008390                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 185635.687780                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 185635.687780                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84156.649165                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84156.649165                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 184934.811395                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 184934.811395                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 184934.811395                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 184934.811395                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu4.dcache.writebacks::total             9209                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        82921                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        82921                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          696                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          696                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        83617                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        83617                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        83617                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        83617                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        37574                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        37574                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          142                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        37716                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        37716                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        37716                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        37716                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5540557980                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5540557980                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9152003                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9152003                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5549709983                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5549709983                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5549709983                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5549709983                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002608                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002608                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 147457.230532                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 147457.230532                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64450.725352                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64450.725352                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 147144.712668                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 147144.712668                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 147144.712668                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 147144.712668                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.677595                       # Cycle average of tags in use
system.cpu5.icache.total_refs               987017492                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1862297.154717                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.677595                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061983                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.847240                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10913977                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10913977                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10913977                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10913977                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10913977                       # number of overall hits
system.cpu5.icache.overall_hits::total       10913977                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     35423032                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     35423032                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     35423032                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     35423032                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     35423032                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     35423032                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10914030                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10914030                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10914030                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10914030                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10914030                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10914030                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 668359.094340                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 668359.094340                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 668359.094340                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 668359.094340                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 668359.094340                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 668359.094340                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     29624531                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     29624531                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     29624531                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     29624531                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     29624531                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     29624531                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 740613.275000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 740613.275000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 740613.275000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 740613.275000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 740613.275000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 740613.275000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 64270                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               175175951                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 64526                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2714.811874                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.298277                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.701723                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915228                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084772                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7564738                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7564738                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6267463                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6267463                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17503                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17503                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        14622                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        14622                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     13832201                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        13832201                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     13832201                       # number of overall hits
system.cpu5.dcache.overall_hits::total       13832201                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       165017                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       165017                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          729                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          729                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       165746                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        165746                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       165746                       # number of overall misses
system.cpu5.dcache.overall_misses::total       165746                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  37550335502                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  37550335502                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     63751685                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     63751685                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  37614087187                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  37614087187                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  37614087187                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  37614087187                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7729755                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7729755                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6268192                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6268192                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        14622                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        14622                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     13997947                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13997947                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     13997947                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13997947                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021348                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021348                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011841                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011841                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011841                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011841                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227554.345928                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227554.345928                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87450.871056                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87450.871056                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226938.129349                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226938.129349                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226938.129349                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226938.129349                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13732                       # number of writebacks
system.cpu5.dcache.writebacks::total            13732                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       100866                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       100866                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          610                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       101476                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       101476                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       101476                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       101476                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        64151                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        64151                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          119                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        64270                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        64270                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        64270                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        64270                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  13875809556                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  13875809556                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      7966318                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      7966318                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  13883775874                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  13883775874                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  13883775874                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  13883775874                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004591                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004591                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 216299.193403                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 216299.193403                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66943.848739                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66943.848739                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216022.652466                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216022.652466                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216022.652466                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216022.652466                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               497.210322                       # Cycle average of tags in use
system.cpu6.icache.total_refs               985021686                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1977955.192771                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.210322                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.067645                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.796811                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11438125                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11438125                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11438125                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11438125                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11438125                       # number of overall hits
system.cpu6.icache.overall_hits::total       11438125                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     85354987                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     85354987                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     85354987                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     85354987                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     85354987                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     85354987                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11438182                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11438182                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11438182                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11438182                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11438182                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11438182                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1497455.912281                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1497455.912281                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1497455.912281                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1497455.912281                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1497455.912281                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1497455.912281                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     58770434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     58770434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     58770434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     58770434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     58770434                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     58770434                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1366754.279070                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1366754.279070                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1366754.279070                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1366754.279070                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1366754.279070                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1366754.279070                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 33875                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158675507                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 34131                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4649.014298                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.308862                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.691138                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911363                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088637                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9120692                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9120692                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6776736                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6776736                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17602                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17602                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16483                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16483                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15897428                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15897428                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15897428                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15897428                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        87068                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        87068                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1941                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        89009                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         89009                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        89009                       # number of overall misses
system.cpu6.dcache.overall_misses::total        89009                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  11975825242                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  11975825242                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    125256705                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    125256705                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12101081947                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12101081947                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12101081947                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12101081947                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9207760                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9207760                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6778677                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6778677                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16483                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16483                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15986437                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15986437                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15986437                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15986437                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009456                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009456                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005568                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005568                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137545.656751                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137545.656751                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64532.047913                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64532.047913                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135953.464784                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135953.464784                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135953.464784                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135953.464784                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8810                       # number of writebacks
system.cpu6.dcache.writebacks::total             8810                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        53385                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        53385                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        55134                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        55134                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        55134                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        55134                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        33683                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        33683                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        33875                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        33875                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        33875                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        33875                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4538166046                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4538166046                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13982651                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13982651                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4552148697                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4552148697                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4552148697                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4552148697                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002119                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002119                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134731.646409                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134731.646409                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72826.307292                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72826.307292                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134380.773343                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134380.773343                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134380.773343                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134380.773343                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               497.211021                       # Cycle average of tags in use
system.cpu7.icache.total_refs               985029015                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1977969.909639                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    42.211021                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067646                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.796813                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11445454                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11445454                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11445454                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11445454                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11445454                       # number of overall hits
system.cpu7.icache.overall_hits::total       11445454                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     81716237                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     81716237                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     81716237                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     81716237                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     81716237                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     81716237                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11445511                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11445511                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11445511                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11445511                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11445511                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11445511                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1433618.192982                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1433618.192982                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1433618.192982                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1433618.192982                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1433618.192982                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1433618.192982                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       170319                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       170319                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     59043902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     59043902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     59043902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     59043902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     59043902                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     59043902                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst      1373114                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total      1373114                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst      1373114                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total      1373114                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst      1373114                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total      1373114                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 33844                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               158686450                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 34100                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4653.561584                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.312857                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.687143                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911378                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088622                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9129276                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9129276                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6779181                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6779181                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17510                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17510                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16489                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16489                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15908457                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15908457                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15908457                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15908457                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        87091                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        87091                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1941                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        89032                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         89032                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        89032                       # number of overall misses
system.cpu7.dcache.overall_misses::total        89032                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  11817328503                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  11817328503                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    125296172                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    125296172                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  11942624675                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  11942624675                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  11942624675                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  11942624675                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9216367                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9216367                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6781122                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6781122                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16489                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15997489                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15997489                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15997489                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15997489                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009450                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009450                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000286                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005565                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005565                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 135689.434075                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 135689.434075                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64552.381247                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64552.381247                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 134138.564505                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 134138.564505                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 134138.564505                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 134138.564505                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu7.dcache.writebacks::total             8799                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        53439                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        53439                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1749                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        55188                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        55188                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        55188                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        55188                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        33652                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        33652                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          192                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        33844                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        33844                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        33844                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        33844                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4481429039                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4481429039                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     13986278                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     13986278                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4495415317                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4495415317                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4495415317                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4495415317                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002116                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002116                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 133169.768186                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 133169.768186                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72845.197917                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72845.197917                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132827.541573                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132827.541573                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132827.541573                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132827.541573                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
