<root><simulation><result_generated_time />2023-05-16 15:02:15<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 2048, 'I': 401408, 'O': 802816}<total_data_reuse />{'W': 12544, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/41</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [32, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('K', 32)], [('C', 8)]], [], []]<I />[[[('K', 32)], []], [[], [('OY', 4), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 7), ('OX', 4)], [('K', 2), ('OX', 4), ('OX', 7), ('OY', 4), ('C', 2)], []]<I />[[('C', 2), ('OY', 7), ('OX', 4), ('K', 2)], [('OX', 4), ('OX', 7), ('OY', 4), ('C', 2)], []]<O />[[('C', 2)], [('OY', 7), ('OX', 4), ('K', 2), ('OX', 4), ('OX', 7), ('OY', 4), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 28, 112, 1], 'I': [32.0, 2.0, 1.0, 1.0], 'O': [8.0, 2, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 16384, 16384], 'I': [448, 3211264, 3211264], 'O': [8, 6422528, 6422528], 'O_partial': [8, 6422528, 0], 'O_final': [0, 0, 6422528]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.88, 0.1, 0.0], 'O': [0.02, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.29, 0.0], 'I': [0.88, 0.29, 0.0], 'O': [0.02, 0.29, 0.0]}<effective_mem_size_bit />{'W': [16, 8192, 16384], 'I': [448, 1605632, 3211264], 'O': [8, 6422528, 6422528], 'O_partial': [8, 6422528, 0], 'O_final': [0, 0, 6422528]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [32, 32, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6422528, 229376], [229376, 2048], [2048, 0]]<I />[[802816, 401408], [401408, 401408], [401408, 0]]<O />[[(2408448, 3211264), (1605632, 802816)], [(802816, 1605632), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(2408448, 3211264), (1605632, 802816)], [(802816, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[802816, 28672], [3584, 32], [8, 0]]<I />[[100352, 50176], [6272, 6272], [1568, 0]]<O />[[(301056, 401408), (200704, 100352)], [(12544, 25088), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([301056, 401408], [200704, 100352]), ([12544, 25088], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56172139.7<mem_energy_breakdown><W />[280.2, 380.3, 10.7]<I />[52.0, 1243.0, 2088.3]<O />[351.5, 4972.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6086<utilization_without_data_loading />0.7187<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6086<mac_utilize_temporal_without_data_loading />0.7187</mac_array_utilization><latency><latency_cycle_with_data_loading />41220<latency_cycle_without_data_loading />34908<ideal_computing_cycle />25088<data_loading><load_cycle_total />6312<load_cycle_individual />{'W': [8, 32, 0], 'I': [28, 6272, 0]}<load_cycle_combined />{'W': 32, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />9820<mem_stall_cycle_individual />{'W': [[-25087], [-25032, -21456], [-25088, -25088]], 'I': [[-25087], [-10927, -6244], [-25088, -25088]], 'O': [[-25088], [-25088, 0], [-12544, -21952]]}<mem_stall_cycle_shared />{'W': [[-25087], [-25032, 9820], [0, 0]], 'I': [[-25087], [-10927, 9820], [0, 0]], 'O': [[-25088], [-25088, 0], [-12544, -21952]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 16384, 16384], 'I': [448, 3211264, 3211264], 'O': [8, 6422528, 6422528], 'O_partial': [8, 6422528, 0], 'O_final': [0, 0, 6422528]}<data_size_each_level_total />{'W': [4096, 16384, 16384], 'I': [14336, 3211264, 3211264], 'O': [1024, 6422528, 6422528]}<loop_cycles_each_level />{'W': [56, 25088, 25088], 'I': [112, 25088, 25088], 'O': [2, 25088, 25088]}<top_ir_loop_size />{'W': [28, 1, 1], 'I': [2, 1, 1], 'O': [2, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [73.1, 0.7], [0.7, 0.7]], 'I': [[8.0, 4.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 4.0], [512.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 0.7], [0.7, 0.7]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [1024.0, 512.0], [512.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [73.1, 0.7], [0.7, 0]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 0]], 'O': [[8.0, 4.0], [512.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [1097.1, 640.7], [128.7, 256.0]], 'I': [[8.0, 8.0], [1097.1, 640.7], [128.7, 256.0]], 'O': [[8.0, 4.0], [1097.1, 640.7], [128.7, 256.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25088], [56, 56, 448], [25088, 25088, 1]], 'I': [[1, 1, 25088], [56, 112, 224], [25088, 25088, 1]], 'O': [[1, 1, 25088], [2, 2, 12544], [25088, 25088, 1]]}<trans_time_real />{'W': [[0, 1, 25088], [[0, 56, 448], [8, 56, 448]], [[32, 25088, 1], [8, 25088, 1]]], 'I': [[0, 1, 25088], [[7, 112, 224], [28, 112, 224]], [[6272, 25088, 1], [1568, 25088, 1]]], 'O': [[0, 1, 25088], [[0, 2, 12544], [2, 2, 12544]], [[12544, 25088, 1], [3136, 25088, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -48], [-25056, -25080]], 'I': [[-1], [-49, -28], [-18816, -23520]], 'O': [[-1], [-2, 0], [-12544, -21952]]}<single_stall_count />{'W': [25087, 447, 0], 'I': [25087, 223, 0], 'O': [25088, 12544, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}, 1: {'W': [3576, 0], 'I': [6244, 0], 'O': [25088, 12544]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25088, -25088], [-12544, -25088]], 1: [[9820, -25088], [0, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>