# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do msim_setup.tcl 
# first_nios2_system_tb
# ./../
# C:/altera/13.0/quartus/
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_irq_mapper
# -- Compiling architecture RTL of first_nios2_system_irq_mapper
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_rsp_xbar_mux
# -- Compiling architecture RTL of first_nios2_system_rsp_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_rsp_xbar_demux
# -- Compiling architecture RTL of first_nios2_system_rsp_xbar_demux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity first_nios2_system_cmd_xbar_mux
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cmd_xbar_demux_001
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cmd_xbar_demux
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_id_router
# -- Compiling architecture RTL of first_nios2_system_id_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_addr_router
# -- Compiling architecture RTL of first_nios2_system_addr_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
# ** Error: (vcom-1935) Unable to move temporary file C:/Users/pwhite8/vlsi/fpga/software/reg_test/obj/default/runtime/sim/mentor/libraries/cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo/_temp/vlogezqdvj to C:/Users/pwhite8/vlsi/fpga/software/reg_test/obj/default/runtime/sim/mentor/libraries/cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo/_primary.dbs.
# 
# No such file or directory. (errno = ENOENT)
# ** Error: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho(46): VHDL Compiler exiting
# C:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#   
