<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 29 18:33:10 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top_lserial
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets sysclk_c]
            4096 items scored, 831 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \debCom_inst/recBuf[0][4]_2189  (from sysclk_c +)
   Destination:    FD1P3DX    SP             \debCom_inst/bufferL2[8][7]_2008  (to sysclk_c +)

   Delay:                  10.828ns  (26.4% logic, 73.6% route), 7 logic levels.

 Constraint Details:

     10.828ns data_path \debCom_inst/recBuf[0][4]_2189 to \debCom_inst/bufferL2[8][7]_2008 violates
     10.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 9.741ns) by 1.087ns

 Path Details: \debCom_inst/recBuf[0][4]_2189 to \debCom_inst/bufferL2[8][7]_2008

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \debCom_inst/recBuf[0][4]_2189 (from sysclk_c)
Route        35   e 1.755                                  \debCom_inst/recBuf[0][4]
LUT4        ---     0.448              D to Z              \debCom_inst/i2_3_lut_4_lut_adj_243
Route         3   e 1.051                                  \debCom_inst/n38
LUT4        ---     0.448              C to Z              \debCom_inst/i2_4_lut_adj_357
Route         2   e 0.954                                  \debCom_inst/n10841
LUT4        ---     0.448              B to Z              \debCom_inst/i1_4_lut_adj_351
Route        40   e 1.713                                  \debCom_inst/n2496
LUT4        ---     0.448              A to Z              \debCom_inst/i1_4_lut_else_4_lut_adj_249
Route         1   e 0.020                                  \debCom_inst/n14995
MUXL5       ---     0.212           BLUT to Z              \debCom_inst/i12831
Route         2   e 0.954                                  \debCom_inst/n14122
LUT4        ---     0.448              D to Z              \debCom_inst/i1_2_lut_4_lut_adj_363
Route        20   e 1.526                                  \debCom_inst/sysclk_c_enable_79
                  --------
                   10.828  (26.4% logic, 73.6% route), 7 logic levels.


Error:  The following path violates requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \debCom_inst/recBuf[0][4]_2189  (from sysclk_c +)
   Destination:    FD1P3DX    SP             \debCom_inst/bufferL2[8][7]_2008  (to sysclk_c +)

   Delay:                  10.828ns  (26.4% logic, 73.6% route), 7 logic levels.

 Constraint Details:

     10.828ns data_path \debCom_inst/recBuf[0][4]_2189 to \debCom_inst/bufferL2[8][7]_2008 violates
     10.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 9.741ns) by 1.087ns

 Path Details: \debCom_inst/recBuf[0][4]_2189 to \debCom_inst/bufferL2[8][7]_2008

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \debCom_inst/recBuf[0][4]_2189 (from sysclk_c)
Route        35   e 1.755                                  \debCom_inst/recBuf[0][4]
LUT4        ---     0.448              D to Z              \debCom_inst/i2_3_lut_4_lut_adj_243
Route         3   e 1.051                                  \debCom_inst/n38
LUT4        ---     0.448              C to Z              \debCom_inst/i2_4_lut_adj_357
Route         2   e 0.954                                  \debCom_inst/n10841
LUT4        ---     0.448              B to Z              \debCom_inst/i1_4_lut_adj_351
Route        40   e 1.713                                  \debCom_inst/n2496
LUT4        ---     0.448              A to Z              \debCom_inst/i1_4_lut_then_4_lut_adj_248
Route         1   e 0.020                                  \debCom_inst/n14996
MUXL5       ---     0.212           ALUT to Z              \debCom_inst/i12831
Route         2   e 0.954                                  \debCom_inst/n14122
LUT4        ---     0.448              D to Z              \debCom_inst/i1_2_lut_4_lut_adj_363
Route        20   e 1.526                                  \debCom_inst/sysclk_c_enable_79
                  --------
                   10.828  (26.4% logic, 73.6% route), 7 logic levels.


Error:  The following path violates requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \debCom_inst/recBuf[0][4]_2189  (from sysclk_c +)
   Destination:    FD1P3DX    SP             \debCom_inst/bufferL2[8][6]_2009  (to sysclk_c +)

   Delay:                  10.828ns  (26.4% logic, 73.6% route), 7 logic levels.

 Constraint Details:

     10.828ns data_path \debCom_inst/recBuf[0][4]_2189 to \debCom_inst/bufferL2[8][6]_2009 violates
     10.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 9.741ns) by 1.087ns

 Path Details: \debCom_inst/recBuf[0][4]_2189 to \debCom_inst/bufferL2[8][6]_2009

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \debCom_inst/recBuf[0][4]_2189 (from sysclk_c)
Route        35   e 1.755                                  \debCom_inst/recBuf[0][4]
LUT4        ---     0.448              D to Z              \debCom_inst/i2_3_lut_4_lut_adj_243
Route         3   e 1.051                                  \debCom_inst/n38
LUT4        ---     0.448              C to Z              \debCom_inst/i2_4_lut_adj_357
Route         2   e 0.954                                  \debCom_inst/n10841
LUT4        ---     0.448              B to Z              \debCom_inst/i1_4_lut_adj_351
Route        40   e 1.713                                  \debCom_inst/n2496
LUT4        ---     0.448              A to Z              \debCom_inst/i1_4_lut_then_4_lut_adj_248
Route         1   e 0.020                                  \debCom_inst/n14996
MUXL5       ---     0.212           ALUT to Z              \debCom_inst/i12831
Route         2   e 0.954                                  \debCom_inst/n14122
LUT4        ---     0.448              D to Z              \debCom_inst/i1_2_lut_4_lut_adj_363
Route        20   e 1.526                                  \debCom_inst/sysclk_c_enable_79
                  --------
                   10.828  (26.4% logic, 73.6% route), 7 logic levels.

Warning: 11.087 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets sysclk_c]                |    10.000 ns|    11.087 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\debCom_inst/n10841                     |       2|     465|     55.96%
                                        |        |        |
\debCom_inst/n14122                     |       2|     340|     40.91%
                                        |        |        |
\debCom_inst/n38                        |       3|     336|     40.43%
                                        |        |        |
\debCom_inst/n2496                      |      40|     326|     39.23%
                                        |        |        |
\debCom_inst/sysclk_c_enable_79         |      20|     320|     38.51%
                                        |        |        |
\debCom_inst/n10_adj_1767               |       1|     253|     30.45%
                                        |        |        |
\debCom_inst/sysclk_c_enable_80         |      23|     253|     30.45%
                                        |        |        |
\debCom_inst/recBuf[0][2]               |      55|     193|     23.23%
                                        |        |        |
\debCom_inst/n14199                     |       4|     172|     20.70%
                                        |        |        |
\debCom_inst/n14995                     |       1|     170|     20.46%
                                        |        |        |
\debCom_inst/n14996                     |       1|     170|     20.46%
                                        |        |        |
\debCom_inst/n15                        |      63|     144|     17.33%
                                        |        |        |
\debCom_inst/n14936                     |      10|     144|     17.33%
                                        |        |        |
\debCom_inst/n2146                      |      24|     139|     16.73%
                                        |        |        |
\debCom_inst/n9                         |       2|     138|     16.61%
                                        |        |        |
\debCom_inst/n14929                     |      24|     138|     16.61%
                                        |        |        |
\debCom_inst/n14966                     |       1|     129|     15.52%
                                        |        |        |
\debCom_inst/recBuf[0][6]               |       8|     101|     12.15%
                                        |        |        |
\debCom_inst/recBuf[0][7]               |       8|     101|     12.15%
                                        |        |        |
\debCom_inst/n10_adj_1748               |       1|      96|     11.55%
                                        |        |        |
\debCom_inst/recBuf[0][4]               |      35|      92|     11.07%
                                        |        |        |
\debCom_inst/recBuf[0][5]               |      28|      91|     10.95%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 831  Score: 382261

Constraints cover  11467 paths, 1015 nets, and 3261 connections (99.4% coverage)


Peak memory: 82014208 bytes, TRCE: 5943296 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
