

================================================================
== Vitis HLS Report for 'mergeSort'
================================================================
* Date:           Fri Dec  9 10:27:48 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_10_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 12 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%size = alloca i32 1"   --->   Operation 15 'alloca' 'size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_0 = alloca i32 1"   --->   Operation 16 'alloca' 'arr_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 17 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arr_read"   --->   Operation 18 'read' 'arr_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%icmp_ln22_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'icmp_ln22_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'i_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'k_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'indvars_iv1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln22_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'phi_ln22_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln22_loc = alloca i64 1"   --->   Operation 24 'alloca' 'phi_ln22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [mergesort.c:5]   --->   Operation 25 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%sub7 = add i32 %n_read, i32 4294967295"   --->   Operation 26 'add' 'sub7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %arr_read_1, i32 %arr_0" [mergesort.c:7]   --->   Operation 27 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln7 = store i32 1, i32 %size" [mergesort.c:7]   --->   Operation 28 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.cond" [mergesort.c:7]   --->   Operation 29 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%size_1 = load i32 %size" [mergesort.c:7]   --->   Operation 30 'load' 'size_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp_slt  i32 %size_1, i32 %n_read" [mergesort.c:7]   --->   Operation 31 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.end70, void %VITIS_LOOP_10_2" [mergesort.c:7]   --->   Operation 32 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mergesort.c:5]   --->   Operation 33 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln13 = add i32 %size_1, i32 4294967295" [mergesort.c:13]   --->   Operation 34 'add' 'add_ln13' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln10 = br void %while.cond" [mergesort.c:10]   --->   Operation 35 'br' 'br_ln10' <Predicate = (icmp_ln7)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%arr_0_load_1 = load i32 %arr_0" [mergesort.c:46]   --->   Operation 36 'load' 'arr_0_load_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i32 %arr_0_load_1" [mergesort.c:46]   --->   Operation 37 'ret' 'ret_ln46' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %VITIS_LOOP_10_2, i32 %k_4_lcssa, void %while.end47" [mergesort.c:35]   --->   Operation 38 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%l1_2 = phi i32 0, void %VITIS_LOOP_10_2, i32 %l1, void %while.end47"   --->   Operation 39 'phi' 'l1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%l2 = add i32 %l1_2, i32 %size_1" [mergesort.c:10]   --->   Operation 40 'add' 'l2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_slt  i32 %l2, i32 %n_read" [mergesort.c:10]   --->   Operation 41 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_39_6, void %while.body" [mergesort.c:10]   --->   Operation 42 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%arr_0_load = load i32 %arr_0"   --->   Operation 43 'load' 'arr_0_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.58ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_39_6, i32 %k, i32 %n_read, i32 %temp, i32 %arr_0_load" [mergesort.c:35]   --->   Operation 44 'call' 'call_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%size_2 = shl i32 %size_1, i32 1" [mergesort.c:7]   --->   Operation 45 'shl' 'size_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln7 = store i32 %size_2, i32 %size" [mergesort.c:7]   --->   Operation 46 'store' 'store_ln7' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%h2 = add i32 %l2, i32 %add_ln13" [mergesort.c:13]   --->   Operation 47 'add' 'h2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp_slt  i32 %h2, i32 %n_read" [mergesort.c:15]   --->   Operation 48 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node h2_1)   --->   "%xor_ln15 = xor i1 %icmp_ln15, i1 1" [mergesort.c:15]   --->   Operation 49 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%h2_1 = select i1 %xor_ln15, i32 %sub7, i32 %h2" [mergesort.c:15]   --->   Operation 50 'select' 'h2_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%arr_0_load_2 = load i32 %arr_0"   --->   Operation 51 'load' 'arr_0_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%h1 = add i32 %l2, i32 4294967295" [mergesort.c:11]   --->   Operation 52 'add' 'h1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i32 %l1_2" [mergesort.c:22]   --->   Operation 53 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%sub_ln22 = sub i33 1, i33 %sext_ln22" [mergesort.c:22]   --->   Operation 54 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp_slt  i32 %h2_1, i32 %l2" [mergesort.c:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns)   --->   "%xor_ln22 = xor i1 %icmp_ln22, i1 1" [mergesort.c:22]   --->   Operation 56 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/2] (1.58ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_22_3, i32 %k, i33 %sub_ln22, i32 %l1_2, i32 %k, i32 %l1_2, i32 %h1, i1 %xor_ln22, i32 %temp, i32 %arr_0_load_2, i32 %phi_ln22_loc, i32 %phi_ln22_1_loc, i64 %indvars_iv1_loc, i32 %k_1_loc, i32 %i_1_loc, i1 %icmp_ln22_1_loc" [mergesort.c:35]   --->   Operation 57 'call' 'call_ln35' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.42>
ST_6 : Operation 58 [1/2] (4.42ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_22_3, i32 %k, i33 %sub_ln22, i32 %l1_2, i32 %k, i32 %l1_2, i32 %h1, i1 %xor_ln22, i32 %temp, i32 %arr_0_load_2, i32 %phi_ln22_loc, i32 %phi_ln22_1_loc, i64 %indvars_iv1_loc, i32 %k_1_loc, i32 %i_1_loc, i1 %icmp_ln22_1_loc" [mergesort.c:35]   --->   Operation 58 'call' 'call_ln35' <Predicate = true> <Delay = 4.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mergesort.c:11]   --->   Operation 59 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln22_loc_load = load i32 %phi_ln22_loc"   --->   Operation 60 'load' 'phi_ln22_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln22_1_loc_load = load i32 %phi_ln22_1_loc"   --->   Operation 61 'load' 'phi_ln22_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv1_loc_load = load i64 %indvars_iv1_loc"   --->   Operation 62 'load' 'indvars_iv1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%k_1_loc_load = load i32 %k_1_loc"   --->   Operation 63 'load' 'k_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%i_1_loc_load = load i32 %i_1_loc"   --->   Operation 64 'load' 'i_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%icmp_ln22_1_loc_load = load i1 %icmp_ln22_1_loc"   --->   Operation 65 'load' 'icmp_ln22_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln29 = br i1 %icmp_ln22_1_loc_load, void %VITIS_LOOP_31_5, void %while.body30.lr.ph" [mergesort.c:29]   --->   Operation 66 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %l1_2, i32 %add_ln13" [mergesort.c:29]   --->   Operation 67 'add' 'add_ln29' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i32 %add_ln29" [mergesort.c:22]   --->   Operation 68 'sext' 'sext_ln22_1' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.77ns)   --->   "%icmp_ln22_2 = icmp_sgt  i64 %indvars_iv1_loc_load, i64 %sext_ln22_1" [mergesort.c:22]   --->   Operation 69 'icmp' 'icmp_ln22_2' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %indvars_iv1_loc_load" [mergesort.c:22]   --->   Operation 70 'trunc' 'trunc_ln22' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %icmp_ln22_2, i32 %trunc_ln22, i32 %add_ln29" [mergesort.c:22]   --->   Operation 71 'select' 'select_ln22' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [2/2] (1.58ns)   --->   "%call_ln11 = call void @mergeSort_Pipeline_VITIS_LOOP_29_4, i32 %k_1_loc_load, i32 %i_1_loc_load, i32 %temp, i32 %arr_0_load_2, i32 %h1" [mergesort.c:11]   --->   Operation 72 'call' 'call_ln11' <Predicate = (icmp_ln22_1_loc_load)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln11 = call void @mergeSort_Pipeline_VITIS_LOOP_29_4, i32 %k_1_loc_load, i32 %i_1_loc_load, i32 %temp, i32 %arr_0_load_2, i32 %h1" [mergesort.c:11]   --->   Operation 73 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31_1 = add i32 %phi_ln22_1_loc_load, i32 %phi_ln22_loc_load" [mergesort.c:31]   --->   Operation 74 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln31 = add i32 %add_ln31_1, i32 %select_ln22" [mergesort.c:31]   --->   Operation 75 'add' 'add_ln31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln31 = br void %VITIS_LOOP_31_5" [mergesort.c:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%k_4 = phi i32 %add_ln31, void %while.body30.lr.ph, i32 %k_1_loc_load, void %while.body" [mergesort.c:31]   --->   Operation 77 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln31 = br i1 %icmp_ln22, void %while.body40.lr.ph, void %while.end47" [mergesort.c:31]   --->   Operation 78 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 79 [1/1] (2.47ns)   --->   "%empty = icmp_sgt  i32 %h2_1, i32 %l2" [mergesort.c:15]   --->   Operation 79 'icmp' 'empty' <Predicate = (!icmp_ln22)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.92>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%arr_0_load11 = load i32 %arr_0"   --->   Operation 80 'load' 'arr_0_load11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln35 = select i1 %empty, i32 %h2_1, i32 %l2" [mergesort.c:35]   --->   Operation 81 'select' 'select_ln35' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (2.55ns)   --->   "%sub_ln35 = sub i32 1, i32 %l2" [mergesort.c:35]   --->   Operation 82 'sub' 'sub_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i32 %select_ln35, i32 %k_4" [mergesort.c:35]   --->   Operation 83 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 84 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i32 %add_ln35, i32 %sub_ln35" [mergesort.c:35]   --->   Operation 84 'add' 'add_ln35_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [2/2] (1.58ns)   --->   "%call_ln31 = call void @mergeSort_Pipeline_VITIS_LOOP_31_5, i32 %k_4, i32 %l2, i32 %temp, i32 %arr_0_load11, i32 %h2_1" [mergesort.c:31]   --->   Operation 85 'call' 'call_ln31' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln31 = call void @mergeSort_Pipeline_VITIS_LOOP_31_5, i32 %k_4, i32 %l2, i32 %temp, i32 %arr_0_load11, i32 %h2_1" [mergesort.c:31]   --->   Operation 86 'call' 'call_ln31' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end47"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%k_4_lcssa = phi i32 %add_ln35_1, void %while.body40.lr.ph, i32 %k_4, void %VITIS_LOOP_31_5"   --->   Operation 88 'phi' 'k_4_lcssa' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (2.55ns)   --->   "%l1 = add i32 %h2_1, i32 1" [mergesort.c:35]   --->   Operation 89 'add' 'l1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln10 = br void %while.cond" [mergesort.c:10]   --->   Operation 90 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln35 = call void @mergeSort_Pipeline_VITIS_LOOP_39_6, i32 %k, i32 %n_read, i32 %temp, i32 %arr_0_load" [mergesort.c:35]   --->   Operation 91 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 4.06>
ST_13 : Operation 92 [2/2] (4.06ns)   --->   "%call_ln0 = call void @mergeSort_Pipeline_VITIS_LOOP_42_7, i32 %n_read, i32 %temp, i32 %arr_0"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mergeSort_Pipeline_VITIS_LOOP_42_7, i32 %n_read, i32 %temp, i32 %arr_0"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.cond" [mergesort.c:7]   --->   Operation 94 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read operation ('n') on port 'n' [5]  (0 ns)
	'add' operation ('sub7') [14]  (2.55 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'load' operation ('size', mergesort.c:7) on local variable 'size' [19]  (0 ns)
	'add' operation ('add_ln13', mergesort.c:13) [24]  (2.55 ns)

 <State 3>: 6.61ns
The critical path consists of the following:
	'phi' operation ('l1') with incoming values : ('l1', mergesort.c:35) [28]  (0 ns)
	'add' operation ('l2', mergesort.c:10) [29]  (2.55 ns)
	'icmp' operation ('icmp_ln10', mergesort.c:10) [30]  (2.47 ns)
	blocking operation 1.59 ns on control path)

 <State 4>: 6ns
The critical path consists of the following:
	'add' operation ('h2', mergesort.c:13) [36]  (2.55 ns)
	'icmp' operation ('icmp_ln15', mergesort.c:15) [37]  (2.47 ns)
	'xor' operation ('xor_ln15', mergesort.c:15) [38]  (0 ns)
	'select' operation ('h2', mergesort.c:15) [39]  (0.978 ns)

 <State 5>: 5.04ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln22', mergesort.c:22) [42]  (2.47 ns)
	'xor' operation ('xor_ln22', mergesort.c:22) [43]  (0.978 ns)
	'call' operation ('call_ln35', mergesort.c:35) to 'mergeSort_Pipeline_VITIS_LOOP_22_3' [44]  (1.59 ns)

 <State 6>: 4.43ns
The critical path consists of the following:
	'call' operation ('call_ln35', mergesort.c:35) to 'mergeSort_Pipeline_VITIS_LOOP_22_3' [44]  (4.43 ns)

 <State 7>: 6.03ns
The critical path consists of the following:
	'add' operation ('add_ln29', mergesort.c:29) [53]  (2.55 ns)
	'icmp' operation ('icmp_ln22_2', mergesort.c:22) [55]  (2.78 ns)
	'select' operation ('select_ln22', mergesort.c:22) [57]  (0.698 ns)

 <State 8>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln31_1', mergesort.c:31) [59]  (0 ns)
	'add' operation ('add_ln31', mergesort.c:31) [60]  (4.37 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('empty', mergesort.c:15) [67]  (2.47 ns)

 <State 10>: 6.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln35', mergesort.c:35) [69]  (2.55 ns)
	'add' operation ('add_ln35_1', mergesort.c:35) [71]  (4.37 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'add' operation ('l1', mergesort.c:35) [76]  (2.55 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'mergeSort_Pipeline_VITIS_LOOP_42_7' [81]  (4.06 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
