#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 18 00:53:09 2020
# Process ID: 24800
# Current directory: C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12808 C:\Github\Zybo_mipi\Pcam2019_send\Pcam2019_send\Pcam2019_send.xpr
# Log file: C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/vivado.log
# Journal file: C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/Pcam2019_send.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/Pcam2019_send.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets rst_system_150M_peripheral_aresetn] [get_bd_cells system_ila_0]
undo
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { xlconcat_0_dout } ]
disconnect_bd_net [get_bd_net xlconcat_0_dout] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { AXI_GammaCorrection_0_m_axis_video } ]
disconnect_bd_intf_net [get_bd_intf_net AXI_GammaCorrection_0_m_axis_video] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Github/Zybo_mipi/Pcam2019_send/Pcam2019_send/system_wrapper.xsa
