{
  "questions": [
    {
      "question": "What is the fundamental semiconductor device used as the primary building block for implementing logic gates and memory cells in modern digital integrated circuits?",
      "options": [
        "Resistor",
        "Inductor",
        "Capacitor",
        "Transistor",
        "Diode"
      ],
      "correct": 3
    },
    {
      "question": "In the CPU's memory hierarchy, which type of memory typically provides the fastest access times and is used for CPU registers and L1/L2 caches, despite its higher cost per bit and lower density compared to main system memory?",
      "options": [
        "Dynamic Random Access Memory (DRAM)",
        "Static Random Access Memory (SRAM)",
        "Flash Memory",
        "Magnetic Disk",
        "Read-Only Memory (ROM)"
      ],
      "correct": 1
    },
    {
      "question": "In the physical design flow of an Application-Specific Integrated Circuit (ASIC), what is the primary purpose of 'power grid synthesis'?",
      "options": [
        "To generate the optimal clock signals for all sequential elements",
        "To ensure adequate power delivery to all components and minimize voltage drops (IR drop)",
        "To arrange and place the standard cells on the silicon die",
        "To route the interconnects between different functional blocks",
        "To perform post-layout static timing analysis for critical paths"
      ],
      "correct": 1
    },
    {
      "question": "In modern CPU architecture, what is the primary purpose of 'out-of-order execution'?",
      "options": [
        "To reduce the overall power consumption of the processor by shutting down idle units",
        "To simplify the instruction set architecture (ISA) for easier compilation",
        "To improve instruction-level parallelism by executing instructions when their operands are ready, regardless of their original program order",
        "To strictly ensure that all instructions complete and commit in their original program order",
        "To limit the number of functional units available in the processor to save die area"
      ],
      "correct": 2
    },
    {
      "question": "In advanced functional verification using Property Specification Languages (PSL) or SystemVerilog Assertions (SVA), what is the key advantage they offer over traditional simulation-based testbenches?",
      "options": [
        "They enable faster compilation of the Register Transfer Level (RTL) design",
        "They automatically generate random stimulus vectors for exhaustive testing",
        "They allow for the formal specification of design behavior and properties, which can be mathematically proven (formally verified) or dynamically checked during simulation",
        "They synthesize optimized gate-level netlists directly from high-level specifications",
        "They provide detailed power consumption reports for various operating conditions"
      ],
      "correct": 2
    }
  ]
}