--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |        11.224(R)|      SLOW  |         4.836(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<1>     |        10.655(R)|      SLOW  |         4.540(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<2>     |        11.586(R)|      SLOW  |         5.039(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<3>     |        11.823(R)|      SLOW  |         5.197(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<4>     |        11.593(R)|      SLOW  |         5.065(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<5>     |        11.576(R)|      SLOW  |         5.044(R)|      FAST  |CLK_BUFGP         |   0.000|
Data<6>     |        11.678(R)|      SLOW  |         5.121(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<0>      |        11.785(R)|      SLOW  |         5.153(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<1>      |        10.853(R)|      SLOW  |         4.692(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Sen1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |        14.666(R)|      SLOW  |         6.546(R)|      FAST  |Sen1_BUFGP        |   0.000|
Data<1>     |        14.397(R)|      SLOW  |         6.310(R)|      FAST  |Sen1_BUFGP        |   0.000|
Data<2>     |        14.887(R)|      SLOW  |         6.342(R)|      FAST  |Sen1_BUFGP        |   0.000|
Data<3>     |        14.673(R)|      SLOW  |         6.448(R)|      FAST  |Sen1_BUFGP        |   0.000|
Data<4>     |        15.145(R)|      SLOW  |         6.405(R)|      FAST  |Sen1_BUFGP        |   0.000|
Data<5>     |        15.018(R)|      SLOW  |         6.754(R)|      FAST  |Sen1_BUFGP        |   0.000|
Data<6>     |        14.722(R)|      SLOW  |         6.520(R)|      FAST  |Sen1_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.003|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sen1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Sen1           |    2.555|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 27 00:01:08 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



