vhdl clock_generator_v4_03_a "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a\hdl\vhdl\dcm_module.vhd"
vhdl clock_generator_v4_03_a "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a\hdl\vhdl\pll_module.vhd"
vhdl clock_generator_v4_03_a "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a\hdl\vhdl\mmcm_module.vhd"
vhdl clock_generator_v4_03_a "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a\hdl\vhdl\plle2_module.vhd"
vhdl clock_generator_0_v4_03_a "D:\GIT\Universidad\Pracs_Hardware\Practica3\Lab1\hdl\elaborate\clock_generator_0_v4_03_a\hdl\vhdl\clock_generator.vhd"
vhdl work "D:\GIT\Universidad\Pracs_Hardware\Practica3\Lab1\hdl\system_clock_generator_0_wrapper.vhd"
