Assembler report for Final_3002
Fri Dec 11 08:52:08 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: F:/FPGADesign/Final/quartus/Final_3002.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Dec 11 08:52:08 2020 ;
; Revision Name         ; Final_3002                            ;
; Top-level Entity Name ; Final_3002                            ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSXFC6D6F31C6                        ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Use smart compilation                                                       ; Off            ; Off            ;
; Enable parallel Assembler and Timing Analyzer during compilation            ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Generate compressed bitstreams                                              ; On             ; On             ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHZ         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Release clears before tri-states                                            ; Off            ; Off            ;
; Auto-restart configuration after error                                      ; On             ; On             ;
; Enable OCT_DONE                                                             ; Off            ; Off            ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                             ; Off            ; Off            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
+-----------------------------------------------------------------------------+----------------+----------------+


+--------------------------------------------+
; Assembler Generated Files                  ;
+--------------------------------------------+
; File Name                                  ;
+--------------------------------------------+
; F:/FPGADesign/Final/quartus/Final_3002.sof ;
+--------------------------------------------+


+----------------------------------------------------------------------+
; Assembler Device Options: F:/FPGADesign/Final/quartus/Final_3002.sof ;
+----------------+-----------------------------------------------------+
; Option         ; Setting                                             ;
+----------------+-----------------------------------------------------+
; JTAG usercode  ; 0x00AFCE08                                          ;
; Checksum       ; 0x00AFCE08                                          ;
+----------------+-----------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Fri Dec 11 08:52:03 2020
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off Final_3002 -c Final_3002
Warning (20013): Ignored 12 assignments for entity "altera_avalon_packets_to_master" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_bytes_to_packets" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_avalon_st_jtag_interface" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_packets_to_bytes" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_pll_reconfig_top" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "altsource_probe_top" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "issp" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity issp -sip issp/simulation/issp.sip -library lib_issp was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity issp -sip issp/simulation/issp.sip -library lib_issp was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity issp -sip issp/simulation/issp.sip -library lib_issp was ignored
Warning (20013): Ignored 22 assignments for entity "jtag_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity jtag_pll -sip jtag_pll/simulation/jtag_pll.sip -library lib_jtag_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity jtag_pll -sip jtag_pll/simulation/jtag_pll.sip -library lib_jtag_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity jtag_pll -sip jtag_pll/simulation/jtag_pll.sip -library lib_jtag_pll was ignored
Warning (20013): Ignored 16 assignments for entity "jtag_pll_master_0" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "jtag_pll_master_0_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "jtag_pll_master_0_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "jtag_pll_master_0_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "jtag_pll_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 463 assignments for entity "jtag_pll_pll_0" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Fri Dec 11 08:52:08 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


