#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  2 13:08:06 2023
# Process ID: 11476
# Current directory: C:/Users/239009/projekt/projekt/projekt_DE1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12916 C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.xpr
# Log file: C:/Users/239009/projekt/projekt/projekt_DE1/vivado.log
# Journal file: C:/Users/239009/projekt/projekt/projekt_DE1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/239009/projekt/projekt_DE1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1', nor could it be found using path 'C:/Users/239009/projekt/projekt_DE1/projekt_DE1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/driver_7seg_2digits.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/driver_7seg_2digits.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 13:16:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 13:16:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.398 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DE2A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2385.617 ; gain = 1385.219
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 13:30:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 13:30:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 13:36:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 13:36:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 14:40:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 14:40:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 14:45:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 14:45:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 14:55:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 14:55:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_to_binary' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_to_binary_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/morsetobin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_to_binary'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_morse_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_morse_to_binary'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
"xelab -wto c985d7ba06584c27a95836d1f8082d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_to_binary_behav xil_defaultlib.tb_morse_to_binary -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c985d7ba06584c27a95836d1f8082d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_to_binary_behav xil_defaultlib.tb_morse_to_binary -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.morse_to_binary [morse_to_binary_default]
Compiling architecture testbench of entity xil_defaultlib.tb_morse_to_binary
Built simulation snapshot tb_morse_to_binary_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim/xsim.dir/tb_morse_to_binary_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim/xsim.dir/tb_morse_to_binary_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  2 15:11:39 2023. For additional details about this file, please refer to the WebTalk help file at C:/appz/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 15:11:39 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_morse_to_binary_behav -key {Behavioral:sim_1:Functional:tb_morse_to_binary} -tclbatch {tb_morse_to_binary.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_morse_to_binary.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000 ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_morse_to_binary/p_stimulus  File: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_morse_to_binary.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_morse_to_binary_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000 ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2453.449 ; gain = 18.824
set_property -name {xsim.simulate.runtime} -value {10 ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\translator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\morsetobin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_binary_to_morse.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_morse_to_binary.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\translator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\morsetobin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_binary_to_morse.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_morse_to_binary.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\translator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\morsetobin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_binary_to_morse.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_morse_to_binary.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\translator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\morsetobin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_binary_to_morse.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_morse_to_binary.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\translator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\morsetobin.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_binary_to_morse.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sim_1\new\tb_morse_to_binary.vhd:]
set_property -name {xsim.simulate.runtime} -value {100 ms} -objects [get_filesets sim_1]
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2471.793 ; gain = 0.938
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_morse_to_binary' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_morse_to_binary_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
"xelab -wto c985d7ba06584c27a95836d1f8082d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_to_binary_behav xil_defaultlib.tb_morse_to_binary -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c985d7ba06584c27a95836d1f8082d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_morse_to_binary_behav xil_defaultlib.tb_morse_to_binary -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_morse_to_binary/p_stimulus  File: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_morse_to_binary.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2471.793 ; gain = 0.938
create_bd_design "design_1"
Wrote  : <C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2575.422 ; gain = 85.582
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\239009\projekt\projekt\projekt_DE1\projekt_DE1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.ip_user_files -ipstatic_source_dir C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.cache/compile_simlib/modelsim} {questa=C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.cache/compile_simlib/questa} {riviera=C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.cache/compile_simlib/riviera} {activehdl=C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 15:34:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Tue May  2 15:34:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2857.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3530.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3530.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3530.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3637.371 ; gain = 899.992
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3948.883 ; gain = 224.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'binary_to_morse' [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/binary_to_morse.vhd:20]
WARNING: [Synth 8-614] signal 'trans_recieve' is read in the process but is not in the sensitivity list [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/binary_to_morse.vhd:33]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/binary_to_morse.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'binary_to_morse' (1#1) [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/binary_to_morse.vhd:20]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 20000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'morse_to_binary' [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/morsetobin.vhd:24]
WARNING: [Synth 8-614] signal 'trans_recieve' is read in the process but is not in the sensitivity list [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/morsetobin.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'morse_to_binary' (3#1) [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/morsetobin.vhd:24]
INFO: [Synth 8-638] synthesizing module 'translator' [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/translator.vhd:29]
WARNING: [Synth 8-614] signal 'trans_recieve' is read in the process but is not in the sensitivity list [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/translator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'translator' (4#1) [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/translator.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4005.867 ; gain = 281.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4023.711 ; gain = 299.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4023.711 ; gain = 299.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4023.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4140.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4164.590 ; gain = 440.672
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4164.590 ; gain = 440.672
close_design
close_design
set_property top tb_binary_to_morse [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/appz/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_binary_to_morse' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_binary_to_morse_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/binary_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'binary_to_morse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_binary_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_binary_to_morse'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
"xelab -wto c985d7ba06584c27a95836d1f8082d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_binary_to_morse_behav xil_defaultlib.tb_binary_to_morse -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c985d7ba06584c27a95836d1f8082d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_binary_to_morse_behav xil_defaultlib.tb_binary_to_morse -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.binary_to_morse [binary_to_morse_default]
Compiling architecture testbench of entity xil_defaultlib.tb_binary_to_morse
Built simulation snapshot tb_binary_to_morse_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim/xsim.dir/tb_binary_to_morse_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim/xsim.dir/tb_binary_to_morse_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  2 15:43:35 2023. For additional details about this file, please refer to the WebTalk help file at C:/appz/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 15:43:35 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4199.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_binary_to_morse_behav -key {Behavioral:sim_1:Functional:tb_binary_to_morse} -tclbatch {tb_binary_to_morse.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_binary_to_morse.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_binary_to_morse/p_stimulus  File: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_binary_to_morse.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_binary_to_morse/p_stimulus  File: C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_binary_to_morse.vhd
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4199.074 ; gain = 0.000
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4199.074 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_binary_to_morse_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 4199.074 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_translator.vhd w ]
add_files -fileset sim_1 C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sim_1/new/tb_translator.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/cnt_up_down.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/cnt_up_down.vhd
export_ip_user_files -of_objects  [get_files C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/hex_7seg.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/239009/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/hex_7seg.vhd
