

================================================================
== Vivado HLS Report for 'reshape_2D_to_3D'
================================================================
* Date:           Fri Dec  6 22:01:06 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3105|     3105| 31.050 us | 31.050 us |  3105|  3105|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESHAPE_2D_TO_3D_LOOP_2   |     3104|     3104|       194|          -|          -|    16|    no    |
        | + RESHAPE_2D_TO_3D_LOOP_3  |      192|      192|         2|          -|          -|    96|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    100|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      54|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      54|    145|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln148_fu_99_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln149_fu_175_p2   |     +    |      0|  0|  15|           7|           1|
    |add_ln150_fu_186_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_181_p2   |     +    |      0|  0|  12|          12|          12|
    |sub_ln150_fu_159_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln203_fu_125_p2   |     -    |      0|  0|  12|          12|          12|
    |icmp_ln148_fu_93_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln149_fu_169_p2  |   icmp   |      0|  0|  11|           7|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 100|          72|          63|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |i_0_0_reg_71  |   9|          2|    5|         10|
    |k_0_0_reg_82  |   9|          2|    7|         14|
    +--------------+----+-----------+-----+-----------+
    |Total         |  45|          9|   13|         29|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln148_reg_207  |   5|   0|    5|          0|
    |add_ln149_reg_225  |   7|   0|    7|          0|
    |add_ln203_reg_230  |  12|   0|   12|          0|
    |ap_CS_fsm          |   4|   0|    4|          0|
    |i_0_0_reg_71       |   5|   0|    5|          0|
    |k_0_0_reg_82       |   7|   0|    7|          0|
    |sub_ln150_reg_217  |   7|   0|   12|          5|
    |sub_ln203_reg_212  |   7|   0|   12|          5|
    +-------------------+----+----+-----+-----------+
    |Total              |  54|   0|   64|         10|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_start             |  in |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_done              | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_idle              | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|ap_ready             | out |    1| ap_ctrl_hs | reshape_2D_to_3D | return value |
|input_0_V_address0   | out |   11|  ap_memory |     input_0_V    |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |     input_0_V    |     array    |
|input_0_V_q0         |  in |   40|  ap_memory |     input_0_V    |     array    |
|output_0_V_address0  | out |   11|  ap_memory |    output_0_V    |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |    output_0_V    |     array    |
|output_0_V_we0       | out |    1|  ap_memory |    output_0_V    |     array    |
|output_0_V_d0        | out |   40|  ap_memory |    output_0_V    |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

