Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  6 14:57:10 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.161        0.000                      0                  167        0.212        0.000                      0                  167        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.161        0.000                      0                  167        0.212        0.000                      0                  167        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 2.056ns (26.690%)  route 5.647ns (73.310%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 f  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.414    11.027    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.151 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.704    12.856    rgb_next[3]
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.061    15.017    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 2.056ns (26.703%)  route 5.644ns (73.297%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 f  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.414    11.027    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.151 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.701    12.852    rgb_next[3]
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.058    15.020    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 2.056ns (26.943%)  route 5.575ns (73.057%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 f  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 r  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 f  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.276    10.889    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.013 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.770    12.783    rgb_next[11]
    SLICE_X1Y33          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y33          FDCE (Setup_fdce_C_D)       -0.081    14.997    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 2.056ns (27.362%)  route 5.458ns (72.638%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 f  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.414    11.027    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.151 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.515    12.666    rgb_next[3]
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.081    14.997    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 2.056ns (27.607%)  route 5.391ns (72.393%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 f  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 r  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 f  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.276    10.889    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.013 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.587    12.600    rgb_next[11]
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.067    15.011    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 2.056ns (27.629%)  route 5.386ns (72.371%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 f  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 r  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 f  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.276    10.889    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.013 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.581    12.594    rgb_next[11]
    SLICE_X1Y33          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y33          FDCE (Setup_fdce_C_D)       -0.067    15.011    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.252ns (30.894%)  route 5.037ns (69.106%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 f  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 r  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.118    10.608 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.434    11.041    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.326    11.367 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.075    12.442    rgb_next[7]
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)       -0.061    15.013    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.056ns (28.466%)  route 5.167ns (71.534%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 f  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.414    11.027    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.151 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           1.224    12.375    rgb_next[3]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.081    14.994    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 2.252ns (31.113%)  route 4.986ns (68.887%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 f  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 r  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.118    10.608 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.434    11.041    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.326    11.367 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.023    12.390    rgb_next[7]
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)       -0.058    15.016    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 graph_unit/y_pad_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 2.056ns (28.724%)  route 5.102ns (71.276%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.631     5.152    graph_unit/CLK
    SLICE_X6Y12          FDCE                                         r  graph_unit/y_pad_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  graph_unit/y_pad_reg_reg[4]/Q
                         net (fo=14, routed)          1.434     7.104    graph_unit/Q[4]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  graph_unit/pad_on0_carry_i_10/O
                         net (fo=4, routed)           0.613     7.841    graph_unit/y_pad_reg_reg[5]_0
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  graph_unit/pad_on0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.965    graph_unit/pad_on0_carry_i_6_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.363 r  graph_unit/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.363    graph_unit/pad_on0_carry_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 f  graph_unit/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.890     9.524    vga_unit/rgb_reg[11]_i_3_0[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.373     9.897 r  vga_unit/rgb_reg[11]_i_9/O
                         net (fo=3, routed)           0.592    10.490    vga_unit/rgb_reg[11]_i_9_n_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.124    10.614 f  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.276    10.889    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    11.013 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           1.297    12.310    rgb_next[11]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.067    15.008    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.473    timer_unit/CLK
    SLICE_X5Y12          FDPE                                         r  timer_unit/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  timer_unit/timer_reg_reg[2]/Q
                         net (fo=5, routed)           0.131     1.745    timer_unit/timer_reg[2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    timer_unit/timer_next[4]
    SLICE_X4Y12          FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     1.987    timer_unit/CLK
    SLICE_X4Y12          FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X4Y12          FDPE (Hold_fdpe_C_D)         0.092     1.578    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 graph_unit/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.880%)  route 0.110ns (30.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    graph_unit/CLK
    SLICE_X9Y6           FDCE                                         r  graph_unit/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  graph_unit/x_delta_reg_reg[2]/Q
                         net (fo=16, routed)          0.110     1.700    graph_unit/x_delta_reg[2]
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.045     1.745 r  graph_unit/x_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.745    graph_unit/x_ball_next_carry__1_i_1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.815 r  graph_unit/x_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.815    graph_unit/x_ball_next_carry__1_n_7
    SLICE_X8Y6           FDCE                                         r  graph_unit/x_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    graph_unit/CLK
    SLICE_X8Y6           FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y6           FDCE (Hold_fdce_C_D)         0.134     1.596    graph_unit/x_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    counter_unit/CLK
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  counter_unit/r_dig1_reg[2]/Q
                         net (fo=4, routed)           0.102     1.700    counter_unit/r_dig1_reg[3]_0[2]
    SLICE_X12Y4          LUT6 (Prop_lut6_I2_O)        0.098     1.798 r  counter_unit/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.798    counter_unit/dig1_next[3]
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.836     1.963    counter_unit/CLK
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X12Y4          FDCE (Hold_fdce_C_D)         0.121     1.570    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nes/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.351%)  route 0.155ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.556     1.439    nes/CLK
    SLICE_X10Y22         FDCE                                         r  nes/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  nes/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=11, routed)          0.155     1.759    nes/state_reg_0[3]
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  nes/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    nes/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X10Y21         FDCE                                         r  nes/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.824     1.951    nes/CLK
    SLICE_X10Y21         FDCE                                         r  nes/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.120     1.573    nes/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.612%)  route 0.137ns (42.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ball_reg_reg[1]/Q
                         net (fo=3, routed)           0.137     1.726    graph_unit/data2[1]
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    graph_unit_n_12
    SLICE_X11Y8          FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.091     1.539    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nes/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.212ns (52.631%)  route 0.191ns (47.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.554     1.437    nes/CLK
    SLICE_X10Y23         FDCE                                         r  nes/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  nes/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.191     1.792    nes/count_reg[0]
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.048     1.840 r  nes/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    nes/count_reg[3]_i_1_n_0
    SLICE_X8Y23          FDCE                                         r  nes/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.821     1.948    nes/CLK
    SLICE_X8Y23          FDCE                                         r  nes/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X8Y23          FDCE (Hold_fdce_C_D)         0.131     1.601    nes/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nes/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.276%)  route 0.191ns (47.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.554     1.437    nes/CLK
    SLICE_X10Y23         FDCE                                         r  nes/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  nes/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.191     1.792    nes/count_reg[0]
    SLICE_X8Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.837 r  nes/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    nes/count_reg[2]_i_1_n_0
    SLICE_X8Y23          FDCE                                         r  nes/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.821     1.948    nes/CLK
    SLICE_X8Y23          FDCE                                         r  nes/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X8Y23          FDCE (Hold_fdce_C_D)         0.121     1.591    nes/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nes/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.509%)  route 0.197ns (51.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.556     1.439    nes/CLK
    SLICE_X11Y22         FDCE                                         r  nes/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  nes/count_reg_reg[8]/Q
                         net (fo=11, routed)          0.197     1.778    nes/count_reg[8]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  nes/count_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.823    nes/count_reg[10]_i_2_n_0
    SLICE_X10Y23         FDCE                                         r  nes/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.821     1.948    nes/CLK
    SLICE_X10Y23         FDCE                                         r  nes/count_reg_reg[10]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         FDCE (Hold_fdce_C_D)         0.120     1.570    nes/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nes/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.926%)  route 0.172ns (45.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.556     1.439    nes/CLK
    SLICE_X8Y22          FDCE                                         r  nes/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  nes/count_reg_reg[7]/Q
                         net (fo=11, routed)          0.172     1.775    nes/count_reg[7]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  nes/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.820    nes/count_reg[7]_i_1_n_0
    SLICE_X8Y22          FDCE                                         r  nes/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.823     1.950    nes/CLK
    SLICE_X8Y22          FDCE                                         r  nes/count_reg_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y22          FDCE (Hold_fdce_C_D)         0.121     1.560    nes/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 graph_unit/y_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.189%)  route 0.156ns (37.811%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.448    graph_unit/CLK
    SLICE_X11Y7          FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  graph_unit/y_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.156     1.745    graph_unit/y_delta_reg[8]
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  graph_unit/y_ball_next_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.790    graph_unit/y_ball_next_carry__0_i_8_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.860 r  graph_unit/y_ball_next_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.860    graph_unit/y_ball_next_carry__0_n_7
    SLICE_X10Y7          FDCE                                         r  graph_unit/y_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.835     1.962    graph_unit/CLK
    SLICE_X10Y7          FDCE                                         r  graph_unit/y_ball_reg_reg[5]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.134     1.595    graph_unit/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y8    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y9    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y9    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y8    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y8    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 1.451ns (30.948%)  route 3.238ns (69.052%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.238     4.689    vga_unit/AR[0]
    SLICE_X7Y5           FDCE                                         f  vga_unit/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 1.451ns (30.948%)  route 3.238ns (69.052%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.238     4.689    vga_unit/AR[0]
    SLICE_X7Y5           FDCE                                         f  vga_unit/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 1.451ns (30.948%)  route 3.238ns (69.052%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.238     4.689    vga_unit/AR[0]
    SLICE_X7Y5           FDCE                                         f  vga_unit/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.689ns  (logic 1.451ns (30.948%)  route 3.238ns (69.052%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.238     4.689    vga_unit/AR[0]
    SLICE_X7Y5           FDCE                                         f  vga_unit/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 1.451ns (30.959%)  route 3.236ns (69.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.236     4.687    vga_unit/AR[0]
    SLICE_X4Y3           FDCE                                         f  vga_unit/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 1.451ns (30.959%)  route 3.236ns (69.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.236     4.687    vga_unit/AR[0]
    SLICE_X4Y3           FDCE                                         f  vga_unit/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.683ns  (logic 1.451ns (30.988%)  route 3.232ns (69.012%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.232     4.683    vga_unit/AR[0]
    SLICE_X5Y3           FDCE                                         f  vga_unit/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 1.451ns (31.683%)  route 3.129ns (68.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.129     4.580    vga_unit/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.580ns  (logic 1.451ns (31.683%)  route 3.129ns (68.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.129     4.580    vga_unit/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga_unit/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 1.451ns (33.038%)  route 2.941ns (66.962%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         2.941     4.392    vga_unit/AR[0]
    SLICE_X7Y3           FDCE                                         f  vga_unit/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.219ns (21.546%)  route 0.798ns (78.454%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.798     1.018    vga_unit/AR[0]
    SLICE_X2Y10          FDCE                                         f  vga_unit/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.253ns  (logic 0.219ns (17.499%)  route 1.034ns (82.501%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.034     1.253    vga_unit/AR[0]
    SLICE_X3Y5           FDCE                                         f  vga_unit/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 0.219ns (15.855%)  route 1.164ns (84.145%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.164     1.383    vga_unit/AR[0]
    SLICE_X5Y5           FDCE                                         f  vga_unit/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 0.219ns (15.855%)  route 1.164ns (84.145%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.164     1.383    vga_unit/AR[0]
    SLICE_X5Y5           FDCE                                         f  vga_unit/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 0.219ns (15.855%)  route 1.164ns (84.145%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.164     1.383    vga_unit/AR[0]
    SLICE_X5Y5           FDCE                                         f  vga_unit/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.219ns (15.264%)  route 1.217ns (84.736%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.217     1.436    vga_unit/AR[0]
    SLICE_X7Y3           FDCE                                         f  vga_unit/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.219ns (15.264%)  route 1.217ns (84.736%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.217     1.436    vga_unit/AR[0]
    SLICE_X7Y3           FDCE                                         f  vga_unit/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.499ns  (logic 0.219ns (14.625%)  route 1.280ns (85.375%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.280     1.499    vga_unit/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.499ns  (logic 0.219ns (14.625%)  route 1.280ns (85.375%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.280     1.499    vga_unit/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga_unit/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 0.219ns (14.350%)  route 1.309ns (85.650%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.309     1.528    vga_unit/AR[0]
    SLICE_X1Y5           FDCE                                         f  vga_unit/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nes/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.107ns  (logic 4.852ns (37.017%)  route 8.255ns (62.983%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.072    nes/CLK
    SLICE_X8Y23          FDCE                                         r  nes/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     5.550 f  nes/count_reg_reg[3]/Q
                         net (fo=10, routed)          1.299     6.849    nes/count_reg[3]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.301     7.150 r  nes/FSM_sequential_state_reg[3]_i_6/O
                         net (fo=2, routed)           0.351     7.501    nes/FSM_sequential_state_reg[3]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.625 r  nes/nes_clk_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.481     8.106    nes/nes_clk_OBUF_inst_i_3_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.118     8.224 r  nes/nes_clk_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.914     9.138    nes/nes_clk_OBUF_inst_i_2_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.464 r  nes/nes_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.211    14.675    nes_clk_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    18.180 r  nes_clk_OBUF_inst/O
                         net (fo=0)                   0.000    18.180    nes_clk
    J1                                                                r  nes_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nes/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.393ns  (logic 4.388ns (42.221%)  route 6.005ns (57.779%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.552     5.073    nes/CLK
    SLICE_X10Y22         FDCE                                         r  nes/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  nes/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.975     6.567    nes/state_reg_0[1]
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.152     6.719 r  nes/latch_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.030    11.748    latch_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.718    15.466 r  latch_OBUF_inst/O
                         net (fo=0)                   0.000    15.466    latch
    L2                                                                r  latch (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 3.986ns (61.101%)  route 2.538ns (38.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.538     8.140    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.671 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.671    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.953ns (61.375%)  route 2.487ns (38.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.638     5.159    vga_unit/CLK
    SLICE_X3Y6           FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.487     8.103    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.599 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.599    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.423ns  (logic 3.959ns (61.638%)  route 2.464ns (38.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.634     5.155    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.464     8.075    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.579 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.579    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 3.961ns (61.843%)  route 2.444ns (38.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.444     8.047    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.552 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.552    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 3.985ns (63.095%)  route 2.331ns (36.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.331     7.933    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.462 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.462    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.977ns (65.074%)  route 2.134ns (34.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.134     7.737    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.258 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.258    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.975ns (67.467%)  route 1.917ns (32.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.917     7.524    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.043 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.043    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 3.980ns (68.014%)  route 1.872ns (31.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.872     7.479    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.003 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.003    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.241%)  route 0.128ns (40.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X3Y10          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=15, routed)          0.128     1.745    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_unit/h_count_next_0[0]
    SLICE_X2Y10          FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.318%)  route 0.132ns (38.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X6Y3           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.132     1.772    vga_unit/Q[7]
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.212ns (61.656%)  route 0.132ns (38.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X6Y3           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.132     1.772    vga_unit/Q[7]
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.048     1.820 r  vga_unit/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_unit/v_count_next[8]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  vga_unit/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.189%)  route 0.144ns (40.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=22, routed)          0.144     1.784    vga_unit/Q[0]
    SLICE_X7Y5           LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (59.022%)  route 0.145ns (40.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     1.640 f  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=22, routed)          0.145     1.785    vga_unit/Q[0]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.212ns (59.533%)  route 0.144ns (40.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=22, routed)          0.144     1.784    vga_unit/Q[0]
    SLICE_X7Y5           LUT5 (Prop_lut5_I1_O)        0.048     1.832 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.042%)  route 0.186ns (49.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X5Y4           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=26, routed)          0.186     1.803    vga_unit/Q[5]
    SLICE_X5Y3           LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.885%)  route 0.165ns (44.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.476    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=25, routed)          0.165     1.805    vga_unit/Q[4]
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.374%)  route 0.183ns (46.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.478    vga_unit/CLK
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.183     1.825    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga_unit/h_count_next_0[3]
    SLICE_X1Y5           FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.238%)  route 0.184ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.478    vga_unit/CLK
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.184     1.826    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X1Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    vga_unit/h_count_next_0[6]
    SLICE_X1Y5           FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.451ns (24.238%)  route 4.536ns (75.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.536     5.987    reset_IBUF
    SLICE_X10Y9          FDCE                                         f  FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ball_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.451ns (24.238%)  route 4.536ns (75.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.536     5.987    reset_IBUF
    SLICE_X11Y9          FDCE                                         f  ball_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  ball_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_unit/r_dig1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 1.451ns (24.785%)  route 4.404ns (75.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.404     5.855    counter_unit/AR[0]
    SLICE_X12Y4          FDCE                                         f  counter_unit/r_dig1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    counter_unit/CLK
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_unit/r_dig1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 1.451ns (24.785%)  route 4.404ns (75.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.404     5.855    counter_unit/AR[0]
    SLICE_X12Y4          FDCE                                         f  counter_unit/r_dig1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    counter_unit/CLK
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_unit/r_dig1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 1.451ns (24.785%)  route 4.404ns (75.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.404     5.855    counter_unit/AR[0]
    SLICE_X12Y4          FDCE                                         f  counter_unit/r_dig1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    counter_unit/CLK
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_unit/r_dig1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 1.451ns (24.785%)  route 4.404ns (75.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.404     5.855    counter_unit/AR[0]
    SLICE_X12Y4          FDCE                                         f  counter_unit/r_dig1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    counter_unit/CLK
    SLICE_X12Y4          FDCE                                         r  counter_unit/r_dig1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 1.451ns (24.827%)  route 4.394ns (75.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.845    reset_IBUF
    SLICE_X11Y8          FDCE                                         f  FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ball_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 1.451ns (24.827%)  route 4.394ns (75.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.845    reset_IBUF
    SLICE_X11Y8          FDCE                                         f  ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  ball_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 1.451ns (24.827%)  route 4.394ns (75.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.394     5.845    graph_unit/AR[0]
    SLICE_X10Y8          FDCE                                         f  graph_unit/y_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    graph_unit/CLK
    SLICE_X10Y8          FDCE                                         r  graph_unit/y_ball_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 1.451ns (25.263%)  route 4.293ns (74.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.293     5.744    graph_unit/AR[0]
    SLICE_X10Y7          FDCE                                         f  graph_unit/y_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.450     4.791    graph_unit/CLK
    SLICE_X10Y7          FDCE                                         r  graph_unit/y_ball_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[3]/C
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    vga_unit/v_count_next[3]
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[6]/C
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/v_count_next[6]
    SLICE_X5Y4           FDCE                                         r  vga_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    vga_unit/CLK
    SLICE_X5Y4           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/v_count_next[7]
    SLICE_X6Y3           FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    vga_unit/CLK
    SLICE_X6Y3           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.117     0.258    vga_unit/h_count_next[5]
    SLICE_X3Y4           FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.866     1.993    vga_unit/CLK
    SLICE_X3Y4           FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.791%)  route 0.158ns (55.209%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[4]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.158     0.286    vga_unit/h_count_next[4]
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.866     1.993    vga_unit/CLK
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.501%)  route 0.160ns (55.499%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.160     0.288    vga_unit/h_count_next[2]
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.866     1.993    vga_unit/CLK
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.458%)  route 0.160ns (55.542%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.160     0.288    vga_unit/v_count_next[4]
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.445%)  route 0.150ns (51.555%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.150     0.291    vga_unit/h_count_next[7]
    SLICE_X4Y5           FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    vga_unit/CLK
    SLICE_X4Y5           FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.155     0.296    vga_unit/h_count_next[6]
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.866     1.993    vga_unit/CLK
    SLICE_X2Y5           FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.170     0.311    vga_unit/v_count_next[2]
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.864     1.991    vga_unit/CLK
    SLICE_X6Y5           FDCE                                         r  vga_unit/v_count_reg_reg[2]/C





