// Seed: 3381305239
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  assign id_3 = id_4;
  id_5(
      .id_0(1), .id_1(1'b0), .id_2(id_1), .id_3(1), .id_4(1), .id_5(id_4), .id_6(id_2 / {1, 1})
  );
  wire id_6;
  module_0(
      id_3, id_6, id_3
  );
endmodule
