

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 75 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 217 clock pin(s) of sequential element(s)
0 instances converted, 217 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance             
-------------------------------------------------------------------------------------------------------
@K:CKID0002       TVP_CLK_ibuf_gb_io     SB_GB_IO               75         receive_module.BRAM_ADDR[13]
=======================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       tx_pll.TX_PLL_inst     SB_PLL40_CORE          217        ADV_B[0]            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

