# SingleCycleMIPS
Simulation of the Single Cycle MIPS architecture in Verilog
