dc_shell -f scripts/syn.tcl -output_log_file dc.log

Warning:  Site Information is not available ... Have you run install_site?

                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-5 for linux64 - Aug 14, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
ALU
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ./include/sim_ver/DW01_add.v
Opening include file ./include/sim_ver/DW_div.v
Opening include file ./include/sim_ver/DW_div_function.inc
Opening include file ./include/sim_ver/DW02_mult.v
Opening include file ./include/sim_ver/DW_sqrt.v
Opening include file ./include/sim_ver/DW_sqrt_function.inc
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v
Opening include file ./include/sim_ver/DW01_add.v
Opening include file ./include/sim_ver/DW_div.v
Opening include file ./include/sim_ver/DW_div_function.inc
Warning:  ./include/sim_ver/DW_div_function.inc:53: Function 'DWF_div_uns' with non-empty body is mapped to 'DIV_UNS_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_div_function.inc:90: Function 'DWF_div_tc' with non-empty body is mapped to 'DIV_TC_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_div_function.inc:138: Function 'DWF_rem_uns' with non-empty body is mapped to 'REM_UNS_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_div_function.inc:174: Function 'DWF_rem_tc' with non-empty body is mapped to 'REM_TC_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_div_function.inc:220: Function 'DWF_mod_uns' with non-empty body is mapped to 'MOD_UNS_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_div_function.inc:256: Function 'DWF_mod_tc' with non-empty body is mapped to 'MOD_TC_OP'; body will be ignored. (VER-136)
Opening include file ./include/sim_ver/DW02_mult.v
Warning:  ./include/sim_ver/DW_div.v:104: The statements in initial blocks are ignored. (VER-281)
Opening include file ./include/sim_ver/DW_sqrt.v
Opening include file ./include/sim_ver/DW_sqrt_function.inc
Warning:  ./include/sim_ver/DW_sqrt_function.inc:40: Function 'DWF_sqrt_uns' with non-empty body is mapped to 'SQRT_UNS_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_sqrt_function.inc:72: Function 'DWF_sqrt_tc' with non-empty body is mapped to 'SQRT_TC_OP'; body will be ignored. (VER-136)
Opening include file ./include/sim_ver/DW_shifter.v
Warning:  ./include/sim_ver/DW_sqrt.v:72: The statements in initial blocks are ignored. (VER-281)
Opening include file ./include/sim_ver/DW_shifter_function.inc
Warning:  ./include/sim_ver/DW_shifter_function.inc:32: Function 'DWF_shifter_uns_uns' with non-empty body is mapped to 'SHIFTER_UNS_UNS_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_shifter_function.inc:58: Function 'DWF_shifter_tc_uns' with non-empty body is mapped to 'SHIFTER_TC_UNS_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_shifter_function.inc:84: Function 'DWF_shifter_uns_tc' with non-empty body is mapped to 'SHIFTER_UNS_TC_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_shifter_function.inc:125: Function 'DWF_shifter_tc_tc' with non-empty body is mapped to 'SHIFTER_TC_TC_OP'; body will be ignored. (VER-136)
Warning:  ./include/sim_ver/DW_shifter_function.inc:190: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:194: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:195: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:220: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:226: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:232: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:233: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:238: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:239: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:261: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:265: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:266: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:291: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:298: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:304: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:305: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:310: signed to unsigned conversion occurs. (VER-318)
Warning:  ./include/sim_ver/DW_shifter_function.inc:311: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:678: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:679: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:680: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:681: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:682: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:683: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:684: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:685: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:686: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:690: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:691: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:692: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:693: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:694: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:698: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:699: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:700: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:704: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v:705: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 332 in file
	'/home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           334            |    auto/auto     |
|           338            |     no/auto      |
|           362            |    auto/auto     |
|           445            |    auto/auto     |
|           520            |     no/auto      |
|           566            |     no/auto      |
|           612            |    auto/auto     |
|           644            |    auto/auto     |
|           676            |    auto/auto     |
|           713            |    auto/auto     |
|           749            |    auto/auto     |
|           834            |    auto/auto     |
|           952            |     no/auto      |
|           1001           |     no/auto      |
|           1048           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 332 in file
		'/home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   rB_32bit_p2_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_32bit_p2_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_32bit_p1_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_16bit_p4_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p5_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p4_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_16bit_p4_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p3_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_16bit_p3_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p3_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_16bit_p3_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p2_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_16bit_p2_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p2_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_16bit_p2_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p1_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_16bit_p1_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p1_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_16bit_p1_reg   | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_64bit_p1_reg   | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p8_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_32bit_p1_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|     ALU_out_reg     | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p8_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p8_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p7_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p7_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p7_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p7_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p6_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p6_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p6_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p6_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p5_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p5_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_8bit_p5_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rB_8bit_p4_reg    | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p4_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p4_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p3_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p3_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p2_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p2_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p1_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rA_8bit_div_p1_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
| rB_8bit_div_p8_reg  | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
|   rA_64bit_p1_reg   | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/DW01_add.db:DW01_add'
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW01_add-verilog.pvl not found, or does not contain a usable description of DW01_add. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW01_add-verilog.pvl not found, or does not contain a usable description of DW01_add. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW01_add-verilog.pvl not found, or does not contain a usable description of DW01_add. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW01_add-verilog.pvl not found, or does not contain a usable description of DW01_add. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW02_mult-verilog.pvl not found, or does not contain a usable description of DW02_mult. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW02_mult-verilog.pvl not found, or does not contain a usable description of DW02_mult. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW02_mult-verilog.pvl not found, or does not contain a usable description of DW02_mult. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW_div-verilog.pvl not found, or does not contain a usable description of DW_div. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Warning:  File /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Loaded 6 designs.
Current design is 'DW01_add'.
DW01_add DW_div DW02_mult DW_sqrt DW_shifter ALU
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc:40: Function 'DWF_sqrt_uns' with non-empty body is mapped to 'SQRT_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc:72: Function 'DWF_sqrt_tc' with non-empty body is mapped to 'SQRT_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v:72: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
elaborate DW_sqrt
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_sqrt'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW01_add.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW01_add.v
Presto compilation completed successfully.
1
elaborate DW01_add
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW01_add'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW02_mult.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW02_mult.v
Presto compilation completed successfully.
1
elaborate DW02_mult
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW02_mult'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:53: Function 'DWF_div_uns' with non-empty body is mapped to 'DIV_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:90: Function 'DWF_div_tc' with non-empty body is mapped to 'DIV_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:138: Function 'DWF_rem_uns' with non-empty body is mapped to 'REM_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:174: Function 'DWF_rem_tc' with non-empty body is mapped to 'REM_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:220: Function 'DWF_mod_uns' with non-empty body is mapped to 'MOD_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:256: Function 'DWF_mod_tc' with non-empty body is mapped to 'MOD_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v:104: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
elaborate DW_div
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_div'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:32: Function 'DWF_shifter_uns_uns' with non-empty body is mapped to 'SHIFTER_UNS_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:58: Function 'DWF_shifter_tc_uns' with non-empty body is mapped to 'SHIFTER_TC_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:84: Function 'DWF_shifter_uns_tc' with non-empty body is mapped to 'SHIFTER_UNS_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:125: Function 'DWF_shifter_tc_tc' with non-empty body is mapped to 'SHIFTER_TC_TC_OP'; body will be ignored. (VER-136)
Presto compilation completed successfully.
1
elaborate DW_shifter
Running PRESTO HDLC
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:190: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:194: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:195: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:220: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:226: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:232: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:233: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:238: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:239: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:261: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:265: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:266: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:291: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:298: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:304: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:305: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:310: signed to unsigned conversion occurs. (VER-318)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_shifter_function.inc:311: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_shifter'.
1
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'ALU'.
{ALU}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Error: Can't find  port 'a_width' on reference to 'DW_div' in 'refs'. (LINK-1)
Error: Can't find  port 'a_width' on reference to 'DW_div' in 'refs'. (LINK-1)
Information: Building the design 'DW_div' instantiated from design 'ALU' with
	the parameters "8,8,0,0". (HDL-193)
Presto compilation completed successfully.
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi1 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi2 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi3 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi4 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi5 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi6 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi7 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi8 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /home/viterbi/07/shivbhak/EE577b/proj-phase2/ALU_tosyn/src/ALU.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi1 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi2 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi3 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi4 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi5 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi6 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi7 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi8 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
0
# Create a clock with period of 5.
# create_clock -name clk -period 5.0 -waveform [list 0 2.5] [get_ports clk]
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_max_delay 5.0 -to [all_outputs];
1
set_max_delay 5.0 -from [all_inputs];
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 140 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi1 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi2 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi3 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi4 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi5 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi6 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi7 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)
Error: Can't find inout port 'a_width' on reference to 'DW_div' in 'ALU'. (LINK-1)
Error: Unable to match ports of cell dwdivi8 ('DW_div') to 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_sqrt_0'
  Processing 'ALU_DW_sqrt_1'
  Processing 'ALU_DW_sqrt_2'
  Processing 'ALU_DW_sqrt_3'
  Processing 'ALU_DW_sqrt_4'
  Processing 'ALU_DW_sqrt_5'
  Processing 'ALU_DW_sqrt_6'
  Processing 'ALU_DW_sqrt_7'
  Processing 'ALU_DW_sqrt_8'
  Processing 'ALU_DW_sqrt_9'
  Processing 'ALU_DW_sqrt_10'
  Processing 'ALU_DW_sqrt_11'
  Processing 'ALU_DW_sqrt_12'
  Processing 'ALU_DW_sqrt_13'
  Processing 'ALU_DW_sqrt_14'
  Mapping 'ALU_DW02_mult_0'
  Mapping 'ALU_DW02_mult_1'
  Mapping 'ALU_DW02_mult_2'
  Mapping 'ALU_DW02_mult_3'
  Mapping 'ALU_DW02_mult_4'
  Mapping 'ALU_DW02_mult_5'
  Mapping 'ALU_DW02_mult_6'
  Mapping 'ALU_DW02_mult_7'
  Mapping 'ALU_DW02_mult_8'
  Mapping 'ALU_DW02_mult_9'
  Mapping 'ALU_DW02_mult_10'
  Mapping 'ALU_DW02_mult_11'
  Mapping 'ALU_DW02_mult_12'
  Mapping 'ALU_DW02_mult_13'
  Mapping 'ALU_DW02_mult_14'
  Mapping 'ALU_DW02_mult_15'
  Mapping 'ALU_DW02_mult_16'
  Mapping 'ALU_DW02_mult_17'
  Mapping 'ALU_DW02_mult_18'
  Mapping 'ALU_DW02_mult_19'
  Mapping 'ALU_DW02_mult_20'
  Mapping 'ALU_DW02_mult_21'
  Mapping 'ALU_DW02_mult_22'
  Mapping 'ALU_DW02_mult_23'
  Mapping 'ALU_DW02_mult_24'
  Mapping 'ALU_DW02_mult_25'
  Mapping 'ALU_DW02_mult_26'
  Mapping 'ALU_DW02_mult_27'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_add_1'
  Processing 'ALU_DW01_add_2'
  Processing 'ALU_DW01_add_3'
  Processing 'ALU_DW01_add_4'
  Processing 'ALU_DW01_add_5'
  Processing 'ALU_DW01_add_6'
  Processing 'ALU_DW01_add_7'
  Processing 'ALU_DW01_add_8'
  Processing 'ALU_DW01_add_9'
  Processing 'ALU_DW01_add_10'
  Processing 'ALU_DW01_add_11'
  Processing 'ALU_DW01_add_12'
  Processing 'ALU_DW01_add_13'
  Processing 'ALU_DW01_add_14'
  Processing 'ALU_DW01_add_15'
  Processing 'ALU_DW01_add_16'
  Processing 'ALU_DW01_add_17'
  Processing 'ALU_DW01_add_18'
  Processing 'ALU_DW01_add_19'
  Processing 'ALU_DW01_add_20'
  Processing 'ALU_DW01_add_21'
  Processing 'ALU_DW01_add_22'
  Processing 'ALU_DW01_add_23'
  Processing 'ALU_DW01_add_24'
  Processing 'ALU_DW01_add_25'
  Processing 'ALU_DW01_add_26'
  Processing 'ALU_DW01_add_27'
  Processing 'ALU_DW01_add_28'
  Processing 'ALU_DW01_add_29'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   98967.4      0.00       0.0      36.9                          
    0:00:14   98967.4      0.00       0.0      36.9                          
    0:00:14   99198.8      0.00       0.0      36.9                          
    0:00:14   99801.8      0.00       0.0      36.9                          
    0:00:14  100851.2      0.00       0.0      36.6                          
    0:00:15  101970.9      0.00       0.0      36.3                          
    0:00:16  105327.8      0.00       0.0      26.4                          
    0:00:18  106884.0      0.00       0.0      21.7                          
    0:00:18  106884.0      0.00       0.0      21.7                          
    0:00:18  106884.0      0.00       0.0      21.7                          
    0:00:18  106884.0      0.00       0.0      21.7                          
    0:00:18  106884.0      0.00       0.0      21.7                          
    0:00:20  100050.5      0.00       0.0      20.0                          
    0:00:20  100044.9      0.00       0.0      20.0                          
    0:00:21  100044.9      0.00       0.0      20.0                          
    0:00:21  100044.9      0.00       0.0      20.0                          
    0:00:22  100044.9      0.00       0.0      20.0                          
    0:00:22  100044.9      0.00       0.0      20.0                          
    0:00:25  100749.8      0.00       0.0      18.0                          
    0:00:28  101369.3      0.00       0.0      16.6                          
    0:00:30  101929.6      0.00       0.0      15.4                          
    0:00:31  102441.6      0.00       0.0      14.6                          
    0:00:33  102871.0      0.00       0.0      14.0                          
    0:00:34  103269.9      0.00       0.0      13.5                          
    0:00:35  103674.0      0.00       0.0      12.9                          
    0:00:35  104038.2      0.00       0.0      12.5                          
    0:00:36  104396.3      0.00       0.0      12.0                          
    0:00:37  104727.1      0.00       0.0      11.6                          
    0:00:37  105042.0      0.00       0.0      11.2                          
    0:00:38  105329.7      0.00       0.0      10.9                          
    0:00:39  105609.4      0.00       0.0      10.5                          
    0:00:39  105853.0      0.00       0.0      10.2                          
    0:00:40  106044.9      0.00       0.0      10.0                          
    0:00:41  106204.9      0.00       0.0       9.8                          
    0:00:41  106204.9      0.00       0.0       9.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41  106204.9      0.00       0.0       9.8                          
    0:00:41  106204.9      0.00       0.0       9.8                          
    0:00:42  106138.8      0.00       0.0       9.8                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42  106138.8      0.00       0.0       9.8                          
    0:00:42  106262.7      0.00       0.0       9.7 dwm7/net27562            
    0:00:42  106394.1      0.00       0.0       9.6 dwm14/net22537           
    0:00:42  106535.8      0.00       0.0       9.5 dwm7/net27300            
    0:00:42  106675.2      0.00       0.0       9.4 dwm7/net26962            
    0:00:42  106845.1      0.00       0.0       9.3 dw_sqrt13/net16233       
    0:00:42  106989.6      0.00       0.0       9.3 dwm14/net23041           
    0:00:42  107134.2      0.00       0.0       9.2 dwm7/net27211            
    0:00:42  107282.9      0.00       0.0       9.2 dwm14/net22271           
    0:00:46  107332.7      0.00       0.0       9.2 N2407                    
    0:00:46  107453.3      0.00       0.0       9.0 srl_670/net32564         
    0:00:46  107629.3      0.00       0.0       8.9 n2816                    
    0:00:46  107905.2      0.00       0.0       8.8 n939                     
    0:00:46  108240.8      0.00       0.0       8.7 n1715                    
    0:00:46  108595.1      0.00       0.0       8.6 n2661                    
    0:00:47  108895.0      0.00       0.0       8.5 n1746                    
    0:00:47  109108.0      0.00       0.0       8.4 n643                     
    0:00:47  109471.7      0.00       0.0       8.3 n1292                    
    0:00:47  109816.7      0.00       0.0       8.2 n2117                    
    0:00:47  110067.7      0.00       0.0       8.1 n3208                    
    0:00:47  110403.3      0.00       0.0       8.1 n1700                    
    0:00:47  110767.0      0.00       0.0       8.0 n2450                    
    0:00:47  111130.7      0.00       0.0       7.9 n3010                    
    0:00:47  111432.9      0.00       0.0       7.8 n641                     
    0:00:47  111567.2      0.00       0.0       7.8 n976                     
    0:00:47  111706.5      0.00       0.0       7.7 n1546                    
    0:00:47  111845.9      0.00       0.0       7.7 n2399                    
    0:00:47  111993.3      0.00       0.0       7.6 N1031                    
    0:00:47  112159.9      0.00       0.0       7.5 n777                     
    0:00:47  112332.1      0.00       0.0       7.4 n1375                    
    0:00:48  112502.9      0.00       0.0       7.3 n2133                    
    0:00:48  112672.4      0.00       0.0       7.2 n2902                    
    0:00:48  112839.0      0.00       0.0       7.1 N700                     
    0:00:48  112971.8      0.00       0.0       7.1 n802                     
    0:00:48  113100.8      0.00       0.0       7.1 n1195                    
    0:00:48  113229.9      0.00       0.0       7.0 n1589                    
    0:00:48  113358.9      0.00       0.0       7.0 n2063                    
    0:00:48  113488.0      0.00       0.0       7.0 n2534                    
    0:00:48  113622.2      0.00       0.0       7.0 n3036                    
    0:00:48  113756.4      0.00       0.0       6.9 n635                     
    0:00:48  113895.8      0.00       0.0       6.9 n1301                    
    0:00:48  114035.2      0.00       0.0       6.9 n2171                    

Information: Preparing to interrupt optimization... (INT-5)


Information: Aborting optimization... (INT-6)

Information: Process terminated by interrupt. (INT-4)
