<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element Altera_UP_SD_Card_Avalon_Interface_0
   {
      datum _sortIndex
      {
         value = "72";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element Communication_Module_v2_Ch1
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Communication_Module_v2_Ch1.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164382720";
         type = "String";
      }
   }
   element Communication_Module_v2_Ch2
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Communication_Module_v2_Ch2.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164381696";
         type = "String";
      }
   }
   element Communication_Module_v2_Ch3
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Communication_Module_v2_Ch3.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164380672";
         type = "String";
      }
   }
   element Communication_Module_v2_Ch4
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Communication_Module_v2_Ch4.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164379648";
         type = "String";
      }
   }
   element Communication_Module_v2_Ch5
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Communication_Module_v2_Ch5.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164378624";
         type = "String";
      }
   }
   element Communication_Module_v2_Ch6
   {
      datum _sortIndex
      {
         value = "49";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Communication_Module_v2_Ch6.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164377600";
         type = "String";
      }
   }
   element FTDI_UMFT601A_Module
   {
      datum _sortIndex
      {
         value = "57";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FTDI_UMFT601A_Module.avalon_slave_config
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2164376576";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element MebX_Qsys_Project
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element Memory_Filler
   {
      datum _sortIndex
      {
         value = "58";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Memory_Filler.avalon_slave_config
   {
      datum baseAddress
      {
         value = "2181038080";
         type = "String";
      }
   }
   element RMAP_Echoing
   {
      datum _sortIndex
      {
         value = "55";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SEVEN_SEGMENT_CONTROLLER
   {
      datum _sortIndex
      {
         value = "80";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SEVEN_SEGMENT_CONTROLLER.SSDP_avalon_slave
   {
      datum baseAddress
      {
         value = "2576";
         type = "String";
      }
   }
   element SpaceWire_Channel_A
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_B
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_C
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_D
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_E
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_F
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_G
   {
      datum _sortIndex
      {
         value = "51";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SpaceWire_Channel_H
   {
      datum _sortIndex
      {
         value = "54";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Sync_Signal_Filter_Latch_0
   {
      datum _sortIndex
      {
         value = "88";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Synchronization_COMM_0
   {
      datum _sortIndex
      {
         value = "52";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element Synchronization_COMM_0.avalon_mm_config_slave
   {
      datum baseAddress
      {
         value = "2164375552";
         type = "String";
      }
   }
   element clk_100
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_200
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_50.clk_reset
   {
      datum color
      {
         value = "-3368704";
         type = "int";
      }
   }
   element clk_ftdi
   {
      datum _sortIndex
      {
         value = "56";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_bridge_afi_50
   {
      datum _sortIndex
      {
         value = "59";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clock_bridge_afi_50.m0
   {
      datum color
      {
         value = "-3394561";
         type = "int";
      }
   }
   element clock_bridge_afi_50.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
   element csense_adc_fo
   {
      datum _sortIndex
      {
         value = "75";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element csense_adc_fo.s1
   {
      datum baseAddress
      {
         value = "2320";
         type = "String";
      }
   }
   element csense_cs_n
   {
      datum _sortIndex
      {
         value = "76";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element csense_cs_n.s1
   {
      datum baseAddress
      {
         value = "2336";
         type = "String";
      }
   }
   element csense_sck
   {
      datum _sortIndex
      {
         value = "77";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element csense_sck.s1
   {
      datum baseAddress
      {
         value = "2352";
         type = "String";
      }
   }
   element csense_sdi
   {
      datum _sortIndex
      {
         value = "78";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element csense_sdi.s1
   {
      datum baseAddress
      {
         value = "2368";
         type = "String";
      }
   }
   element csense_sdo
   {
      datum _sortIndex
      {
         value = "79";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element csense_sdo.s1
   {
      datum baseAddress
      {
         value = "2384";
         type = "String";
      }
   }
   element ddr2_address_span_extender
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element ddr2_address_span_extender.cntl
   {
      datum baseAddress
      {
         value = "2164383744";
         type = "String";
      }
   }
   element ddr2_address_span_extender.windowed_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element ext_flash
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element ext_flash.uas
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2214592512";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2166468432";
         type = "String";
      }
   }
   element m1_clock_bridge
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch1_left
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch1_right
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch1_rmap
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch2_left
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch2_right
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch2_rmap
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch3_left
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch3_right
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch3_rmap
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch4_left
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch4_right
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch4_rmap
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch5_left
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch5_right
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch5_rmap
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch6_left
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch6_right
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ch6_rmap
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_ftdi
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_general
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_clock_bridge_general.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element m1_ddr2_i2c_scl
   {
      datum _sortIndex
      {
         value = "67";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_ddr2_i2c_scl.s1
   {
      datum baseAddress
      {
         value = "2544";
         type = "String";
      }
   }
   element m1_ddr2_i2c_sda
   {
      datum _sortIndex
      {
         value = "68";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_ddr2_i2c_sda.s1
   {
      datum baseAddress
      {
         value = "2560";
         type = "String";
      }
   }
   element m1_ddr2_memory
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m1_ddr2_memory.avl
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element m2_ddr2_i2c_scl
   {
      datum _sortIndex
      {
         value = "69";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m2_ddr2_i2c_scl.s1
   {
      datum baseAddress
      {
         value = "2400";
         type = "String";
      }
   }
   element m2_ddr2_i2c_sda
   {
      datum _sortIndex
      {
         value = "70";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m2_ddr2_i2c_sda.s1
   {
      datum baseAddress
      {
         value = "2416";
         type = "String";
      }
   }
   element m2_ddr2_memory
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element m2_ddr2_memory.afi_clk
   {
      datum color
      {
         value = "-16777063";
         type = "int";
      }
   }
   element m2_ddr2_memory.afi_half_clk
   {
      datum color
      {
         value = "-10053121";
         type = "int";
      }
   }
   element m2_ddr2_memory.avl
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
   element mebNios
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element mebNios
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios2_gen2_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element nios2_gen2_0.data_master
   {
      datum color
      {
         value = "-16737895";
         type = "int";
      }
   }
   element nios2_gen2_0.debug_mem_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2166458368";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element nios_implementacao
   {
      datum _originalDeviceFamily
      {
         value = "Stratix IV";
         type = "String";
      }
   }
   element onchip_memory
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2165309440";
         type = "String";
      }
   }
   element pio_BUTTON
   {
      datum _sortIndex
      {
         value = "62";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_BUTTON.s1
   {
      datum baseAddress
      {
         value = "2528";
         type = "String";
      }
   }
   element pio_DIP
   {
      datum _sortIndex
      {
         value = "63";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_DIP.s1
   {
      datum baseAddress
      {
         value = "2496";
         type = "String";
      }
   }
   element pio_EXT
   {
      datum _sortIndex
      {
         value = "64";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_EXT.s1
   {
      datum baseAddress
      {
         value = "2480";
         type = "String";
      }
   }
   element pio_LED
   {
      datum _sortIndex
      {
         value = "65";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_LED.s1
   {
      datum baseAddress
      {
         value = "2512";
         type = "String";
      }
   }
   element pio_LED_painel
   {
      datum _sortIndex
      {
         value = "66";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_LED_painel.s1
   {
      datum baseAddress
      {
         value = "2304";
         type = "String";
      }
   }
   element pio_ctrl_io_lvds
   {
      datum _sortIndex
      {
         value = "87";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_ctrl_io_lvds.s1
   {
      datum baseAddress
      {
         value = "2208";
         type = "String";
      }
   }
   element pio_ftdi_umft601a_module_reset
   {
      datum _sortIndex
      {
         value = "91";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_ftdi_umft601a_module_reset.s1
   {
      datum baseAddress
      {
         value = "2816";
         type = "String";
      }
   }
   element pio_iso_logic_signal_enable
   {
      datum _sortIndex
      {
         value = "92";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pio_iso_logic_signal_enable.s1
   {
      datum baseAddress
      {
         value = "2832";
         type = "String";
      }
   }
   element rmap_mem_nfee_comm_1
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_comm_1.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164359168";
         type = "String";
      }
   }
   element rmap_mem_nfee_comm_2
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_comm_2.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164342784";
         type = "String";
      }
   }
   element rmap_mem_nfee_comm_3
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_comm_3.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164326400";
         type = "String";
      }
   }
   element rmap_mem_nfee_comm_4
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_comm_4.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164310016";
         type = "String";
      }
   }
   element rmap_mem_nfee_comm_5
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_comm_5.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164293632";
         type = "String";
      }
   }
   element rmap_mem_nfee_comm_6
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_comm_6.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164277248";
         type = "String";
      }
   }
   element rmap_mem_nfee_scom_0
   {
      datum _sortIndex
      {
         value = "53";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rmap_mem_nfee_scom_0.avalon_rmap_slave_0
   {
      datum baseAddress
      {
         value = "2164260864";
         type = "String";
      }
   }
   element rs232_uart
   {
      datum _sortIndex
      {
         value = "86";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rs232_uart.s1
   {
      datum baseAddress
      {
         value = "2112";
         type = "String";
      }
   }
   element rst_controller
   {
      datum _sortIndex
      {
         value = "90";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rst_controller.avalon_rst_controller_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element rtcc_alarm
   {
      datum _sortIndex
      {
         value = "81";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rtcc_alarm.s1
   {
      datum baseAddress
      {
         value = "2288";
         type = "String";
      }
   }
   element rtcc_cs_n
   {
      datum _sortIndex
      {
         value = "82";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rtcc_cs_n.s1
   {
      datum baseAddress
      {
         value = "2224";
         type = "String";
      }
   }
   element rtcc_sck
   {
      datum _sortIndex
      {
         value = "83";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rtcc_sck.s1
   {
      datum baseAddress
      {
         value = "2240";
         type = "String";
      }
   }
   element rtcc_sdi
   {
      datum _sortIndex
      {
         value = "84";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rtcc_sdi.s1
   {
      datum baseAddress
      {
         value = "2256";
         type = "String";
      }
   }
   element rtcc_sdo
   {
      datum _sortIndex
      {
         value = "85";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element rtcc_sdo.s1
   {
      datum baseAddress
      {
         value = "2272";
         type = "String";
      }
   }
   element sd_card_wp_n
   {
      datum _sortIndex
      {
         value = "71";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sd_card_wp_n.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2464";
         type = "String";
      }
   }
   element subsystemA_0
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
   }
   element sync
   {
      datum _sortIndex
      {
         value = "89";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sync.avalon_mm_slave
   {
      datum baseAddress
      {
         value = "1024";
         type = "String";
      }
   }
   element sysid_qsys
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sysid_qsys.control_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2166468416";
         type = "String";
      }
   }
   element temp_scl
   {
      datum _sortIndex
      {
         value = "73";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element temp_scl.s1
   {
      datum baseAddress
      {
         value = "2448";
         type = "String";
      }
   }
   element temp_sda
   {
      datum _sortIndex
      {
         value = "74";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element temp_sda.s1
   {
      datum baseAddress
      {
         value = "2432";
         type = "String";
      }
   }
   element timer_1ms
   {
      datum _sortIndex
      {
         value = "60";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer_1ms.s1
   {
      datum baseAddress
      {
         value = "2176";
         type = "String";
      }
   }
   element timer_1us
   {
      datum _sortIndex
      {
         value = "61";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer_1us.s1
   {
      datum baseAddress
      {
         value = "2144";
         type = "String";
      }
   }
   element tristate_conduit_bridge_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX530KH40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="button"
   internal="pio_BUTTON.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk50" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface
   name="comm_1_measurements"
   internal="Communication_Module_v2_Ch1.conduit_end_comm_measurements"
   type="conduit"
   dir="end" />
 <interface
   name="comm_1_sync"
   internal="Communication_Module_v2_Ch1.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="comm_2_measurements"
   internal="Communication_Module_v2_Ch2.conduit_end_comm_measurements"
   type="conduit"
   dir="end" />
 <interface
   name="comm_2_sync"
   internal="Communication_Module_v2_Ch2.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="comm_3_measurements"
   internal="Communication_Module_v2_Ch3.conduit_end_comm_measurements"
   type="conduit"
   dir="end" />
 <interface
   name="comm_3_sync"
   internal="Communication_Module_v2_Ch3.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="comm_4_measurements"
   internal="Communication_Module_v2_Ch4.conduit_end_comm_measurements"
   type="conduit"
   dir="end" />
 <interface
   name="comm_4_sync"
   internal="Communication_Module_v2_Ch4.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="comm_5_measurements"
   internal="Communication_Module_v2_Ch5.conduit_end_comm_measurements"
   type="conduit"
   dir="end" />
 <interface
   name="comm_5_sync"
   internal="Communication_Module_v2_Ch5.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="comm_6_measurements"
   internal="Communication_Module_v2_Ch6.conduit_end_comm_measurements"
   type="conduit"
   dir="end" />
 <interface
   name="comm_6_sync"
   internal="Communication_Module_v2_Ch6.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="csense_adc_fo"
   internal="csense_adc_fo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_cs_n"
   internal="csense_cs_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sck"
   internal="csense_sck.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sdi"
   internal="csense_sdi.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sdo"
   internal="csense_sdo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ctrl_io_lvds"
   internal="pio_ctrl_io_lvds.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dip"
   internal="pio_DIP.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ext"
   internal="pio_EXT.external_connection"
   type="conduit"
   dir="end" />
 <interface name="ftdi_clk" internal="clk_ftdi.clk_in" type="clock" dir="end" />
 <interface
   name="led_de4"
   internal="pio_LED.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led_painel"
   internal="pio_LED_painel.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_i2c_scl"
   internal="m1_ddr2_i2c_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_i2c_sda"
   internal="m1_ddr2_i2c_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_memory"
   internal="m1_ddr2_memory.memory"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_memory_pll_ref_clk"
   internal="m1_ddr2_memory.pll_ref_clk"
   type="clock"
   dir="end" />
 <interface
   name="m1_ddr2_memory_status"
   internal="m1_ddr2_memory.status"
   type="conduit"
   dir="end" />
 <interface
   name="m1_ddr2_oct"
   internal="m1_ddr2_memory.oct"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_i2c_scl"
   internal="m2_ddr2_i2c_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_i2c_sda"
   internal="m2_ddr2_i2c_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory"
   internal="m2_ddr2_memory.memory"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory_dll_sharing"
   internal="m2_ddr2_memory.dll_sharing"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory_pll_sharing"
   internal="m2_ddr2_memory.pll_sharing"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_memory_status"
   internal="m2_ddr2_memory.status"
   type="conduit"
   dir="end" />
 <interface
   name="m2_ddr2_oct"
   internal="m2_ddr2_memory.oct"
   type="conduit"
   dir="end" />
 <interface
   name="pio_ftdi_umft601a_module_reset"
   internal="pio_ftdi_umft601a_module_reset.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pio_iso_logic_signal_enable"
   internal="pio_iso_logic_signal_enable.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rs232_uart"
   internal="rs232_uart.external_connection"
   type="conduit"
   dir="end" />
 <interface name="rst" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface
   name="rst_controller_conduit_reset_input"
   internal="rst_controller.conduit_reset_input"
   type="conduit"
   dir="end" />
 <interface
   name="rst_controller_conduit_simucam_reset"
   internal="rst_controller.conduit_simucam_reset"
   type="conduit"
   dir="end" />
 <interface name="rtcc_alarm" internal="rtcc_alarm.external_connection" />
 <interface name="rtcc_cs_n" internal="rtcc_cs_n.external_connection" />
 <interface name="rtcc_sck" internal="rtcc_sck.external_connection" />
 <interface name="rtcc_sdi" internal="rtcc_sdi.external_connection" />
 <interface name="rtcc_sdo" internal="rtcc_sdo.external_connection" />
 <interface
   name="scom_0_sync"
   internal="Synchronization_COMM_0.conduit_end_channel_sync"
   type="conduit"
   dir="end" />
 <interface
   name="sd_card_ip"
   internal="Altera_UP_SD_Card_Avalon_Interface_0.conduit_end" />
 <interface
   name="sd_card_wp_n_io"
   internal="sd_card_wp_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_a_enable"
   internal="SpaceWire_Channel_A.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_a_leds"
   internal="SpaceWire_Channel_A.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_a_lvds"
   internal="SpaceWire_Channel_A.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_b_enable"
   internal="SpaceWire_Channel_B.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_b_leds"
   internal="SpaceWire_Channel_B.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_b_lvds"
   internal="SpaceWire_Channel_B.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_c_enable"
   internal="SpaceWire_Channel_C.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_c_leds"
   internal="SpaceWire_Channel_C.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_c_lvds"
   internal="SpaceWire_Channel_C.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_d_enable"
   internal="SpaceWire_Channel_D.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_d_leds"
   internal="SpaceWire_Channel_D.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_d_lvds"
   internal="SpaceWire_Channel_D.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_e_enable"
   internal="SpaceWire_Channel_E.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_e_leds"
   internal="SpaceWire_Channel_E.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_e_lvds"
   internal="SpaceWire_Channel_E.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_f_enable"
   internal="SpaceWire_Channel_F.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_f_leds"
   internal="SpaceWire_Channel_F.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_f_lvds"
   internal="SpaceWire_Channel_F.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_g_enable"
   internal="SpaceWire_Channel_G.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_g_leds"
   internal="SpaceWire_Channel_G.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_g_lvds"
   internal="SpaceWire_Channel_G.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_h_enable"
   internal="SpaceWire_Channel_H.conduit_end_spacewire_enable"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_h_leds"
   internal="SpaceWire_Channel_H.conduit_end_spacewire_leds"
   type="conduit"
   dir="end" />
 <interface
   name="spwc_h_lvds"
   internal="SpaceWire_Channel_H.conduit_end_spacewire_lvds"
   type="conduit"
   dir="end" />
 <interface name="ssdp" internal="SEVEN_SEGMENT_CONTROLLER.SSDP_conduit" />
 <interface
   name="sync_filtered_sig"
   internal="Sync_Signal_Filter_Latch_0.conduit_end_filtered_sig"
   type="conduit"
   dir="end" />
 <interface name="sync_in" internal="sync.sync_in" type="conduit" dir="end" />
 <interface name="sync_in_en" internal="sync.sync_in_en" type="conduit" dir="end" />
 <interface name="sync_out" internal="sync.sync_out" type="conduit" dir="end" />
 <interface
   name="sync_out_en"
   internal="sync.sync_out_en"
   type="conduit"
   dir="end" />
 <interface name="sync_spw1" internal="sync.sync_spw1" type="conduit" dir="end" />
 <interface name="sync_spw2" internal="sync.sync_spw2" type="conduit" dir="end" />
 <interface name="sync_spw3" internal="sync.sync_spw3" type="conduit" dir="end" />
 <interface name="sync_spw4" internal="sync.sync_spw4" type="conduit" dir="end" />
 <interface name="sync_spw5" internal="sync.sync_spw5" type="conduit" dir="end" />
 <interface name="sync_spw6" internal="sync.sync_spw6" type="conduit" dir="end" />
 <interface name="sync_spw7" internal="sync.sync_spw7" type="conduit" dir="end" />
 <interface name="sync_spw8" internal="sync.sync_spw8" type="conduit" dir="end" />
 <interface name="sync_spwa" internal="sync.sync_spwa" />
 <interface name="sync_spwb" internal="sync.sync_spwb" />
 <interface name="sync_spwc" internal="sync.sync_spwc" />
 <interface name="sync_spwd" internal="sync.sync_spwd" />
 <interface name="sync_spwe" internal="sync.sync_spwe" />
 <interface name="sync_spwf" internal="sync.sync_spwf" />
 <interface name="sync_spwg" internal="sync.sync_spwg" />
 <interface name="sync_spwh" internal="sync.sync_spwh" />
 <interface
   name="sync_unfiltered_sig"
   internal="Sync_Signal_Filter_Latch_0.conduit_end_unfiltered_sig"
   type="conduit"
   dir="end" />
 <interface
   name="temp_scl"
   internal="temp_scl.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="temp_sda"
   internal="temp_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="timer_1ms_external_port"
   internal="timer_1ms.external_port"
   type="conduit"
   dir="end" />
 <interface
   name="timer_1us_external_port"
   internal="timer_1us.external_port"
   type="conduit"
   dir="end" />
 <interface
   name="tristate_conduit"
   internal="tristate_conduit_bridge_0.out"
   type="conduit"
   dir="end" />
 <interface
   name="umft601a_pins"
   internal="FTDI_UMFT601A_Module.conduit_umft601a_pins"
   type="conduit"
   dir="end" />
 <module
   name="Altera_UP_SD_Card_Avalon_Interface_0"
   kind="Altera_UP_SD_Card_Avalon_Interface"
   version="18.0"
   enabled="0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   name="Communication_Module_v2_Ch1"
   kind="Communication_Module_v2"
   version="1.6"
   enabled="1" />
 <module
   name="Communication_Module_v2_Ch2"
   kind="Communication_Module_v2"
   version="1.6"
   enabled="1" />
 <module
   name="Communication_Module_v2_Ch3"
   kind="Communication_Module_v2"
   version="1.6"
   enabled="1" />
 <module
   name="Communication_Module_v2_Ch4"
   kind="Communication_Module_v2"
   version="1.6"
   enabled="1" />
 <module
   name="Communication_Module_v2_Ch5"
   kind="Communication_Module_v2"
   version="1.6"
   enabled="1" />
 <module
   name="Communication_Module_v2_Ch6"
   kind="Communication_Module_v2"
   version="1.6"
   enabled="1" />
 <module
   name="FTDI_UMFT601A_Module"
   kind="FTDI_UMFT601A_Module"
   version="2.3"
   enabled="1" />
 <module name="Memory_Filler" kind="Memory_Filler" version="1.0" enabled="1" />
 <module name="RMAP_Echoing" kind="RMAP_Echoing" version="1.3" enabled="1" />
 <module
   name="SEVEN_SEGMENT_CONTROLLER"
   kind="SEVEN_SEGMENT_CONTROLLER"
   version="1.0"
   enabled="0" />
 <module
   name="SpaceWire_Channel_A"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_B"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_C"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_D"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_E"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_F"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_G"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="SpaceWire_Channel_H"
   kind="SpaceWire_Channel"
   version="1.5"
   enabled="1" />
 <module
   name="Sync_Signal_Filter_Latch_0"
   kind="Signal_Filter_Latch"
   version="1.0"
   enabled="1" />
 <module
   name="Synchronization_COMM_0"
   kind="Synchronization_COMM"
   version="1.4"
   enabled="1" />
 <module name="clk_100" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="100000000" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_200" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="200000000" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_50" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clk_ftdi" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="clock_bridge_afi_50"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="12" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="csense_adc_fo"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="csense_cs_n"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module name="csense_sck" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="csense_sdi" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="csense_sdo" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="ddr2_address_span_extender"
   kind="altera_address_span_extender"
   version="18.1"
   enabled="1">
  <parameter name="BURSTCOUNT_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="ENABLE_SLAVE_PORT" value="true" />
  <parameter name="MASTER_ADDRESS_DEF" value="0" />
  <parameter name="MASTER_ADDRESS_WIDTH" value="32" />
  <parameter name="MAX_PENDING_READS" value="8" />
  <parameter name="SLAVE_ADDRESS_WIDTH" value="29" />
  <parameter name="SUB_WINDOW_COUNT" value="1" />
 </module>
 <module
   name="ext_flash"
   kind="altera_generic_tristate_controller"
   version="18.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isNonVolatileStorage,embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111\,altera_avalon_cfi_flash,altera_avalon_cfi_flash,25,100,20,"ns",33554432u,16,1,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="TCM_ADDRESS_W" value="26" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_DATA_HOLD" value="20" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_READ_WAIT" value="100" />
  <parameter name="TCM_SETUP_WAIT" value="25" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_WRITE_WAIT" value="100" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="m1_clock_bridge"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="8" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="8" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch1_left"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch1_right"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch1_rmap"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch2_left"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch2_right"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch2_rmap"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch3_left"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch3_right"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch3_rmap"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch4_left"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch4_right"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch4_rmap"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch5_left"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch5_right"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch5_rmap"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch6_left"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch6_right"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ch6_rmap"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_ftdi"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_clock_bridge_general"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module
   name="m1_ddr2_i2c_scl"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m1_ddr2_i2c_sda"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m1_ddr2_memory"
   kind="altera_mem_if_ddr2_emif"
   version="18.1"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="128" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="2" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRAS_NS" value="45.0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="0,0,0,0,0,0" />
  <parameter name="RATE" value="Half" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="375" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_TQHS" value="340" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <module
   name="m2_ddr2_i2c_scl"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m2_ddr2_i2c_sda"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="m2_ddr2_memory"
   kind="altera_mem_if_ddr2_emif"
   version="18.1"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="128" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="Master" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="2" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRAS_NS" value="45.0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="Master" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="PRIORITY_PORT" value="0,0,0,0,0,0" />
  <parameter name="RATE" value="Half" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="375" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_TQHS" value="340" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <module
   name="nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="32" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='ddr2_address_span_extender.windowed_slave' start='0x0' end='0x80000000' type='altera_address_span_extender.windowed_slave' /><slave name='sync.avalon_mm_slave' start='0x80000400' end='0x80000800' type='Sync.avalon_mm_slave' /><slave name='rst_controller.avalon_rst_controller_slave' start='0x80000800' end='0x80000840' type='rst_controller.avalon_rst_controller_slave' /><slave name='rs232_uart.s1' start='0x80000840' end='0x80000860' type='altera_avalon_uart.s1' /><slave name='timer_1us.s1' start='0x80000860' end='0x80000880' type='altera_avalon_timer.s1' /><slave name='timer_1ms.s1' start='0x80000880' end='0x800008A0' type='altera_avalon_timer.s1' /><slave name='pio_ctrl_io_lvds.s1' start='0x800008A0' end='0x800008B0' type='altera_avalon_pio.s1' /><slave name='pio_LED_painel.s1' start='0x80000900' end='0x80000910' type='altera_avalon_pio.s1' /><slave name='csense_adc_fo.s1' start='0x80000910' end='0x80000920' type='altera_avalon_pio.s1' /><slave name='csense_cs_n.s1' start='0x80000920' end='0x80000930' type='altera_avalon_pio.s1' /><slave name='csense_sck.s1' start='0x80000930' end='0x80000940' type='altera_avalon_pio.s1' /><slave name='csense_sdi.s1' start='0x80000940' end='0x80000950' type='altera_avalon_pio.s1' /><slave name='csense_sdo.s1' start='0x80000950' end='0x80000960' type='altera_avalon_pio.s1' /><slave name='m2_ddr2_i2c_scl.s1' start='0x80000960' end='0x80000970' type='altera_avalon_pio.s1' /><slave name='m2_ddr2_i2c_sda.s1' start='0x80000970' end='0x80000980' type='altera_avalon_pio.s1' /><slave name='temp_sda.s1' start='0x80000980' end='0x80000990' type='altera_avalon_pio.s1' /><slave name='temp_scl.s1' start='0x80000990' end='0x800009A0' type='altera_avalon_pio.s1' /><slave name='sd_card_wp_n.s1' start='0x800009A0' end='0x800009B0' type='altera_avalon_pio.s1' /><slave name='pio_EXT.s1' start='0x800009B0' end='0x800009C0' type='altera_avalon_pio.s1' /><slave name='pio_DIP.s1' start='0x800009C0' end='0x800009D0' type='altera_avalon_pio.s1' /><slave name='pio_LED.s1' start='0x800009D0' end='0x800009E0' type='altera_avalon_pio.s1' /><slave name='pio_BUTTON.s1' start='0x800009E0' end='0x800009F0' type='altera_avalon_pio.s1' /><slave name='m1_ddr2_i2c_scl.s1' start='0x800009F0' end='0x80000A00' type='altera_avalon_pio.s1' /><slave name='m1_ddr2_i2c_sda.s1' start='0x80000A00' end='0x80000A10' type='altera_avalon_pio.s1' /><slave name='pio_ftdi_umft601a_module_reset.s1' start='0x80000B00' end='0x80000B10' type='altera_avalon_pio.s1' /><slave name='pio_iso_logic_signal_enable.s1' start='0x80000B10' end='0x80000B20' type='altera_avalon_pio.s1' /><slave name='rmap_mem_nfee_scom_0.avalon_rmap_slave_0' start='0x81000000' end='0x81004000' type='RMAP_Memory_SCOM_Area.avalon_rmap_slave_0' /><slave name='rmap_mem_nfee_comm_6.avalon_rmap_slave_0' start='0x81004000' end='0x81008000' type='RMAP_Memory_NFEE_Area.avalon_rmap_slave_0' /><slave name='rmap_mem_nfee_comm_5.avalon_rmap_slave_0' start='0x81008000' end='0x8100C000' type='RMAP_Memory_NFEE_Area.avalon_rmap_slave_0' /><slave name='rmap_mem_nfee_comm_4.avalon_rmap_slave_0' start='0x8100C000' end='0x81010000' type='RMAP_Memory_NFEE_Area.avalon_rmap_slave_0' /><slave name='rmap_mem_nfee_comm_3.avalon_rmap_slave_0' start='0x81010000' end='0x81014000' type='RMAP_Memory_NFEE_Area.avalon_rmap_slave_0' /><slave name='rmap_mem_nfee_comm_2.avalon_rmap_slave_0' start='0x81014000' end='0x81018000' type='RMAP_Memory_NFEE_Area.avalon_rmap_slave_0' /><slave name='rmap_mem_nfee_comm_1.avalon_rmap_slave_0' start='0x81018000' end='0x8101C000' type='RMAP_Memory_NFEE_Area.avalon_rmap_slave_0' /><slave name='Synchronization_COMM_0.avalon_mm_config_slave' start='0x8101C000' end='0x8101C400' type='Synchronization_COMM.avalon_mm_config_slave' /><slave name='FTDI_UMFT601A_Module.avalon_slave_config' start='0x8101C400' end='0x8101C800' type='FTDI_UMFT601A_Module.avalon_slave_config' /><slave name='Communication_Module_v2_Ch6.avalon_mm_config_slave' start='0x8101C800' end='0x8101CC00' type='Communication_Module_v2.avalon_mm_config_slave' /><slave name='Communication_Module_v2_Ch5.avalon_mm_config_slave' start='0x8101CC00' end='0x8101D000' type='Communication_Module_v2.avalon_mm_config_slave' /><slave name='Communication_Module_v2_Ch4.avalon_mm_config_slave' start='0x8101D000' end='0x8101D400' type='Communication_Module_v2.avalon_mm_config_slave' /><slave name='Communication_Module_v2_Ch3.avalon_mm_config_slave' start='0x8101D400' end='0x8101D800' type='Communication_Module_v2.avalon_mm_config_slave' /><slave name='Communication_Module_v2_Ch2.avalon_mm_config_slave' start='0x8101D800' end='0x8101DC00' type='Communication_Module_v2.avalon_mm_config_slave' /><slave name='Communication_Module_v2_Ch1.avalon_mm_config_slave' start='0x8101DC00' end='0x8101E000' type='Communication_Module_v2.avalon_mm_config_slave' /><slave name='ddr2_address_span_extender.cntl' start='0x8101E000' end='0x8101E008' type='altera_address_span_extender.cntl' /><slave name='onchip_memory.s1' start='0x81100000' end='0x811C0000' type='altera_avalon_onchip_memory2.s1' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x81218800' end='0x81219000' type='altera_nios2_gen2.debug_mem_slave' /><slave name='sysid_qsys.control_slave' start='0x8121AF40' end='0x8121AF48' type='altera_avalon_sysid_qsys.control_slave' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x8121AF50' end='0x8121AF58' type='altera_avalon_jtag_uart.avalon_jtag_slave' /><slave name='Memory_Filler.avalon_slave_config' start='0x82000000' end='0x82000400' type='Memory_Filler.avalon_slave_config' /><slave name='ext_flash.uas' start='0x84000000' end='0x88000000' type='altera_generic_tristate_controller.uas' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dividerType" value="srt2" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave" value="onchip_memory.s1" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Fast" />
  <parameter name="instAddrWidth" value="32" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='onchip_memory.s1' start='0x81100000' end='0x811C0000' type='altera_avalon_onchip_memory2.s1' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x81218800' end='0x81219000' type='altera_nios2_gen2.debug_mem_slave' /><slave name='ext_flash.uas' start='0x84000000' end='0x88000000' type='altera_generic_tristate_controller.uas' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="2097135" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="1" />
  <parameter name="mul_shift_choice" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="register_file_por" value="false" />
  <parameter name="resetOffset" value="33685504" />
  <parameter name="resetSlave" value="ext_flash.uas" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory</parameter>
  <parameter name="blockType" value="M9K" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="786432" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module name="pio_BUTTON" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module name="pio_DIP" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="pio_EXT" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="pio_LED" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module
   name="pio_LED_painel"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="65536" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="21" />
 </module>
 <module
   name="pio_ctrl_io_lvds"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="4" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module
   name="pio_ftdi_umft601a_module_reset"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="pio_iso_logic_signal_enable"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="rmap_mem_nfee_comm_1"
   kind="RMAP_Memory_NFEE_Area"
   version="1.4"
   enabled="1" />
 <module
   name="rmap_mem_nfee_comm_2"
   kind="RMAP_Memory_NFEE_Area"
   version="1.4"
   enabled="1" />
 <module
   name="rmap_mem_nfee_comm_3"
   kind="RMAP_Memory_NFEE_Area"
   version="1.4"
   enabled="1" />
 <module
   name="rmap_mem_nfee_comm_4"
   kind="RMAP_Memory_NFEE_Area"
   version="1.4"
   enabled="1" />
 <module
   name="rmap_mem_nfee_comm_5"
   kind="RMAP_Memory_NFEE_Area"
   version="1.4"
   enabled="1" />
 <module
   name="rmap_mem_nfee_comm_6"
   kind="RMAP_Memory_NFEE_Area"
   version="1.4"
   enabled="1" />
 <module
   name="rmap_mem_nfee_scom_0"
   kind="RMAP_Memory_SCOM_Area"
   version="1.3"
   enabled="1" />
 <module
   name="rs232_uart"
   kind="altera_avalon_uart"
   version="18.1"
   enabled="1">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="false" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <module name="rst_controller" kind="rst_controller" version="1.6" enabled="1" />
 <module name="rtcc_alarm" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_cs_n" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_sck" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_sdi" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="rtcc_sdo" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="sd_card_wp_n"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="sync" kind="Sync" version="1.8" enabled="1">
  <parameter name="g_PRE_SYNC_IRQ_NUMBER" value="12" />
  <parameter name="g_SYNC_IRQ_NUMBER" value="11" />
 </module>
 <module
   name="sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   enabled="1">
  <parameter name="id" value="113" />
 </module>
 <module name="temp_scl" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="temp_sda" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="timer_1ms"
   kind="altera_avalon_timer"
   version="18.1"
   enabled="1">
  <parameter name="alwaysRun" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="true" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="timer_1us"
   kind="altera_avalon_timer"
   version="18.1"
   enabled="1">
  <parameter name="alwaysRun" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="true" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module
   name="tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="18.1"
   enabled="1">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="ext_flash.tcm"><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="26" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /></master></slave></info>]]></parameter>
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="FTDI_UMFT601A_Module.avalon_master_data"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Memory_Filler.avalon_master_data"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Memory_Filler.avalon_master_data"
   end="m1_clock_bridge_general.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="FTDI_UMFT601A_Module.avalon_master_data"
   end="m1_clock_bridge_ftdi.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Memory_Filler.avalon_master_data"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="FTDI_UMFT601A_Module.avalon_master_data"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch1.avalon_mm_left_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch2.avalon_mm_left_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch3.avalon_mm_left_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch4.avalon_mm_left_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch5.avalon_mm_left_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch6.avalon_mm_left_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch1.avalon_mm_left_buffer_master"
   end="m1_clock_bridge_ch1_left.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch2.avalon_mm_left_buffer_master"
   end="m1_clock_bridge_ch2_left.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch3.avalon_mm_left_buffer_master"
   end="m1_clock_bridge_ch3_left.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch4.avalon_mm_left_buffer_master"
   end="m1_clock_bridge_ch4_left.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch5.avalon_mm_left_buffer_master"
   end="m1_clock_bridge_ch5_left.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch6.avalon_mm_left_buffer_master"
   end="m1_clock_bridge_ch6_left.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch1.avalon_mm_left_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch2.avalon_mm_left_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch3.avalon_mm_left_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch4.avalon_mm_left_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch5.avalon_mm_left_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch6.avalon_mm_left_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch1.avalon_mm_right_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch2.avalon_mm_right_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch3.avalon_mm_right_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch4.avalon_mm_right_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch5.avalon_mm_right_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch6.avalon_mm_right_buffer_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch1.avalon_mm_right_buffer_master"
   end="m1_clock_bridge_ch1_right.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch2.avalon_mm_right_buffer_master"
   end="m1_clock_bridge_ch2_right.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch3.avalon_mm_right_buffer_master"
   end="m1_clock_bridge_ch3_right.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch4.avalon_mm_right_buffer_master"
   end="m1_clock_bridge_ch4_right.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch5.avalon_mm_right_buffer_master"
   end="m1_clock_bridge_ch5_right.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch6.avalon_mm_right_buffer_master"
   end="m1_clock_bridge_ch6_right.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch1.avalon_mm_right_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch2.avalon_mm_right_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch3.avalon_mm_right_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch4.avalon_mm_right_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch5.avalon_mm_right_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="Communication_Module_v2_Ch6.avalon_mm_right_buffer_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_1.avalon_mm_rmap_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_2.avalon_mm_rmap_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_3.avalon_mm_rmap_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_4.avalon_mm_rmap_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_5.avalon_mm_rmap_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_6.avalon_mm_rmap_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_1.avalon_mm_rmap_master"
   end="m1_clock_bridge_ch1_rmap.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_2.avalon_mm_rmap_master"
   end="m1_clock_bridge_ch2_rmap.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_3.avalon_mm_rmap_master"
   end="m1_clock_bridge_ch3_rmap.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_4.avalon_mm_rmap_master"
   end="m1_clock_bridge_ch4_rmap.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_5.avalon_mm_rmap_master"
   end="m1_clock_bridge_ch5_rmap.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_6.avalon_mm_rmap_master"
   end="m1_clock_bridge_ch6_rmap.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_1.avalon_mm_rmap_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_2.avalon_mm_rmap_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_3.avalon_mm_rmap_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_4.avalon_mm_rmap_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_5.avalon_mm_rmap_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="rmap_mem_nfee_comm_6.avalon_mm_rmap_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8121af50" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Communication_Module_v2_Ch1.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101dc00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Communication_Module_v2_Ch2.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101d800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Communication_Module_v2_Ch3.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101d400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Communication_Module_v2_Ch4.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101d000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Communication_Module_v2_Ch5.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101cc00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Communication_Module_v2_Ch6.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101c800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Synchronization_COMM_0.avalon_mm_config_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_comm_1.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81018000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_comm_2.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81014000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_comm_3.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_comm_4.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8100c000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_comm_5.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81008000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_comm_6.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81004000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="rmap_mem_nfee_scom_0.avalon_rmap_slave_0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="FTDI_UMFT601A_Module.avalon_slave_config">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101c400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="Memory_Filler.avalon_slave_config">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x82000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="ddr2_address_span_extender.cntl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8101e000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="sysid_qsys.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8121af40" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81218800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="clock_bridge_afi_50.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="onchip_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81100000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="ext_flash.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x84000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="ddr2_address_span_extender.windowed_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ddr2_address_span_extender.expanded_master"
   end="m2_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ddr2_address_span_extender.expanded_master"
   end="m1_clock_bridge_general.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="ddr2_address_span_extender.expanded_master"
   end="m1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81218800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="onchip_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x81100000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="ext_flash.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x84000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="SEVEN_SEGMENT_CONTROLLER.SSDP_avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0a10" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="sync.avalon_mm_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rst_controller.avalon_rst_controller_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="Altera_UP_SD_Card_Avalon_Interface_0.avalon_sdcard_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_general.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ftdi.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch1_left.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch2_left.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch1_right.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch2_right.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch3_left.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch4_left.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch3_right.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch4_right.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch5_left.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch5_right.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch6_left.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch6_right.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch1_rmap.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch2_rmap.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch3_rmap.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch4_rmap.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch5_rmap.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge_ch6_rmap.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="m1_clock_bridge.m0"
   end="m1_ddr2_memory.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m1_ddr2_i2c_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0a00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m1_ddr2_i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_BUTTON.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_LED.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="timer_1ms.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0880" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_DIP.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="timer_1us.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0860" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_EXT.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="sd_card_wp_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="temp_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0990" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="temp_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0980" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m2_ddr2_i2c_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0970" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="m2_ddr2_i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0960" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_sdo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0950" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_sdi.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0940" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_sck.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0930" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_cs_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0920" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="csense_adc_fo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0910" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_LED_painel.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0900" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_alarm.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_sdo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_sdi.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_sck.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rtcc_cs_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="rs232_uart.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0840" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_ctrl_io_lvds.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_ftdi_umft601a_module_reset.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0b00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="clock_bridge_afi_50.m0"
   end="pio_iso_logic_signal_enable.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0b10" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_clk"
   end="clk_200.clk_in" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="clk_100.clk_in" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_general.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch1_left.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch2_left.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch2_right.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch3_left.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch3_right.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch4_left.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch4_right.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch5_left.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch5_right.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch6_left.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ftdi.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch1_right.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch1_rmap.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch2_rmap.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch3_rmap.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch4_rmap.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch5_rmap.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch6_rmap.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch6_right.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m1_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_general.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch1_left.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch1_right.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch2_left.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch2_right.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch3_left.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch4_left.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch5_right.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch5_left.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch4_right.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch3_right.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ftdi.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch6_right.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch6_left.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch6_rmap.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch5_rmap.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch4_rmap.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch3_rmap.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch2_rmap.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge_ch1_rmap.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="m2_ddr2_memory.afi_half_clk"
   end="m1_clock_bridge.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="SEVEN_SEGMENT_CONTROLLER.SSDP_CLK" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m1_ddr2_i2c_scl.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m1_ddr2_i2c_sda.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_BUTTON.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_LED.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="timer_1ms.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="sd_card_wp_n.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="timer_1us.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_EXT.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="pio_DIP.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="temp_scl.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="temp_sda.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m2_ddr2_i2c_scl.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m2_ddr2_i2c_sda.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_sdo.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_sdi.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_sck.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="csense_cs_n.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="csense_adc_fo.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="pio_LED_painel.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_alarm.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_cs_n.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_sck.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_sdi.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rtcc_sdo.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="Altera_UP_SD_Card_Avalon_Interface_0.clk" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="rs232_uart.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="pio_ctrl_io_lvds.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="nios2_gen2_0.clk" />
 <connection kind="clock" version="18.1" start="clk_100.clk" end="ext_flash.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="tristate_conduit_bridge_0.clk" />
 <connection kind="clock" version="18.1" start="clk_100.clk" end="sysid_qsys.clk" />
 <connection kind="clock" version="18.1" start="clk_100.clk" end="jtag_uart_0.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="pio_ftdi_umft601a_module_reset.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="pio_iso_logic_signal_enable.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="onchip_memory.clk1" />
 <connection kind="clock" version="18.1" start="clk_50.clk" end="sync.clock" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="ddr2_address_span_extender.clock" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="rst_controller.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="FTDI_UMFT601A_Module.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Communication_Module_v2_Ch1.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Communication_Module_v2_Ch2.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Communication_Module_v2_Ch3.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Communication_Module_v2_Ch4.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Communication_Module_v2_Ch5.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Communication_Module_v2_Ch6.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Synchronization_COMM_0.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="Memory_Filler.clock_sink" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_comm_1.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_comm_6.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_comm_5.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_comm_4.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_comm_3.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_comm_2.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_A.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_B.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_C.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_D.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_E.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_F.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_G.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="RMAP_Echoing.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="SpaceWire_Channel_H.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="rmap_mem_nfee_scom_0.clock_sink_100mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_A.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_B.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_C.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_D.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_E.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_F.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_G.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="SpaceWire_Channel_H.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_200.clk"
   end="Sync_Signal_Filter_Latch_0.clock_sink_200mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="Sync_Signal_Filter_Latch_0.clock_sink_50mhz" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="clock_bridge_afi_50.m0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_50.clk"
   end="m2_ddr2_memory.pll_ref_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_100.clk"
   end="clock_bridge_afi_50.s0_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_ftdi.clk"
   end="FTDI_UMFT601A_Module.umft601a_clock_sink" />
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_1.conduit_end_channel_hk_in"
   end="Communication_Module_v2_Ch1.conduit_end_channel_hk_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_2.conduit_end_channel_hk_in"
   end="Communication_Module_v2_Ch2.conduit_end_channel_hk_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_3.conduit_end_channel_hk_in"
   end="Communication_Module_v2_Ch3.conduit_end_channel_hk_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_4.conduit_end_channel_hk_in"
   end="Communication_Module_v2_Ch4.conduit_end_channel_hk_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_6.conduit_end_channel_hk_in"
   end="Communication_Module_v2_Ch6.conduit_end_channel_hk_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_scom_0.conduit_end_channel_hk_in"
   end="Synchronization_COMM_0.conduit_end_channel_hk_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch5.conduit_end_channel_hk_out"
   end="rmap_mem_nfee_comm_5.conduit_end_channel_hk_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_1.conduit_end_fee_rmap_slave_0"
   end="Communication_Module_v2_Ch1.conduit_end_rmap_mem_master_rmap_target">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_2.conduit_end_fee_rmap_slave_0"
   end="Communication_Module_v2_Ch2.conduit_end_rmap_mem_master_rmap_target">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_4.conduit_end_fee_rmap_slave_0"
   end="Communication_Module_v2_Ch4.conduit_end_rmap_mem_master_rmap_target">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_5.conduit_end_fee_rmap_slave_0"
   end="Communication_Module_v2_Ch5.conduit_end_rmap_mem_master_rmap_target">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_6.conduit_end_fee_rmap_slave_0"
   end="Communication_Module_v2_Ch6.conduit_end_rmap_mem_master_rmap_target">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_scom_0.conduit_end_fee_rmap_slave_0"
   end="Synchronization_COMM_0.conduit_end_rmap_mem_master_rmap_target">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_1.conduit_end_fee_rmap_slave_1"
   end="Communication_Module_v2_Ch1.conduit_end_rmap_mem_master_fee_hk">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_2.conduit_end_fee_rmap_slave_1"
   end="Communication_Module_v2_Ch2.conduit_end_rmap_mem_master_fee_hk">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_3.conduit_end_fee_rmap_slave_1"
   end="Communication_Module_v2_Ch3.conduit_end_rmap_mem_master_fee_hk">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_4.conduit_end_fee_rmap_slave_1"
   end="Communication_Module_v2_Ch4.conduit_end_rmap_mem_master_fee_hk">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_5.conduit_end_fee_rmap_slave_1"
   end="Communication_Module_v2_Ch5.conduit_end_rmap_mem_master_fee_hk">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_6.conduit_end_fee_rmap_slave_1"
   end="Communication_Module_v2_Ch6.conduit_end_rmap_mem_master_fee_hk">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_6.conduit_end_rmap_avm_configs_in"
   end="Communication_Module_v2_Ch6.conduit_end_rmap_avm_configs_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="rmap_mem_nfee_comm_1.conduit_end_rmap_avm_configs_in"
   end="Communication_Module_v2_Ch1.conduit_end_rmap_avm_configs_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch2.conduit_end_rmap_avm_configs_out"
   end="rmap_mem_nfee_comm_2.conduit_end_rmap_avm_configs_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch3.conduit_end_rmap_avm_configs_out"
   end="rmap_mem_nfee_comm_3.conduit_end_rmap_avm_configs_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch4.conduit_end_rmap_avm_configs_out"
   end="rmap_mem_nfee_comm_4.conduit_end_rmap_avm_configs_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch5.conduit_end_rmap_avm_configs_out"
   end="rmap_mem_nfee_comm_5.conduit_end_rmap_avm_configs_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="RMAP_Echoing.conduit_end_rmap_echo_0_in"
   end="Communication_Module_v2_Ch1.conduit_end_rmap_echo_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="RMAP_Echoing.conduit_end_rmap_echo_1_in"
   end="Communication_Module_v2_Ch2.conduit_end_rmap_echo_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="RMAP_Echoing.conduit_end_rmap_echo_3_in"
   end="Communication_Module_v2_Ch4.conduit_end_rmap_echo_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="RMAP_Echoing.conduit_end_rmap_echo_4_in"
   end="Communication_Module_v2_Ch5.conduit_end_rmap_echo_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="RMAP_Echoing.conduit_end_rmap_echo_5_in"
   end="Communication_Module_v2_Ch6.conduit_end_rmap_echo_out">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch3.conduit_end_rmap_echo_out"
   end="RMAP_Echoing.conduit_end_rmap_echo_2_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Synchronization_COMM_0.conduit_end_rmap_mem_master_fee_hk"
   end="rmap_mem_nfee_scom_0.conduit_end_fee_rmap_slave_1">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch3.conduit_end_rmap_mem_master_rmap_target"
   end="rmap_mem_nfee_comm_3.conduit_end_fee_rmap_slave_0">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="SpaceWire_Channel_A.conduit_end_spacewire_channel"
   end="Communication_Module_v2_Ch1.conduit_end_spacewire_controller">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="SpaceWire_Channel_B.conduit_end_spacewire_channel"
   end="Communication_Module_v2_Ch2.conduit_end_spacewire_controller">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="SpaceWire_Channel_D.conduit_end_spacewire_channel"
   end="Communication_Module_v2_Ch4.conduit_end_spacewire_controller">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="SpaceWire_Channel_F.conduit_end_spacewire_channel"
   end="Communication_Module_v2_Ch6.conduit_end_spacewire_controller">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="SpaceWire_Channel_G.conduit_end_spacewire_channel"
   end="Synchronization_COMM_0.conduit_end_spacewire_controller">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch3.conduit_end_spacewire_controller"
   end="SpaceWire_Channel_C.conduit_end_spacewire_channel">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="Communication_Module_v2_Ch5.conduit_end_spacewire_controller"
   end="SpaceWire_Channel_E.conduit_end_spacewire_channel">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.1"
   start="RMAP_Echoing.conduit_end_spacewire_controller"
   end="SpaceWire_Channel_H.conduit_end_spacewire_channel">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch1.feeb_interrupt_sender">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch2.feeb_interrupt_sender">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch3.feeb_interrupt_sender">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch4.feeb_interrupt_sender">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch5.feeb_interrupt_sender">
  <parameter name="irqNumber" value="9" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch6.feeb_interrupt_sender">
  <parameter name="irqNumber" value="10" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="14" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="timer_1ms.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="timer_1us.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="rs232_uart.irq">
  <parameter name="irqNumber" value="13" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="sync.pre_sync_interrupt_sender">
  <parameter name="irqNumber" value="12" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch1.rmap_interrupt_sender">
  <parameter name="irqNumber" value="15" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch2.rmap_interrupt_sender">
  <parameter name="irqNumber" value="16" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch3.rmap_interrupt_sender">
  <parameter name="irqNumber" value="17" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch4.rmap_interrupt_sender">
  <parameter name="irqNumber" value="18" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch5.rmap_interrupt_sender">
  <parameter name="irqNumber" value="19" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="Communication_Module_v2_Ch6.rmap_interrupt_sender">
  <parameter name="irqNumber" value="20" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="FTDI_UMFT601A_Module.rx_interrupt_sender">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="sync.sync_interrupt_sender">
  <parameter name="irqNumber" value="11" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="FTDI_UMFT601A_Module.tx_interrupt_sender">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_general.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch1_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch1_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch2_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch2_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch3_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch3_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch4_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch4_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch5_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch5_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch6_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch6_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ftdi.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch6_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch5_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch4_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch3_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch2_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch1_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_general.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch1_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch1_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch2_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch2_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch3_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch3_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ftdi.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch6_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch6_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch5_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch5_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch4_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch4_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch6_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch5_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch4_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch3_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch2_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge_ch1_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="m2_ddr2_memory.afi_reset"
   end="m1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SEVEN_SEGMENT_CONTROLLER.SSDP_RST" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clk_200.clk_in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clk_100.clk_in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clk_ftdi.clk_in_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_memory.global_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_memory.global_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clock_bridge_afi_50.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_general.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch1_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch1_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch2_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch2_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch3_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch3_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch4_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch4_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch5_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch5_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch6_left.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch6_right.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ftdi.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch1_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch2_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch3_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch4_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch5_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch6_rmap.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_200.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_200.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_i2c_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_i2c_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_BUTTON.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_LED.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="timer_1ms.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="sysid_qsys.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_DIP.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="sd_card_wp_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="timer_1us.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_EXT.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="temp_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="temp_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_200.clk_reset"
   end="nios2_gen2_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_i2c_scl.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_i2c_sda.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_sdo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_sdi.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_sck.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_cs_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="csense_adc_fo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_LED_painel.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_sdo.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_sdi.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_sck.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_cs_n.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rtcc_alarm.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="ddr2_address_span_extender.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_ctrl_io_lvds.reset" />
 <connection kind="reset" version="18.1" start="clk_50.clk_reset" end="sync.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rs232_uart.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Altera_UP_SD_Card_Avalon_Interface_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_ftdi_umft601a_module_reset.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="pio_iso_logic_signal_enable.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="onchip_memory.reset1" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Communication_Module_v2_Ch1.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rst_controller.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Communication_Module_v2_Ch2.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Communication_Module_v2_Ch3.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Communication_Module_v2_Ch4.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Communication_Module_v2_Ch5.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Communication_Module_v2_Ch6.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="FTDI_UMFT601A_Module.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_comm_1.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_comm_6.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_comm_5.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_comm_4.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_comm_3.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_comm_2.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_A.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_B.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_C.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_D.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_E.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_F.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_G.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="RMAP_Echoing.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="SpaceWire_Channel_H.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Synchronization_COMM_0.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Memory_Filler.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="rmap_mem_nfee_scom_0.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="Sync_Signal_Filter_Latch_0.reset_sink" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="clock_bridge_afi_50.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_general.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch1_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch1_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch2_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch2_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch3_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch3_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch4_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch4_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch5_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch5_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch6_left.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch6_right.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ftdi.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch1_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch2_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch3_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch4_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch5_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge_ch6_rmap.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m2_ddr2_memory.soft_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_50.clk_reset"
   end="m1_ddr2_memory.soft_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="rst_controller.reset_source_rs232"
   end="rs232_uart.reset" />
 <connection
   kind="tristate_conduit"
   version="18.1"
   start="ext_flash.tcm"
   end="tristate_conduit_bridge_0.tcs" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
