INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sources_1/new/Problem_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sources_1/new/Problem_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sources_1/new/Problem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sources_1/new/1bitComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitComp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sources_1/new/Problem_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sim_1/new/Problem_2_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_2_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.srcs/sim_1/new/Problem_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
