# References

1. 総務省, “令和6年度から新たに実施する電波資源拡大のための研究開発の基本計画書（案）に関する意見募集の結果及び提案の公募”, 2025, Avaliable at: https://www.soumu.go.jp/menu_news/s-news/01kiban09_02000504.html.

2. W. Chen et al., "A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and −250.3dB FoM," *2022 IEEE Radio Frequency Integrated Circuits Symposium* (RFIC), Denver, CO, USA, 2022, pp. 159-162

3. H. Li, T. Xu, X. Meng, J. Yin, R. P. Martins and P. -I. Mak, "A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment," *in IEEE Journal of Solid-State Circuits*, vol. 59, no. 12, pp. 3952-3965, Dec. 2024

4. X. Yi et al., “A 93.4–104.8-GHz 57-mW fractional-N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology,” *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 6, pp. 2370–2381, Jun. 2019.
   
5. N.-C. Kuo, J.-C. Chien, and A. M. Niknejad, “Design and analysis on bidirectionally and passively coupled QVCO with nonlinear coupler,” *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1130–1141, Apr. 2015. 
6. A. Iesurum, D. Manente, F. Padovan, M. Bassi, and A. Bevilacqua, “Analysis and design of coupled PLL-based CMOS quadrature VCOs,” *IEEE J. Solid-State Circuits*, vol. 59, no. 1, pp. 294–306, Jan. 2024. 
7. A. Bevilacqua, C. Sandner, A. Gerosa, and A. Neviani, “Quadrature VCOs based on coupled PLLs,” *in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2007, pp. 2140–2143. 
8. B. Jiang and H. C. Luong, “A 7.9-GHz transformer-feedback quadrature oscillator with a noise-shifting coupling network,” *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2636–2646, Oct. 2017. 
9.  B. Jann et al., “A 5G sub-6GHz zero-IF and mm-wave IF transceiver with MIMO and carrier aggregation,” in Proc. *IEEE Int.Solid-State Circuits Conf. (ISSCC) Dig. Tech.Papers*, San Francisco, Feb. 2019, pp. 352–354. 
10.  H.-C. Park et al., “A 39GHz-band CMOS 16-channel phased-array transceiver IC with a companion dual-stream IF transceiver IC for 5G NR base-station applications,” *in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San
Francisco, 2020, pp. 76–78.
11.   A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, “A low phase noise quadrature injection locked frequency synthesizer for MM-wave applications,” *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2635–2649, Nov. 2011.
12.   F. Piri, M. Bassi, N. R. Lacaita, A. Mazzanti, and F. Svelto, “A PVT-tolerant >40-dB IRR, 44% fractional-bandwidth ultra-wideband mm-wave quadrature LO generator for 5G networks in 55-nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3576–3586, Dec. 2018.
13.   Z. Lin, H. Jia, W. Deng, Z. Wang and B. Chi, "A Quad-Core Triple-Mode VCO With FoMT Optimization and Automatic-Mode-Tracking Wideband Output Buffers," *in IEEE Transactions on Microwave Theory and Techniques*,2025

14. Y. Shu, H. J. Qian and X. Luo, "17.4 A 18.6-to-40.1GHz 201.7dBc/Hz FoMT Multi-Core Oscillator Using E-M Mixed-Coupling Resonance Boosting," *2020 IEEE International Solid-State Circuits Conference - (ISSCC)*, San Francisco, CA, USA, 2020,

15. A. Rofougaran et al., “A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS. I. Architecture and transmitter design,” *IEEE J. Solid-State Circuits*, vol. 33, no. 4, pp. 515–534, Apr. 1998. 
16.  J. van der Tang, P. van de Ven, D. Kasperkovitz, and A. van Roermund, “Analysis and design of an optimally coupled 5-GHz quadrature LC oscillator,”  *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 657–661, May 2002. 
17.  M. Elbadry, S. Kalia, and R. Harjani, “A 52% tuning range QVCO with a reduced noise coupling scheme and a minimum FOMT of 196 dBc/Hz,” *in Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2014, pp. 1–4.

18. T. Xi, S. Guo, P. Gui, D. Huang, Y. Fan, and M. Morgan, “Low-phasenoise 54-GHz transformer-coupled quadrature VCO and 76-/90-GHz VCOs in 65-nm CMOS,” *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 7, pp. 2091–2103, Jul. 2016.

19. L. Zhang, N.-C. Kuo, and A. M. Niknejad, “A 37.5–45 GHz superharmonic-coupled QVCO with tunable phase accuracy in 28 nm CMOS,” IEEE J. Solid-State Circuits, vol. 54, no. 10, pp. 2754–2764, Oct. 2019.
20. C.-H. Hong, C.-Y. Wu, and Y.-T. Liao, “Robustness enhancement of a class-C quadrature oscillator using capacitive source degeneration coupling,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 1, pp. 16–20, Jan. 2015.
21. H. Jia, B. Chi, and Z. Wang, “An 8.2 GHz triple coupling low-phasenoise class-F QVCO in 65 nm CMOS,” *in Proc. 41st Eur. Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2015, pp. 124–127
22. D. Murphy, H. Darabi, and H. Wu, “Implicit common-mode resonance in LC oscillators,” *IEEE J. Solid-State Circuits*, vol. 52, no. 3, pp. 812–821, Mar. 2017.
23. D. Yang et al., "A Harmonic-Mixing PLL Architecture for Millimeter-Wave Application," *in IEEE Journal of Solid-State Circuits*, vol. 57, no. 12, pp. 3552-3566, Dec. 2022,

24. A. Bhat and N. Krishnapura, “Low 1/ f 3 phase noise quadrature LC VCOs,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, pp. 2127–2138, Jul. 2018.


25. Y. Hu, “Flicker noise upconversion and reduction mechanisms in RF/millimeter-wave oscillators for 5G communications,” Ph.D. dissertation, School Elect. Electron. Eng., Univ. College Dublin, Dublin, Ireland, 2019. [Online]. Available: http://hdl.handle.net/10197/11459

26. X. Chen, Y. Hu, T. Siriburanon, J. Du, R. B. Staszewski and A. Zhu, "A 30-GHz Class-F Quadrature DCO Using Phase Shifts Between Drain–Gate–Source for Low Flicker Phase Noise and I/Q Exactness,"* in IEEE Journal of Solid-State Circuits*, vol. 58, no. 7, pp. 1945-1958, July 2023





---

*Last updated: [2025/07/30]*
