;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RS1 */
RS1__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
RS1__0__MASK EQU 0x20
RS1__0__PC EQU CYREG_PRT4_PC5
RS1__0__PORT EQU 4
RS1__0__SHIFT EQU 5
RS1__AG EQU CYREG_PRT4_AG
RS1__AMUX EQU CYREG_PRT4_AMUX
RS1__BIE EQU CYREG_PRT4_BIE
RS1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RS1__BYP EQU CYREG_PRT4_BYP
RS1__CTL EQU CYREG_PRT4_CTL
RS1__DM0 EQU CYREG_PRT4_DM0
RS1__DM1 EQU CYREG_PRT4_DM1
RS1__DM2 EQU CYREG_PRT4_DM2
RS1__DR EQU CYREG_PRT4_DR
RS1__INP_DIS EQU CYREG_PRT4_INP_DIS
RS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RS1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RS1__LCD_EN EQU CYREG_PRT4_LCD_EN
RS1__MASK EQU 0x20
RS1__PORT EQU 4
RS1__PRT EQU CYREG_PRT4_PRT
RS1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RS1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RS1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RS1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RS1__PS EQU CYREG_PRT4_PS
RS1__SHIFT EQU 5
RS1__SLW EQU CYREG_PRT4_SLW

/* RS2 */
RS2__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
RS2__0__MASK EQU 0x40
RS2__0__PC EQU CYREG_PRT4_PC6
RS2__0__PORT EQU 4
RS2__0__SHIFT EQU 6
RS2__AG EQU CYREG_PRT4_AG
RS2__AMUX EQU CYREG_PRT4_AMUX
RS2__BIE EQU CYREG_PRT4_BIE
RS2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RS2__BYP EQU CYREG_PRT4_BYP
RS2__CTL EQU CYREG_PRT4_CTL
RS2__DM0 EQU CYREG_PRT4_DM0
RS2__DM1 EQU CYREG_PRT4_DM1
RS2__DM2 EQU CYREG_PRT4_DM2
RS2__DR EQU CYREG_PRT4_DR
RS2__INP_DIS EQU CYREG_PRT4_INP_DIS
RS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RS2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RS2__LCD_EN EQU CYREG_PRT4_LCD_EN
RS2__MASK EQU 0x40
RS2__PORT EQU 4
RS2__PRT EQU CYREG_PRT4_PRT
RS2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RS2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RS2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RS2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RS2__PS EQU CYREG_PRT4_PS
RS2__SHIFT EQU 6
RS2__SLW EQU CYREG_PRT4_SLW

/* LED1 */
LED1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED1__0__MASK EQU 0x40
LED1__0__PC EQU CYREG_PRT0_PC6
LED1__0__PORT EQU 0
LED1__0__SHIFT EQU 6
LED1__AG EQU CYREG_PRT0_AG
LED1__AMUX EQU CYREG_PRT0_AMUX
LED1__BIE EQU CYREG_PRT0_BIE
LED1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED1__BYP EQU CYREG_PRT0_BYP
LED1__CTL EQU CYREG_PRT0_CTL
LED1__DM0 EQU CYREG_PRT0_DM0
LED1__DM1 EQU CYREG_PRT0_DM1
LED1__DM2 EQU CYREG_PRT0_DM2
LED1__DR EQU CYREG_PRT0_DR
LED1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED1__MASK EQU 0x40
LED1__PORT EQU 0
LED1__PRT EQU CYREG_PRT0_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED1__PS EQU CYREG_PRT0_PS
LED1__SHIFT EQU 6
LED1__SLW EQU CYREG_PRT0_SLW

/* LED2 */
LED2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED2__0__MASK EQU 0x80
LED2__0__PC EQU CYREG_PRT0_PC7
LED2__0__PORT EQU 0
LED2__0__SHIFT EQU 7
LED2__AG EQU CYREG_PRT0_AG
LED2__AMUX EQU CYREG_PRT0_AMUX
LED2__BIE EQU CYREG_PRT0_BIE
LED2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED2__BYP EQU CYREG_PRT0_BYP
LED2__CTL EQU CYREG_PRT0_CTL
LED2__DM0 EQU CYREG_PRT0_DM0
LED2__DM1 EQU CYREG_PRT0_DM1
LED2__DM2 EQU CYREG_PRT0_DM2
LED2__DR EQU CYREG_PRT0_DR
LED2__INP_DIS EQU CYREG_PRT0_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT0_LCD_EN
LED2__MASK EQU 0x80
LED2__PORT EQU 0
LED2__PRT EQU CYREG_PRT0_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED2__PS EQU CYREG_PRT0_PS
LED2__SHIFT EQU 7
LED2__SLW EQU CYREG_PRT0_SLW

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT4_PC2
LED3__0__PORT EQU 4
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT4_AG
LED3__AMUX EQU CYREG_PRT4_AMUX
LED3__BIE EQU CYREG_PRT4_BIE
LED3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED3__BYP EQU CYREG_PRT4_BYP
LED3__CTL EQU CYREG_PRT4_CTL
LED3__DM0 EQU CYREG_PRT4_DM0
LED3__DM1 EQU CYREG_PRT4_DM1
LED3__DM2 EQU CYREG_PRT4_DM2
LED3__DR EQU CYREG_PRT4_DR
LED3__INP_DIS EQU CYREG_PRT4_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT4_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 4
LED3__PRT EQU CYREG_PRT4_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED3__PS EQU CYREG_PRT4_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT4_SLW

/* LED_EN */
LED_EN__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LED_EN__0__MASK EQU 0x10
LED_EN__0__PC EQU CYREG_PRT0_PC4
LED_EN__0__PORT EQU 0
LED_EN__0__SHIFT EQU 4
LED_EN__AG EQU CYREG_PRT0_AG
LED_EN__AMUX EQU CYREG_PRT0_AMUX
LED_EN__BIE EQU CYREG_PRT0_BIE
LED_EN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_EN__BYP EQU CYREG_PRT0_BYP
LED_EN__CTL EQU CYREG_PRT0_CTL
LED_EN__DM0 EQU CYREG_PRT0_DM0
LED_EN__DM1 EQU CYREG_PRT0_DM1
LED_EN__DM2 EQU CYREG_PRT0_DM2
LED_EN__DR EQU CYREG_PRT0_DR
LED_EN__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_EN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_EN__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_EN__MASK EQU 0x10
LED_EN__PORT EQU 0
LED_EN__PRT EQU CYREG_PRT0_PRT
LED_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_EN__PS EQU CYREG_PRT0_PS
LED_EN__SHIFT EQU 4
LED_EN__SLW EQU CYREG_PRT0_SLW

/* WaveDAC */
WaveDAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
WaveDAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
WaveDAC_VDAC8_viDAC8__D EQU CYREG_DAC0_D
WaveDAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
WaveDAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
WaveDAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
WaveDAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
WaveDAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
WaveDAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
WaveDAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
WaveDAC_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
WaveDAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
WaveDAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
WaveDAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
WaveDAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
WaveDAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
WaveDAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
WaveDAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
WaveDAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
WaveDAC_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST
WaveDAC_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC_Wave1_DMA__PRIORITY EQU 2
WaveDAC_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC_Wave2_DMA__PRIORITY EQU 2
WaveDAC_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC_Wave2_DMA__TERMOUT1_SEL EQU 0

/* Overload1 */
Overload1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Overload1__0__MASK EQU 0x02
Overload1__0__PC EQU CYREG_PRT6_PC1
Overload1__0__PORT EQU 6
Overload1__0__SHIFT EQU 1
Overload1__AG EQU CYREG_PRT6_AG
Overload1__AMUX EQU CYREG_PRT6_AMUX
Overload1__BIE EQU CYREG_PRT6_BIE
Overload1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Overload1__BYP EQU CYREG_PRT6_BYP
Overload1__CTL EQU CYREG_PRT6_CTL
Overload1__DM0 EQU CYREG_PRT6_DM0
Overload1__DM1 EQU CYREG_PRT6_DM1
Overload1__DM2 EQU CYREG_PRT6_DM2
Overload1__DR EQU CYREG_PRT6_DR
Overload1__INP_DIS EQU CYREG_PRT6_INP_DIS
Overload1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Overload1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Overload1__LCD_EN EQU CYREG_PRT6_LCD_EN
Overload1__MASK EQU 0x02
Overload1__PORT EQU 6
Overload1__PRT EQU CYREG_PRT6_PRT
Overload1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Overload1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Overload1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Overload1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Overload1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Overload1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Overload1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Overload1__PS EQU CYREG_PRT6_PS
Overload1__SHIFT EQU 1
Overload1__SLW EQU CYREG_PRT6_SLW

/* Overload2 */
Overload2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Overload2__0__MASK EQU 0x04
Overload2__0__PC EQU CYREG_PRT6_PC2
Overload2__0__PORT EQU 6
Overload2__0__SHIFT EQU 2
Overload2__AG EQU CYREG_PRT6_AG
Overload2__AMUX EQU CYREG_PRT6_AMUX
Overload2__BIE EQU CYREG_PRT6_BIE
Overload2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Overload2__BYP EQU CYREG_PRT6_BYP
Overload2__CTL EQU CYREG_PRT6_CTL
Overload2__DM0 EQU CYREG_PRT6_DM0
Overload2__DM1 EQU CYREG_PRT6_DM1
Overload2__DM2 EQU CYREG_PRT6_DM2
Overload2__DR EQU CYREG_PRT6_DR
Overload2__INP_DIS EQU CYREG_PRT6_INP_DIS
Overload2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Overload2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Overload2__LCD_EN EQU CYREG_PRT6_LCD_EN
Overload2__MASK EQU 0x04
Overload2__PORT EQU 6
Overload2__PRT EQU CYREG_PRT6_PRT
Overload2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Overload2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Overload2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Overload2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Overload2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Overload2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Overload2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Overload2__PS EQU CYREG_PRT6_PS
Overload2__SHIFT EQU 2
Overload2__SLW EQU CYREG_PRT6_SLW

/* STest_RRB */
STest_RRB__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
STest_RRB__0__MASK EQU 0x04
STest_RRB__0__PC EQU CYREG_PRT1_PC2
STest_RRB__0__PORT EQU 1
STest_RRB__0__SHIFT EQU 2
STest_RRB__AG EQU CYREG_PRT1_AG
STest_RRB__AMUX EQU CYREG_PRT1_AMUX
STest_RRB__BIE EQU CYREG_PRT1_BIE
STest_RRB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
STest_RRB__BYP EQU CYREG_PRT1_BYP
STest_RRB__CTL EQU CYREG_PRT1_CTL
STest_RRB__DM0 EQU CYREG_PRT1_DM0
STest_RRB__DM1 EQU CYREG_PRT1_DM1
STest_RRB__DM2 EQU CYREG_PRT1_DM2
STest_RRB__DR EQU CYREG_PRT1_DR
STest_RRB__INP_DIS EQU CYREG_PRT1_INP_DIS
STest_RRB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
STest_RRB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
STest_RRB__LCD_EN EQU CYREG_PRT1_LCD_EN
STest_RRB__MASK EQU 0x04
STest_RRB__PORT EQU 1
STest_RRB__PRT EQU CYREG_PRT1_PRT
STest_RRB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
STest_RRB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
STest_RRB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
STest_RRB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
STest_RRB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
STest_RRB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
STest_RRB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
STest_RRB__PS EQU CYREG_PRT1_PS
STest_RRB__SHIFT EQU 2
STest_RRB__SLW EQU CYREG_PRT1_SLW

/* STest_mic */
STest_mic__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
STest_mic__0__MASK EQU 0x20
STest_mic__0__PC EQU CYREG_PRT1_PC5
STest_mic__0__PORT EQU 1
STest_mic__0__SHIFT EQU 5
STest_mic__AG EQU CYREG_PRT1_AG
STest_mic__AMUX EQU CYREG_PRT1_AMUX
STest_mic__BIE EQU CYREG_PRT1_BIE
STest_mic__BIT_MASK EQU CYREG_PRT1_BIT_MASK
STest_mic__BYP EQU CYREG_PRT1_BYP
STest_mic__CTL EQU CYREG_PRT1_CTL
STest_mic__DM0 EQU CYREG_PRT1_DM0
STest_mic__DM1 EQU CYREG_PRT1_DM1
STest_mic__DM2 EQU CYREG_PRT1_DM2
STest_mic__DR EQU CYREG_PRT1_DR
STest_mic__INP_DIS EQU CYREG_PRT1_INP_DIS
STest_mic__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
STest_mic__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
STest_mic__LCD_EN EQU CYREG_PRT1_LCD_EN
STest_mic__MASK EQU 0x20
STest_mic__PORT EQU 1
STest_mic__PRT EQU CYREG_PRT1_PRT
STest_mic__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
STest_mic__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
STest_mic__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
STest_mic__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
STest_mic__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
STest_mic__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
STest_mic__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
STest_mic__PS EQU CYREG_PRT1_PS
STest_mic__SHIFT EQU 5
STest_mic__SLW EQU CYREG_PRT1_SLW

/* Timer_DAC */
Timer_DAC_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Timer_DAC_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Timer_DAC_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Timer_DAC_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Timer_DAC_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Timer_DAC_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Timer_DAC_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Timer_DAC_TimerHW__PER0 EQU CYREG_TMR3_PER0
Timer_DAC_TimerHW__PER1 EQU CYREG_TMR3_PER1
Timer_DAC_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_DAC_TimerHW__PM_ACT_MSK EQU 0x08
Timer_DAC_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_DAC_TimerHW__PM_STBY_MSK EQU 0x08
Timer_DAC_TimerHW__RT0 EQU CYREG_TMR3_RT0
Timer_DAC_TimerHW__RT1 EQU CYREG_TMR3_RT1
Timer_DAC_TimerHW__SR0 EQU CYREG_TMR3_SR0

/* Timer_10ms */
Timer_10ms_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_10ms_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_10ms_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_10ms_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_10ms_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_10ms_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_10ms_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_10ms_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_10ms_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_10ms_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_10ms_TimerHW__PM_ACT_MSK EQU 0x01
Timer_10ms_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_10ms_TimerHW__PM_STBY_MSK EQU 0x01
Timer_10ms_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_10ms_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_10ms_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Timer_20ms */
Timer_20ms_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_20ms_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_20ms_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_20ms_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_20ms_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_20ms_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_20ms_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_20ms_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_20ms_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_20ms_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_20ms_TimerHW__PM_ACT_MSK EQU 0x02
Timer_20ms_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_20ms_TimerHW__PM_STBY_MSK EQU 0x02
Timer_20ms_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_20ms_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_20ms_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Timer_50ms */
Timer_50ms_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_50ms_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_50ms_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_50ms_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_50ms_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_50ms_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_50ms_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_50ms_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_50ms_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_50ms_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_50ms_TimerHW__PM_ACT_MSK EQU 0x04
Timer_50ms_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_50ms_TimerHW__PM_STBY_MSK EQU 0x04
Timer_50ms_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_50ms_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_50ms_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* QUAD_DATA_1 */
QUAD_DATA_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
QUAD_DATA_1__0__MASK EQU 0x80
QUAD_DATA_1__0__PC EQU CYREG_PRT5_PC7
QUAD_DATA_1__0__PORT EQU 5
QUAD_DATA_1__0__SHIFT EQU 7
QUAD_DATA_1__AG EQU CYREG_PRT5_AG
QUAD_DATA_1__AMUX EQU CYREG_PRT5_AMUX
QUAD_DATA_1__BIE EQU CYREG_PRT5_BIE
QUAD_DATA_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
QUAD_DATA_1__BYP EQU CYREG_PRT5_BYP
QUAD_DATA_1__CTL EQU CYREG_PRT5_CTL
QUAD_DATA_1__DM0 EQU CYREG_PRT5_DM0
QUAD_DATA_1__DM1 EQU CYREG_PRT5_DM1
QUAD_DATA_1__DM2 EQU CYREG_PRT5_DM2
QUAD_DATA_1__DR EQU CYREG_PRT5_DR
QUAD_DATA_1__INP_DIS EQU CYREG_PRT5_INP_DIS
QUAD_DATA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
QUAD_DATA_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
QUAD_DATA_1__LCD_EN EQU CYREG_PRT5_LCD_EN
QUAD_DATA_1__MASK EQU 0x80
QUAD_DATA_1__PORT EQU 5
QUAD_DATA_1__PRT EQU CYREG_PRT5_PRT
QUAD_DATA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
QUAD_DATA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
QUAD_DATA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
QUAD_DATA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
QUAD_DATA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
QUAD_DATA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
QUAD_DATA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
QUAD_DATA_1__PS EQU CYREG_PRT5_PS
QUAD_DATA_1__SHIFT EQU 7
QUAD_DATA_1__SLW EQU CYREG_PRT5_SLW

/* QUAD_DATA_2 */
QUAD_DATA_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
QUAD_DATA_2__0__MASK EQU 0x40
QUAD_DATA_2__0__PC EQU CYREG_PRT5_PC6
QUAD_DATA_2__0__PORT EQU 5
QUAD_DATA_2__0__SHIFT EQU 6
QUAD_DATA_2__AG EQU CYREG_PRT5_AG
QUAD_DATA_2__AMUX EQU CYREG_PRT5_AMUX
QUAD_DATA_2__BIE EQU CYREG_PRT5_BIE
QUAD_DATA_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
QUAD_DATA_2__BYP EQU CYREG_PRT5_BYP
QUAD_DATA_2__CTL EQU CYREG_PRT5_CTL
QUAD_DATA_2__DM0 EQU CYREG_PRT5_DM0
QUAD_DATA_2__DM1 EQU CYREG_PRT5_DM1
QUAD_DATA_2__DM2 EQU CYREG_PRT5_DM2
QUAD_DATA_2__DR EQU CYREG_PRT5_DR
QUAD_DATA_2__INP_DIS EQU CYREG_PRT5_INP_DIS
QUAD_DATA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
QUAD_DATA_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
QUAD_DATA_2__LCD_EN EQU CYREG_PRT5_LCD_EN
QUAD_DATA_2__MASK EQU 0x40
QUAD_DATA_2__PORT EQU 5
QUAD_DATA_2__PRT EQU CYREG_PRT5_PRT
QUAD_DATA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
QUAD_DATA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
QUAD_DATA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
QUAD_DATA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
QUAD_DATA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
QUAD_DATA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
QUAD_DATA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
QUAD_DATA_2__PS EQU CYREG_PRT5_PS
QUAD_DATA_2__SHIFT EQU 6
QUAD_DATA_2__SLW EQU CYREG_PRT5_SLW

/* QUAD_DATA_3 */
QUAD_DATA_3__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
QUAD_DATA_3__0__MASK EQU 0x20
QUAD_DATA_3__0__PC EQU CYREG_PRT5_PC5
QUAD_DATA_3__0__PORT EQU 5
QUAD_DATA_3__0__SHIFT EQU 5
QUAD_DATA_3__AG EQU CYREG_PRT5_AG
QUAD_DATA_3__AMUX EQU CYREG_PRT5_AMUX
QUAD_DATA_3__BIE EQU CYREG_PRT5_BIE
QUAD_DATA_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
QUAD_DATA_3__BYP EQU CYREG_PRT5_BYP
QUAD_DATA_3__CTL EQU CYREG_PRT5_CTL
QUAD_DATA_3__DM0 EQU CYREG_PRT5_DM0
QUAD_DATA_3__DM1 EQU CYREG_PRT5_DM1
QUAD_DATA_3__DM2 EQU CYREG_PRT5_DM2
QUAD_DATA_3__DR EQU CYREG_PRT5_DR
QUAD_DATA_3__INP_DIS EQU CYREG_PRT5_INP_DIS
QUAD_DATA_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
QUAD_DATA_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
QUAD_DATA_3__LCD_EN EQU CYREG_PRT5_LCD_EN
QUAD_DATA_3__MASK EQU 0x20
QUAD_DATA_3__PORT EQU 5
QUAD_DATA_3__PRT EQU CYREG_PRT5_PRT
QUAD_DATA_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
QUAD_DATA_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
QUAD_DATA_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
QUAD_DATA_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
QUAD_DATA_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
QUAD_DATA_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
QUAD_DATA_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
QUAD_DATA_3__PS EQU CYREG_PRT5_PS
QUAD_DATA_3__SHIFT EQU 5
QUAD_DATA_3__SLW EQU CYREG_PRT5_SLW

/* QUAD_DATA_4 */
QUAD_DATA_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
QUAD_DATA_4__0__MASK EQU 0x10
QUAD_DATA_4__0__PC EQU CYREG_PRT5_PC4
QUAD_DATA_4__0__PORT EQU 5
QUAD_DATA_4__0__SHIFT EQU 4
QUAD_DATA_4__AG EQU CYREG_PRT5_AG
QUAD_DATA_4__AMUX EQU CYREG_PRT5_AMUX
QUAD_DATA_4__BIE EQU CYREG_PRT5_BIE
QUAD_DATA_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
QUAD_DATA_4__BYP EQU CYREG_PRT5_BYP
QUAD_DATA_4__CTL EQU CYREG_PRT5_CTL
QUAD_DATA_4__DM0 EQU CYREG_PRT5_DM0
QUAD_DATA_4__DM1 EQU CYREG_PRT5_DM1
QUAD_DATA_4__DM2 EQU CYREG_PRT5_DM2
QUAD_DATA_4__DR EQU CYREG_PRT5_DR
QUAD_DATA_4__INP_DIS EQU CYREG_PRT5_INP_DIS
QUAD_DATA_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
QUAD_DATA_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
QUAD_DATA_4__LCD_EN EQU CYREG_PRT5_LCD_EN
QUAD_DATA_4__MASK EQU 0x10
QUAD_DATA_4__PORT EQU 5
QUAD_DATA_4__PRT EQU CYREG_PRT5_PRT
QUAD_DATA_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
QUAD_DATA_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
QUAD_DATA_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
QUAD_DATA_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
QUAD_DATA_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
QUAD_DATA_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
QUAD_DATA_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
QUAD_DATA_4__PS EQU CYREG_PRT5_PS
QUAD_DATA_4__SHIFT EQU 4
QUAD_DATA_4__SLW EQU CYREG_PRT5_SLW

/* QUAD_DATA_5 */
QUAD_DATA_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
QUAD_DATA_5__0__MASK EQU 0x80
QUAD_DATA_5__0__PC EQU CYREG_PRT12_PC7
QUAD_DATA_5__0__PORT EQU 12
QUAD_DATA_5__0__SHIFT EQU 7
QUAD_DATA_5__AG EQU CYREG_PRT12_AG
QUAD_DATA_5__BIE EQU CYREG_PRT12_BIE
QUAD_DATA_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
QUAD_DATA_5__BYP EQU CYREG_PRT12_BYP
QUAD_DATA_5__DM0 EQU CYREG_PRT12_DM0
QUAD_DATA_5__DM1 EQU CYREG_PRT12_DM1
QUAD_DATA_5__DM2 EQU CYREG_PRT12_DM2
QUAD_DATA_5__DR EQU CYREG_PRT12_DR
QUAD_DATA_5__INP_DIS EQU CYREG_PRT12_INP_DIS
QUAD_DATA_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
QUAD_DATA_5__MASK EQU 0x80
QUAD_DATA_5__PORT EQU 12
QUAD_DATA_5__PRT EQU CYREG_PRT12_PRT
QUAD_DATA_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
QUAD_DATA_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
QUAD_DATA_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
QUAD_DATA_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
QUAD_DATA_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
QUAD_DATA_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
QUAD_DATA_5__PS EQU CYREG_PRT12_PS
QUAD_DATA_5__SHIFT EQU 7
QUAD_DATA_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
QUAD_DATA_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
QUAD_DATA_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
QUAD_DATA_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
QUAD_DATA_5__SLW EQU CYREG_PRT12_SLW

/* QUAD_DATA_6 */
QUAD_DATA_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
QUAD_DATA_6__0__MASK EQU 0x40
QUAD_DATA_6__0__PC EQU CYREG_PRT12_PC6
QUAD_DATA_6__0__PORT EQU 12
QUAD_DATA_6__0__SHIFT EQU 6
QUAD_DATA_6__AG EQU CYREG_PRT12_AG
QUAD_DATA_6__BIE EQU CYREG_PRT12_BIE
QUAD_DATA_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
QUAD_DATA_6__BYP EQU CYREG_PRT12_BYP
QUAD_DATA_6__DM0 EQU CYREG_PRT12_DM0
QUAD_DATA_6__DM1 EQU CYREG_PRT12_DM1
QUAD_DATA_6__DM2 EQU CYREG_PRT12_DM2
QUAD_DATA_6__DR EQU CYREG_PRT12_DR
QUAD_DATA_6__INP_DIS EQU CYREG_PRT12_INP_DIS
QUAD_DATA_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
QUAD_DATA_6__MASK EQU 0x40
QUAD_DATA_6__PORT EQU 12
QUAD_DATA_6__PRT EQU CYREG_PRT12_PRT
QUAD_DATA_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
QUAD_DATA_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
QUAD_DATA_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
QUAD_DATA_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
QUAD_DATA_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
QUAD_DATA_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
QUAD_DATA_6__PS EQU CYREG_PRT12_PS
QUAD_DATA_6__SHIFT EQU 6
QUAD_DATA_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
QUAD_DATA_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
QUAD_DATA_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
QUAD_DATA_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
QUAD_DATA_6__SLW EQU CYREG_PRT12_SLW

/* QUAD_DATA_7 */
QUAD_DATA_7__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
QUAD_DATA_7__0__MASK EQU 0x80
QUAD_DATA_7__0__PC EQU CYREG_PRT1_PC7
QUAD_DATA_7__0__PORT EQU 1
QUAD_DATA_7__0__SHIFT EQU 7
QUAD_DATA_7__AG EQU CYREG_PRT1_AG
QUAD_DATA_7__AMUX EQU CYREG_PRT1_AMUX
QUAD_DATA_7__BIE EQU CYREG_PRT1_BIE
QUAD_DATA_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
QUAD_DATA_7__BYP EQU CYREG_PRT1_BYP
QUAD_DATA_7__CTL EQU CYREG_PRT1_CTL
QUAD_DATA_7__DM0 EQU CYREG_PRT1_DM0
QUAD_DATA_7__DM1 EQU CYREG_PRT1_DM1
QUAD_DATA_7__DM2 EQU CYREG_PRT1_DM2
QUAD_DATA_7__DR EQU CYREG_PRT1_DR
QUAD_DATA_7__INP_DIS EQU CYREG_PRT1_INP_DIS
QUAD_DATA_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
QUAD_DATA_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
QUAD_DATA_7__LCD_EN EQU CYREG_PRT1_LCD_EN
QUAD_DATA_7__MASK EQU 0x80
QUAD_DATA_7__PORT EQU 1
QUAD_DATA_7__PRT EQU CYREG_PRT1_PRT
QUAD_DATA_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
QUAD_DATA_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
QUAD_DATA_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
QUAD_DATA_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
QUAD_DATA_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
QUAD_DATA_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
QUAD_DATA_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
QUAD_DATA_7__PS EQU CYREG_PRT1_PS
QUAD_DATA_7__SHIFT EQU 7
QUAD_DATA_7__SLW EQU CYREG_PRT1_SLW

/* QUAD_DATA_8 */
QUAD_DATA_8__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
QUAD_DATA_8__0__MASK EQU 0x40
QUAD_DATA_8__0__PC EQU CYREG_PRT1_PC6
QUAD_DATA_8__0__PORT EQU 1
QUAD_DATA_8__0__SHIFT EQU 6
QUAD_DATA_8__AG EQU CYREG_PRT1_AG
QUAD_DATA_8__AMUX EQU CYREG_PRT1_AMUX
QUAD_DATA_8__BIE EQU CYREG_PRT1_BIE
QUAD_DATA_8__BIT_MASK EQU CYREG_PRT1_BIT_MASK
QUAD_DATA_8__BYP EQU CYREG_PRT1_BYP
QUAD_DATA_8__CTL EQU CYREG_PRT1_CTL
QUAD_DATA_8__DM0 EQU CYREG_PRT1_DM0
QUAD_DATA_8__DM1 EQU CYREG_PRT1_DM1
QUAD_DATA_8__DM2 EQU CYREG_PRT1_DM2
QUAD_DATA_8__DR EQU CYREG_PRT1_DR
QUAD_DATA_8__INP_DIS EQU CYREG_PRT1_INP_DIS
QUAD_DATA_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
QUAD_DATA_8__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
QUAD_DATA_8__LCD_EN EQU CYREG_PRT1_LCD_EN
QUAD_DATA_8__MASK EQU 0x40
QUAD_DATA_8__PORT EQU 1
QUAD_DATA_8__PRT EQU CYREG_PRT1_PRT
QUAD_DATA_8__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
QUAD_DATA_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
QUAD_DATA_8__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
QUAD_DATA_8__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
QUAD_DATA_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
QUAD_DATA_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
QUAD_DATA_8__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
QUAD_DATA_8__PS EQU CYREG_PRT1_PS
QUAD_DATA_8__SHIFT EQU 6
QUAD_DATA_8__SLW EQU CYREG_PRT1_SLW

/* UART_115200 */
UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_115200_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_115200_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_115200_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_115200_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_115200_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_115200_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_115200_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_115200_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_115200_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_115200_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_115200_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_115200_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_115200_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_115200_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_115200_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_115200_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_115200_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_115200_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_115200_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_115200_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_115200_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_115200_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_115200_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_115200_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_115200_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_115200_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_115200_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_115200_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_115200_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_115200_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_115200_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_115200_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_115200_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_115200_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_115200_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_115200_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_115200_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_115200_BUART_sRX_RxSts__3__POS EQU 3
UART_115200_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_115200_BUART_sRX_RxSts__4__POS EQU 4
UART_115200_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_115200_BUART_sRX_RxSts__5__POS EQU 5
UART_115200_BUART_sRX_RxSts__MASK EQU 0x38
UART_115200_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_115200_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_115200_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_115200_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_115200_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_115200_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_115200_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_115200_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_115200_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_115200_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_115200_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_115200_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_115200_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_115200_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_115200_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_115200_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_115200_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_115200_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_115200_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_115200_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_115200_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_115200_BUART_sTX_TxSts__0__POS EQU 0
UART_115200_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_115200_BUART_sTX_TxSts__1__POS EQU 1
UART_115200_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_115200_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_115200_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_115200_BUART_sTX_TxSts__2__POS EQU 2
UART_115200_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_115200_BUART_sTX_TxSts__3__POS EQU 3
UART_115200_BUART_sTX_TxSts__MASK EQU 0x0F
UART_115200_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_115200_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_115200_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_115200_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_115200_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_115200_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_115200_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_115200_IntClock__INDEX EQU 0x03
UART_115200_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_115200_IntClock__PM_ACT_MSK EQU 0x08
UART_115200_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_115200_IntClock__PM_STBY_MSK EQU 0x08
UART_115200_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_115200_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_115200_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_115200_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_115200_TXInternalInterrupt__INTC_PRIOR_NUM EQU 4
UART_115200_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_115200_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_115200_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_230400 */
UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_230400_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_230400_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_230400_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_230400_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_230400_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_230400_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_230400_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_230400_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_230400_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_230400_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_230400_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_230400_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_230400_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_230400_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_230400_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_230400_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_230400_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_230400_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_230400_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_230400_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_230400_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_230400_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_230400_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_230400_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_230400_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_230400_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_230400_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_230400_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_230400_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_230400_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_230400_BUART_sRX_RxSts__3__POS EQU 3
UART_230400_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_230400_BUART_sRX_RxSts__4__POS EQU 4
UART_230400_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_230400_BUART_sRX_RxSts__5__POS EQU 5
UART_230400_BUART_sRX_RxSts__MASK EQU 0x38
UART_230400_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_230400_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_230400_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_230400_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_230400_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_230400_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_230400_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_230400_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_230400_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_230400_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_230400_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_230400_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_230400_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_230400_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_230400_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_230400_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_230400_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_230400_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_230400_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_230400_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_230400_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_230400_BUART_sTX_TxSts__0__POS EQU 0
UART_230400_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_230400_BUART_sTX_TxSts__1__POS EQU 1
UART_230400_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_230400_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_230400_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_230400_BUART_sTX_TxSts__2__POS EQU 2
UART_230400_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_230400_BUART_sTX_TxSts__3__POS EQU 3
UART_230400_BUART_sTX_TxSts__MASK EQU 0x0F
UART_230400_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_230400_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_230400_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_230400_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_230400_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_230400_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_230400_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_230400_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_230400_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_230400_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_230400_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_230400_IntClock__INDEX EQU 0x02
UART_230400_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_230400_IntClock__PM_ACT_MSK EQU 0x04
UART_230400_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_230400_IntClock__PM_STBY_MSK EQU 0x04
UART_230400_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_230400_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_230400_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_230400_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_230400_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_230400_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_230400_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_230400_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_460800 */
UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_460800_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_460800_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_460800_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_460800_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_460800_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_460800_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_460800_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_460800_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_460800_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_460800_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_460800_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_460800_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_460800_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_460800_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_460800_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_460800_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_460800_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_460800_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_460800_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_460800_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_460800_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_460800_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_460800_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_460800_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_460800_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_460800_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_460800_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_460800_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_460800_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_460800_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_460800_BUART_sRX_RxSts__3__POS EQU 3
UART_460800_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_460800_BUART_sRX_RxSts__4__POS EQU 4
UART_460800_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_460800_BUART_sRX_RxSts__5__POS EQU 5
UART_460800_BUART_sRX_RxSts__MASK EQU 0x38
UART_460800_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_460800_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_460800_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_460800_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_460800_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_460800_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_460800_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_460800_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_460800_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_460800_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_460800_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_460800_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_460800_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_460800_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_460800_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_460800_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_460800_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_460800_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_460800_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_460800_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_460800_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_460800_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_460800_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_460800_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_460800_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_460800_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_460800_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_460800_BUART_sTX_TxSts__0__POS EQU 0
UART_460800_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_460800_BUART_sTX_TxSts__1__POS EQU 1
UART_460800_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_460800_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_460800_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_460800_BUART_sTX_TxSts__2__POS EQU 2
UART_460800_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_460800_BUART_sTX_TxSts__3__POS EQU 3
UART_460800_BUART_sTX_TxSts__MASK EQU 0x0F
UART_460800_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_460800_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_460800_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_460800_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_460800_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_460800_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_460800_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_460800_IntClock__INDEX EQU 0x01
UART_460800_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_460800_IntClock__PM_ACT_MSK EQU 0x02
UART_460800_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_460800_IntClock__PM_STBY_MSK EQU 0x02
UART_460800_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_460800_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_460800_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_460800_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_460800_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_460800_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_460800_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_460800_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x05
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x20
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x20
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x04
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x10
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x10

/* DIAG_UART_TX */
DIAG_UART_TX__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
DIAG_UART_TX__0__MASK EQU 0x80
DIAG_UART_TX__0__PC EQU CYREG_PRT4_PC7
DIAG_UART_TX__0__PORT EQU 4
DIAG_UART_TX__0__SHIFT EQU 7
DIAG_UART_TX__AG EQU CYREG_PRT4_AG
DIAG_UART_TX__AMUX EQU CYREG_PRT4_AMUX
DIAG_UART_TX__BIE EQU CYREG_PRT4_BIE
DIAG_UART_TX__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DIAG_UART_TX__BYP EQU CYREG_PRT4_BYP
DIAG_UART_TX__CTL EQU CYREG_PRT4_CTL
DIAG_UART_TX__DM0 EQU CYREG_PRT4_DM0
DIAG_UART_TX__DM1 EQU CYREG_PRT4_DM1
DIAG_UART_TX__DM2 EQU CYREG_PRT4_DM2
DIAG_UART_TX__DR EQU CYREG_PRT4_DR
DIAG_UART_TX__INP_DIS EQU CYREG_PRT4_INP_DIS
DIAG_UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DIAG_UART_TX__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DIAG_UART_TX__LCD_EN EQU CYREG_PRT4_LCD_EN
DIAG_UART_TX__MASK EQU 0x80
DIAG_UART_TX__PORT EQU 4
DIAG_UART_TX__PRT EQU CYREG_PRT4_PRT
DIAG_UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DIAG_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DIAG_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DIAG_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DIAG_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DIAG_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DIAG_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DIAG_UART_TX__PS EQU CYREG_PRT4_PS
DIAG_UART_TX__SHIFT EQU 7
DIAG_UART_TX__SLW EQU CYREG_PRT4_SLW

/* RTest_HSide1 */
RTest_HSide1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
RTest_HSide1__0__MASK EQU 0x08
RTest_HSide1__0__PC EQU CYREG_PRT12_PC3
RTest_HSide1__0__PORT EQU 12
RTest_HSide1__0__SHIFT EQU 3
RTest_HSide1__AG EQU CYREG_PRT12_AG
RTest_HSide1__BIE EQU CYREG_PRT12_BIE
RTest_HSide1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTest_HSide1__BYP EQU CYREG_PRT12_BYP
RTest_HSide1__DM0 EQU CYREG_PRT12_DM0
RTest_HSide1__DM1 EQU CYREG_PRT12_DM1
RTest_HSide1__DM2 EQU CYREG_PRT12_DM2
RTest_HSide1__DR EQU CYREG_PRT12_DR
RTest_HSide1__INP_DIS EQU CYREG_PRT12_INP_DIS
RTest_HSide1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTest_HSide1__MASK EQU 0x08
RTest_HSide1__PORT EQU 12
RTest_HSide1__PRT EQU CYREG_PRT12_PRT
RTest_HSide1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTest_HSide1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTest_HSide1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTest_HSide1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTest_HSide1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTest_HSide1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTest_HSide1__PS EQU CYREG_PRT12_PS
RTest_HSide1__SHIFT EQU 3
RTest_HSide1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTest_HSide1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTest_HSide1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTest_HSide1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTest_HSide1__SLW EQU CYREG_PRT12_SLW

/* RTest_HSide2 */
RTest_HSide2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
RTest_HSide2__0__MASK EQU 0x04
RTest_HSide2__0__PC EQU CYREG_PRT12_PC2
RTest_HSide2__0__PORT EQU 12
RTest_HSide2__0__SHIFT EQU 2
RTest_HSide2__AG EQU CYREG_PRT12_AG
RTest_HSide2__BIE EQU CYREG_PRT12_BIE
RTest_HSide2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTest_HSide2__BYP EQU CYREG_PRT12_BYP
RTest_HSide2__DM0 EQU CYREG_PRT12_DM0
RTest_HSide2__DM1 EQU CYREG_PRT12_DM1
RTest_HSide2__DM2 EQU CYREG_PRT12_DM2
RTest_HSide2__DR EQU CYREG_PRT12_DR
RTest_HSide2__INP_DIS EQU CYREG_PRT12_INP_DIS
RTest_HSide2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTest_HSide2__MASK EQU 0x04
RTest_HSide2__PORT EQU 12
RTest_HSide2__PRT EQU CYREG_PRT12_PRT
RTest_HSide2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTest_HSide2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTest_HSide2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTest_HSide2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTest_HSide2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTest_HSide2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTest_HSide2__PS EQU CYREG_PRT12_PS
RTest_HSide2__SHIFT EQU 2
RTest_HSide2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTest_HSide2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTest_HSide2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTest_HSide2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTest_HSide2__SLW EQU CYREG_PRT12_SLW

/* RTest_HSide3 */
RTest_HSide3__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
RTest_HSide3__0__MASK EQU 0x80
RTest_HSide3__0__PC EQU CYREG_PRT3_PC7
RTest_HSide3__0__PORT EQU 3
RTest_HSide3__0__SHIFT EQU 7
RTest_HSide3__AG EQU CYREG_PRT3_AG
RTest_HSide3__AMUX EQU CYREG_PRT3_AMUX
RTest_HSide3__BIE EQU CYREG_PRT3_BIE
RTest_HSide3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTest_HSide3__BYP EQU CYREG_PRT3_BYP
RTest_HSide3__CTL EQU CYREG_PRT3_CTL
RTest_HSide3__DM0 EQU CYREG_PRT3_DM0
RTest_HSide3__DM1 EQU CYREG_PRT3_DM1
RTest_HSide3__DM2 EQU CYREG_PRT3_DM2
RTest_HSide3__DR EQU CYREG_PRT3_DR
RTest_HSide3__INP_DIS EQU CYREG_PRT3_INP_DIS
RTest_HSide3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTest_HSide3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTest_HSide3__LCD_EN EQU CYREG_PRT3_LCD_EN
RTest_HSide3__MASK EQU 0x80
RTest_HSide3__PORT EQU 3
RTest_HSide3__PRT EQU CYREG_PRT3_PRT
RTest_HSide3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTest_HSide3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTest_HSide3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTest_HSide3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTest_HSide3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTest_HSide3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTest_HSide3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTest_HSide3__PS EQU CYREG_PRT3_PS
RTest_HSide3__SHIFT EQU 7
RTest_HSide3__SLW EQU CYREG_PRT3_SLW

/* RTest_HSide4 */
RTest_HSide4__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
RTest_HSide4__0__MASK EQU 0x40
RTest_HSide4__0__PC EQU CYREG_PRT3_PC6
RTest_HSide4__0__PORT EQU 3
RTest_HSide4__0__SHIFT EQU 6
RTest_HSide4__AG EQU CYREG_PRT3_AG
RTest_HSide4__AMUX EQU CYREG_PRT3_AMUX
RTest_HSide4__BIE EQU CYREG_PRT3_BIE
RTest_HSide4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTest_HSide4__BYP EQU CYREG_PRT3_BYP
RTest_HSide4__CTL EQU CYREG_PRT3_CTL
RTest_HSide4__DM0 EQU CYREG_PRT3_DM0
RTest_HSide4__DM1 EQU CYREG_PRT3_DM1
RTest_HSide4__DM2 EQU CYREG_PRT3_DM2
RTest_HSide4__DR EQU CYREG_PRT3_DR
RTest_HSide4__INP_DIS EQU CYREG_PRT3_INP_DIS
RTest_HSide4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTest_HSide4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTest_HSide4__LCD_EN EQU CYREG_PRT3_LCD_EN
RTest_HSide4__MASK EQU 0x40
RTest_HSide4__PORT EQU 3
RTest_HSide4__PRT EQU CYREG_PRT3_PRT
RTest_HSide4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTest_HSide4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTest_HSide4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTest_HSide4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTest_HSide4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTest_HSide4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTest_HSide4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTest_HSide4__PS EQU CYREG_PRT3_PS
RTest_HSide4__SHIFT EQU 6
RTest_HSide4__SLW EQU CYREG_PRT3_SLW

/* RTest_HSide5 */
RTest_HSide5__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
RTest_HSide5__0__MASK EQU 0x08
RTest_HSide5__0__PC EQU CYREG_IO_PC_PRT15_PC3
RTest_HSide5__0__PORT EQU 15
RTest_HSide5__0__SHIFT EQU 3
RTest_HSide5__AG EQU CYREG_PRT15_AG
RTest_HSide5__AMUX EQU CYREG_PRT15_AMUX
RTest_HSide5__BIE EQU CYREG_PRT15_BIE
RTest_HSide5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RTest_HSide5__BYP EQU CYREG_PRT15_BYP
RTest_HSide5__CTL EQU CYREG_PRT15_CTL
RTest_HSide5__DM0 EQU CYREG_PRT15_DM0
RTest_HSide5__DM1 EQU CYREG_PRT15_DM1
RTest_HSide5__DM2 EQU CYREG_PRT15_DM2
RTest_HSide5__DR EQU CYREG_PRT15_DR
RTest_HSide5__INP_DIS EQU CYREG_PRT15_INP_DIS
RTest_HSide5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RTest_HSide5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RTest_HSide5__LCD_EN EQU CYREG_PRT15_LCD_EN
RTest_HSide5__MASK EQU 0x08
RTest_HSide5__PORT EQU 15
RTest_HSide5__PRT EQU CYREG_PRT15_PRT
RTest_HSide5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RTest_HSide5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RTest_HSide5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RTest_HSide5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RTest_HSide5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RTest_HSide5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RTest_HSide5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RTest_HSide5__PS EQU CYREG_PRT15_PS
RTest_HSide5__SHIFT EQU 3
RTest_HSide5__SLW EQU CYREG_PRT15_SLW

/* RTest_HSide6 */
RTest_HSide6__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
RTest_HSide6__0__MASK EQU 0x04
RTest_HSide6__0__PC EQU CYREG_IO_PC_PRT15_PC2
RTest_HSide6__0__PORT EQU 15
RTest_HSide6__0__SHIFT EQU 2
RTest_HSide6__AG EQU CYREG_PRT15_AG
RTest_HSide6__AMUX EQU CYREG_PRT15_AMUX
RTest_HSide6__BIE EQU CYREG_PRT15_BIE
RTest_HSide6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RTest_HSide6__BYP EQU CYREG_PRT15_BYP
RTest_HSide6__CTL EQU CYREG_PRT15_CTL
RTest_HSide6__DM0 EQU CYREG_PRT15_DM0
RTest_HSide6__DM1 EQU CYREG_PRT15_DM1
RTest_HSide6__DM2 EQU CYREG_PRT15_DM2
RTest_HSide6__DR EQU CYREG_PRT15_DR
RTest_HSide6__INP_DIS EQU CYREG_PRT15_INP_DIS
RTest_HSide6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RTest_HSide6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RTest_HSide6__LCD_EN EQU CYREG_PRT15_LCD_EN
RTest_HSide6__MASK EQU 0x04
RTest_HSide6__PORT EQU 15
RTest_HSide6__PRT EQU CYREG_PRT15_PRT
RTest_HSide6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RTest_HSide6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RTest_HSide6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RTest_HSide6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RTest_HSide6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RTest_HSide6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RTest_HSide6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RTest_HSide6__PS EQU CYREG_PRT15_PS
RTest_HSide6__SHIFT EQU 2
RTest_HSide6__SLW EQU CYREG_PRT15_SLW

/* RTest_HSide7 */
RTest_HSide7__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
RTest_HSide7__0__MASK EQU 0x02
RTest_HSide7__0__PC EQU CYREG_PRT12_PC1
RTest_HSide7__0__PORT EQU 12
RTest_HSide7__0__SHIFT EQU 1
RTest_HSide7__AG EQU CYREG_PRT12_AG
RTest_HSide7__BIE EQU CYREG_PRT12_BIE
RTest_HSide7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTest_HSide7__BYP EQU CYREG_PRT12_BYP
RTest_HSide7__DM0 EQU CYREG_PRT12_DM0
RTest_HSide7__DM1 EQU CYREG_PRT12_DM1
RTest_HSide7__DM2 EQU CYREG_PRT12_DM2
RTest_HSide7__DR EQU CYREG_PRT12_DR
RTest_HSide7__INP_DIS EQU CYREG_PRT12_INP_DIS
RTest_HSide7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTest_HSide7__MASK EQU 0x02
RTest_HSide7__PORT EQU 12
RTest_HSide7__PRT EQU CYREG_PRT12_PRT
RTest_HSide7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTest_HSide7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTest_HSide7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTest_HSide7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTest_HSide7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTest_HSide7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTest_HSide7__PS EQU CYREG_PRT12_PS
RTest_HSide7__SHIFT EQU 1
RTest_HSide7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTest_HSide7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTest_HSide7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTest_HSide7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTest_HSide7__SLW EQU CYREG_PRT12_SLW

/* RTest_HSide8 */
RTest_HSide8__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
RTest_HSide8__0__MASK EQU 0x01
RTest_HSide8__0__PC EQU CYREG_PRT12_PC0
RTest_HSide8__0__PORT EQU 12
RTest_HSide8__0__SHIFT EQU 0
RTest_HSide8__AG EQU CYREG_PRT12_AG
RTest_HSide8__BIE EQU CYREG_PRT12_BIE
RTest_HSide8__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTest_HSide8__BYP EQU CYREG_PRT12_BYP
RTest_HSide8__DM0 EQU CYREG_PRT12_DM0
RTest_HSide8__DM1 EQU CYREG_PRT12_DM1
RTest_HSide8__DM2 EQU CYREG_PRT12_DM2
RTest_HSide8__DR EQU CYREG_PRT12_DR
RTest_HSide8__INP_DIS EQU CYREG_PRT12_INP_DIS
RTest_HSide8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTest_HSide8__MASK EQU 0x01
RTest_HSide8__PORT EQU 12
RTest_HSide8__PRT EQU CYREG_PRT12_PRT
RTest_HSide8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTest_HSide8__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTest_HSide8__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTest_HSide8__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTest_HSide8__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTest_HSide8__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTest_HSide8__PS EQU CYREG_PRT12_PS
RTest_HSide8__SHIFT EQU 0
RTest_HSide8__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTest_HSide8__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTest_HSide8__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTest_HSide8__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTest_HSide8__SLW EQU CYREG_PRT12_SLW

/* PB_NextAction */
PB_NextAction__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
PB_NextAction__0__MASK EQU 0x08
PB_NextAction__0__PC EQU CYREG_PRT4_PC3
PB_NextAction__0__PORT EQU 4
PB_NextAction__0__SHIFT EQU 3
PB_NextAction__AG EQU CYREG_PRT4_AG
PB_NextAction__AMUX EQU CYREG_PRT4_AMUX
PB_NextAction__BIE EQU CYREG_PRT4_BIE
PB_NextAction__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PB_NextAction__BYP EQU CYREG_PRT4_BYP
PB_NextAction__CTL EQU CYREG_PRT4_CTL
PB_NextAction__DM0 EQU CYREG_PRT4_DM0
PB_NextAction__DM1 EQU CYREG_PRT4_DM1
PB_NextAction__DM2 EQU CYREG_PRT4_DM2
PB_NextAction__DR EQU CYREG_PRT4_DR
PB_NextAction__INP_DIS EQU CYREG_PRT4_INP_DIS
PB_NextAction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PB_NextAction__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PB_NextAction__LCD_EN EQU CYREG_PRT4_LCD_EN
PB_NextAction__MASK EQU 0x08
PB_NextAction__PORT EQU 4
PB_NextAction__PRT EQU CYREG_PRT4_PRT
PB_NextAction__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PB_NextAction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PB_NextAction__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PB_NextAction__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PB_NextAction__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PB_NextAction__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PB_NextAction__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PB_NextAction__PS EQU CYREG_PRT4_PS
PB_NextAction__SHIFT EQU 3
PB_NextAction__SLW EQU CYREG_PRT4_SLW

/* RTest_DEMUX_A */
RTest_DEMUX_A__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
RTest_DEMUX_A__0__MASK EQU 0x08
RTest_DEMUX_A__0__PC EQU CYREG_PRT5_PC3
RTest_DEMUX_A__0__PORT EQU 5
RTest_DEMUX_A__0__SHIFT EQU 3
RTest_DEMUX_A__AG EQU CYREG_PRT5_AG
RTest_DEMUX_A__AMUX EQU CYREG_PRT5_AMUX
RTest_DEMUX_A__BIE EQU CYREG_PRT5_BIE
RTest_DEMUX_A__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RTest_DEMUX_A__BYP EQU CYREG_PRT5_BYP
RTest_DEMUX_A__CTL EQU CYREG_PRT5_CTL
RTest_DEMUX_A__DM0 EQU CYREG_PRT5_DM0
RTest_DEMUX_A__DM1 EQU CYREG_PRT5_DM1
RTest_DEMUX_A__DM2 EQU CYREG_PRT5_DM2
RTest_DEMUX_A__DR EQU CYREG_PRT5_DR
RTest_DEMUX_A__INP_DIS EQU CYREG_PRT5_INP_DIS
RTest_DEMUX_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RTest_DEMUX_A__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RTest_DEMUX_A__LCD_EN EQU CYREG_PRT5_LCD_EN
RTest_DEMUX_A__MASK EQU 0x08
RTest_DEMUX_A__PORT EQU 5
RTest_DEMUX_A__PRT EQU CYREG_PRT5_PRT
RTest_DEMUX_A__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RTest_DEMUX_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RTest_DEMUX_A__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RTest_DEMUX_A__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RTest_DEMUX_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RTest_DEMUX_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RTest_DEMUX_A__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RTest_DEMUX_A__PS EQU CYREG_PRT5_PS
RTest_DEMUX_A__SHIFT EQU 3
RTest_DEMUX_A__SLW EQU CYREG_PRT5_SLW

/* RTest_DEMUX_B */
RTest_DEMUX_B__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
RTest_DEMUX_B__0__MASK EQU 0x04
RTest_DEMUX_B__0__PC EQU CYREG_PRT5_PC2
RTest_DEMUX_B__0__PORT EQU 5
RTest_DEMUX_B__0__SHIFT EQU 2
RTest_DEMUX_B__AG EQU CYREG_PRT5_AG
RTest_DEMUX_B__AMUX EQU CYREG_PRT5_AMUX
RTest_DEMUX_B__BIE EQU CYREG_PRT5_BIE
RTest_DEMUX_B__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RTest_DEMUX_B__BYP EQU CYREG_PRT5_BYP
RTest_DEMUX_B__CTL EQU CYREG_PRT5_CTL
RTest_DEMUX_B__DM0 EQU CYREG_PRT5_DM0
RTest_DEMUX_B__DM1 EQU CYREG_PRT5_DM1
RTest_DEMUX_B__DM2 EQU CYREG_PRT5_DM2
RTest_DEMUX_B__DR EQU CYREG_PRT5_DR
RTest_DEMUX_B__INP_DIS EQU CYREG_PRT5_INP_DIS
RTest_DEMUX_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RTest_DEMUX_B__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RTest_DEMUX_B__LCD_EN EQU CYREG_PRT5_LCD_EN
RTest_DEMUX_B__MASK EQU 0x04
RTest_DEMUX_B__PORT EQU 5
RTest_DEMUX_B__PRT EQU CYREG_PRT5_PRT
RTest_DEMUX_B__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RTest_DEMUX_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RTest_DEMUX_B__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RTest_DEMUX_B__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RTest_DEMUX_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RTest_DEMUX_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RTest_DEMUX_B__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RTest_DEMUX_B__PS EQU CYREG_PRT5_PS
RTest_DEMUX_B__SHIFT EQU 2
RTest_DEMUX_B__SLW EQU CYREG_PRT5_SLW

/* RTest_DEMUX_C */
RTest_DEMUX_C__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
RTest_DEMUX_C__0__MASK EQU 0x02
RTest_DEMUX_C__0__PC EQU CYREG_PRT5_PC1
RTest_DEMUX_C__0__PORT EQU 5
RTest_DEMUX_C__0__SHIFT EQU 1
RTest_DEMUX_C__AG EQU CYREG_PRT5_AG
RTest_DEMUX_C__AMUX EQU CYREG_PRT5_AMUX
RTest_DEMUX_C__BIE EQU CYREG_PRT5_BIE
RTest_DEMUX_C__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RTest_DEMUX_C__BYP EQU CYREG_PRT5_BYP
RTest_DEMUX_C__CTL EQU CYREG_PRT5_CTL
RTest_DEMUX_C__DM0 EQU CYREG_PRT5_DM0
RTest_DEMUX_C__DM1 EQU CYREG_PRT5_DM1
RTest_DEMUX_C__DM2 EQU CYREG_PRT5_DM2
RTest_DEMUX_C__DR EQU CYREG_PRT5_DR
RTest_DEMUX_C__INP_DIS EQU CYREG_PRT5_INP_DIS
RTest_DEMUX_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RTest_DEMUX_C__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RTest_DEMUX_C__LCD_EN EQU CYREG_PRT5_LCD_EN
RTest_DEMUX_C__MASK EQU 0x02
RTest_DEMUX_C__PORT EQU 5
RTest_DEMUX_C__PRT EQU CYREG_PRT5_PRT
RTest_DEMUX_C__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RTest_DEMUX_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RTest_DEMUX_C__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RTest_DEMUX_C__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RTest_DEMUX_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RTest_DEMUX_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RTest_DEMUX_C__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RTest_DEMUX_C__PS EQU CYREG_PRT5_PS
RTest_DEMUX_C__SHIFT EQU 1
RTest_DEMUX_C__SLW EQU CYREG_PRT5_SLW

/* RTest_SIREN_EN */
RTest_SIREN_EN__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RTest_SIREN_EN__0__MASK EQU 0x01
RTest_SIREN_EN__0__PC EQU CYREG_PRT0_PC0
RTest_SIREN_EN__0__PORT EQU 0
RTest_SIREN_EN__0__SHIFT EQU 0
RTest_SIREN_EN__AG EQU CYREG_PRT0_AG
RTest_SIREN_EN__AMUX EQU CYREG_PRT0_AMUX
RTest_SIREN_EN__BIE EQU CYREG_PRT0_BIE
RTest_SIREN_EN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RTest_SIREN_EN__BYP EQU CYREG_PRT0_BYP
RTest_SIREN_EN__CTL EQU CYREG_PRT0_CTL
RTest_SIREN_EN__DM0 EQU CYREG_PRT0_DM0
RTest_SIREN_EN__DM1 EQU CYREG_PRT0_DM1
RTest_SIREN_EN__DM2 EQU CYREG_PRT0_DM2
RTest_SIREN_EN__DR EQU CYREG_PRT0_DR
RTest_SIREN_EN__INP_DIS EQU CYREG_PRT0_INP_DIS
RTest_SIREN_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RTest_SIREN_EN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RTest_SIREN_EN__LCD_EN EQU CYREG_PRT0_LCD_EN
RTest_SIREN_EN__MASK EQU 0x01
RTest_SIREN_EN__PORT EQU 0
RTest_SIREN_EN__PRT EQU CYREG_PRT0_PRT
RTest_SIREN_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RTest_SIREN_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RTest_SIREN_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RTest_SIREN_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RTest_SIREN_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RTest_SIREN_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RTest_SIREN_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RTest_SIREN_EN__PS EQU CYREG_PRT0_PS
RTest_SIREN_EN__SHIFT EQU 0
RTest_SIREN_EN__SLW EQU CYREG_PRT0_SLW

/* STest_SIREN_EN */
STest_SIREN_EN__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
STest_SIREN_EN__0__MASK EQU 0x02
STest_SIREN_EN__0__PC EQU CYREG_PRT0_PC1
STest_SIREN_EN__0__PORT EQU 0
STest_SIREN_EN__0__SHIFT EQU 1
STest_SIREN_EN__AG EQU CYREG_PRT0_AG
STest_SIREN_EN__AMUX EQU CYREG_PRT0_AMUX
STest_SIREN_EN__BIE EQU CYREG_PRT0_BIE
STest_SIREN_EN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STest_SIREN_EN__BYP EQU CYREG_PRT0_BYP
STest_SIREN_EN__CTL EQU CYREG_PRT0_CTL
STest_SIREN_EN__DM0 EQU CYREG_PRT0_DM0
STest_SIREN_EN__DM1 EQU CYREG_PRT0_DM1
STest_SIREN_EN__DM2 EQU CYREG_PRT0_DM2
STest_SIREN_EN__DR EQU CYREG_PRT0_DR
STest_SIREN_EN__INP_DIS EQU CYREG_PRT0_INP_DIS
STest_SIREN_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STest_SIREN_EN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STest_SIREN_EN__LCD_EN EQU CYREG_PRT0_LCD_EN
STest_SIREN_EN__MASK EQU 0x02
STest_SIREN_EN__PORT EQU 0
STest_SIREN_EN__PRT EQU CYREG_PRT0_PRT
STest_SIREN_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STest_SIREN_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STest_SIREN_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STest_SIREN_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STest_SIREN_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STest_SIREN_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STest_SIREN_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STest_SIREN_EN__PS EQU CYREG_PRT0_PS
STest_SIREN_EN__SHIFT EQU 1
STest_SIREN_EN__SLW EQU CYREG_PRT0_SLW

/* isr_Timer_10ms */
isr_Timer_10ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer_10ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer_10ms__INTC_MASK EQU 0x08
isr_Timer_10ms__INTC_NUMBER EQU 3
isr_Timer_10ms__INTC_PRIOR_NUM EQU 4
isr_Timer_10ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Timer_10ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer_10ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Timer_20ms */
isr_Timer_20ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer_20ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer_20ms__INTC_MASK EQU 0x10
isr_Timer_20ms__INTC_NUMBER EQU 4
isr_Timer_20ms__INTC_PRIOR_NUM EQU 5
isr_Timer_20ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Timer_20ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer_20ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Timer_50ms */
isr_Timer_50ms__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer_50ms__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer_50ms__INTC_MASK EQU 0x20
isr_Timer_50ms__INTC_NUMBER EQU 5
isr_Timer_50ms__INTC_PRIOR_NUM EQU 7
isr_Timer_50ms__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Timer_50ms__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer_50ms__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CTest_USB_5V_EN */
CTest_USB_5V_EN__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
CTest_USB_5V_EN__0__MASK EQU 0x08
CTest_USB_5V_EN__0__PC EQU CYREG_PRT6_PC3
CTest_USB_5V_EN__0__PORT EQU 6
CTest_USB_5V_EN__0__SHIFT EQU 3
CTest_USB_5V_EN__AG EQU CYREG_PRT6_AG
CTest_USB_5V_EN__AMUX EQU CYREG_PRT6_AMUX
CTest_USB_5V_EN__BIE EQU CYREG_PRT6_BIE
CTest_USB_5V_EN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CTest_USB_5V_EN__BYP EQU CYREG_PRT6_BYP
CTest_USB_5V_EN__CTL EQU CYREG_PRT6_CTL
CTest_USB_5V_EN__DM0 EQU CYREG_PRT6_DM0
CTest_USB_5V_EN__DM1 EQU CYREG_PRT6_DM1
CTest_USB_5V_EN__DM2 EQU CYREG_PRT6_DM2
CTest_USB_5V_EN__DR EQU CYREG_PRT6_DR
CTest_USB_5V_EN__INP_DIS EQU CYREG_PRT6_INP_DIS
CTest_USB_5V_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CTest_USB_5V_EN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CTest_USB_5V_EN__LCD_EN EQU CYREG_PRT6_LCD_EN
CTest_USB_5V_EN__MASK EQU 0x08
CTest_USB_5V_EN__PORT EQU 6
CTest_USB_5V_EN__PRT EQU CYREG_PRT6_PRT
CTest_USB_5V_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CTest_USB_5V_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CTest_USB_5V_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CTest_USB_5V_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CTest_USB_5V_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CTest_USB_5V_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CTest_USB_5V_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CTest_USB_5V_EN__PS EQU CYREG_PRT6_PS
CTest_USB_5V_EN__SHIFT EQU 3
CTest_USB_5V_EN__SLW EQU CYREG_PRT6_SLW

/* MUX_CTRL_115200 */
MUX_CTRL_115200_Sync_ctrl_reg__0__MASK EQU 0x01
MUX_CTRL_115200_Sync_ctrl_reg__0__POS EQU 0
MUX_CTRL_115200_Sync_ctrl_reg__1__MASK EQU 0x02
MUX_CTRL_115200_Sync_ctrl_reg__1__POS EQU 1
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
MUX_CTRL_115200_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
MUX_CTRL_115200_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
MUX_CTRL_115200_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
MUX_CTRL_115200_Sync_ctrl_reg__MASK EQU 0x03
MUX_CTRL_115200_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
MUX_CTRL_115200_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
MUX_CTRL_115200_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* MUX_CTRL_230400 */
MUX_CTRL_230400_Sync_ctrl_reg__0__MASK EQU 0x01
MUX_CTRL_230400_Sync_ctrl_reg__0__POS EQU 0
MUX_CTRL_230400_Sync_ctrl_reg__1__MASK EQU 0x02
MUX_CTRL_230400_Sync_ctrl_reg__1__POS EQU 1
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
MUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
MUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
MUX_CTRL_230400_Sync_ctrl_reg__MASK EQU 0x03
MUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* MUX_CTRL_460800 */
MUX_CTRL_460800_Sync_ctrl_reg__0__MASK EQU 0x01
MUX_CTRL_460800_Sync_ctrl_reg__0__POS EQU 0
MUX_CTRL_460800_Sync_ctrl_reg__1__MASK EQU 0x02
MUX_CTRL_460800_Sync_ctrl_reg__1__POS EQU 1
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MUX_CTRL_460800_Sync_ctrl_reg__2__MASK EQU 0x04
MUX_CTRL_460800_Sync_ctrl_reg__2__POS EQU 2
MUX_CTRL_460800_Sync_ctrl_reg__3__MASK EQU 0x08
MUX_CTRL_460800_Sync_ctrl_reg__3__POS EQU 3
MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
MUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MUX_CTRL_460800_Sync_ctrl_reg__MASK EQU 0x0F
MUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* RTest_DEMUX_COM */
RTest_DEMUX_COM__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
RTest_DEMUX_COM__0__MASK EQU 0x80
RTest_DEMUX_COM__0__PC EQU CYREG_PRT6_PC7
RTest_DEMUX_COM__0__PORT EQU 6
RTest_DEMUX_COM__0__SHIFT EQU 7
RTest_DEMUX_COM__AG EQU CYREG_PRT6_AG
RTest_DEMUX_COM__AMUX EQU CYREG_PRT6_AMUX
RTest_DEMUX_COM__BIE EQU CYREG_PRT6_BIE
RTest_DEMUX_COM__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RTest_DEMUX_COM__BYP EQU CYREG_PRT6_BYP
RTest_DEMUX_COM__CTL EQU CYREG_PRT6_CTL
RTest_DEMUX_COM__DM0 EQU CYREG_PRT6_DM0
RTest_DEMUX_COM__DM1 EQU CYREG_PRT6_DM1
RTest_DEMUX_COM__DM2 EQU CYREG_PRT6_DM2
RTest_DEMUX_COM__DR EQU CYREG_PRT6_DR
RTest_DEMUX_COM__INP_DIS EQU CYREG_PRT6_INP_DIS
RTest_DEMUX_COM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RTest_DEMUX_COM__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RTest_DEMUX_COM__LCD_EN EQU CYREG_PRT6_LCD_EN
RTest_DEMUX_COM__MASK EQU 0x80
RTest_DEMUX_COM__PORT EQU 6
RTest_DEMUX_COM__PRT EQU CYREG_PRT6_PRT
RTest_DEMUX_COM__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RTest_DEMUX_COM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RTest_DEMUX_COM__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RTest_DEMUX_COM__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RTest_DEMUX_COM__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RTest_DEMUX_COM__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RTest_DEMUX_COM__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RTest_DEMUX_COM__PS EQU CYREG_PRT6_PS
RTest_DEMUX_COM__SHIFT EQU 7
RTest_DEMUX_COM__SLW EQU CYREG_PRT6_SLW

/* isr_UART_115200 */
isr_UART_115200__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_115200__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_115200__INTC_MASK EQU 0x40
isr_UART_115200__INTC_NUMBER EQU 6
isr_UART_115200__INTC_PRIOR_NUM EQU 2
isr_UART_115200__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_UART_115200__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_115200__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_230400 */
isr_UART_230400__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_230400__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_230400__INTC_MASK EQU 0x80
isr_UART_230400__INTC_NUMBER EQU 7
isr_UART_230400__INTC_PRIOR_NUM EQU 2
isr_UART_230400__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_UART_230400__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_230400__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_460800 */
isr_UART_460800__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_460800__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_460800__INTC_MASK EQU 0x100
isr_UART_460800__INTC_NUMBER EQU 8
isr_UART_460800__INTC_PRIOR_NUM EQU 2
isr_UART_460800__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_UART_460800__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_460800__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RTest_BLOCK_1_EN */
RTest_BLOCK_1_EN__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
RTest_BLOCK_1_EN__0__MASK EQU 0x01
RTest_BLOCK_1_EN__0__PC EQU CYREG_IO_PC_PRT15_PC0
RTest_BLOCK_1_EN__0__PORT EQU 15
RTest_BLOCK_1_EN__0__SHIFT EQU 0
RTest_BLOCK_1_EN__AG EQU CYREG_PRT15_AG
RTest_BLOCK_1_EN__AMUX EQU CYREG_PRT15_AMUX
RTest_BLOCK_1_EN__BIE EQU CYREG_PRT15_BIE
RTest_BLOCK_1_EN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RTest_BLOCK_1_EN__BYP EQU CYREG_PRT15_BYP
RTest_BLOCK_1_EN__CTL EQU CYREG_PRT15_CTL
RTest_BLOCK_1_EN__DM0 EQU CYREG_PRT15_DM0
RTest_BLOCK_1_EN__DM1 EQU CYREG_PRT15_DM1
RTest_BLOCK_1_EN__DM2 EQU CYREG_PRT15_DM2
RTest_BLOCK_1_EN__DR EQU CYREG_PRT15_DR
RTest_BLOCK_1_EN__INP_DIS EQU CYREG_PRT15_INP_DIS
RTest_BLOCK_1_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RTest_BLOCK_1_EN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RTest_BLOCK_1_EN__LCD_EN EQU CYREG_PRT15_LCD_EN
RTest_BLOCK_1_EN__MASK EQU 0x01
RTest_BLOCK_1_EN__PORT EQU 15
RTest_BLOCK_1_EN__PRT EQU CYREG_PRT15_PRT
RTest_BLOCK_1_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RTest_BLOCK_1_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RTest_BLOCK_1_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RTest_BLOCK_1_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RTest_BLOCK_1_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RTest_BLOCK_1_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RTest_BLOCK_1_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RTest_BLOCK_1_EN__PS EQU CYREG_PRT15_PS
RTest_BLOCK_1_EN__SHIFT EQU 0
RTest_BLOCK_1_EN__SLW EQU CYREG_PRT15_SLW

/* RTest_BLOCK_2_EN */
RTest_BLOCK_2_EN__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
RTest_BLOCK_2_EN__0__MASK EQU 0x40
RTest_BLOCK_2_EN__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
RTest_BLOCK_2_EN__0__PORT EQU 15
RTest_BLOCK_2_EN__0__SHIFT EQU 6
RTest_BLOCK_2_EN__AG EQU CYREG_PRT15_AG
RTest_BLOCK_2_EN__AMUX EQU CYREG_PRT15_AMUX
RTest_BLOCK_2_EN__BIE EQU CYREG_PRT15_BIE
RTest_BLOCK_2_EN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RTest_BLOCK_2_EN__BYP EQU CYREG_PRT15_BYP
RTest_BLOCK_2_EN__CTL EQU CYREG_PRT15_CTL
RTest_BLOCK_2_EN__DM0 EQU CYREG_PRT15_DM0
RTest_BLOCK_2_EN__DM1 EQU CYREG_PRT15_DM1
RTest_BLOCK_2_EN__DM2 EQU CYREG_PRT15_DM2
RTest_BLOCK_2_EN__DR EQU CYREG_PRT15_DR
RTest_BLOCK_2_EN__INP_DIS EQU CYREG_PRT15_INP_DIS
RTest_BLOCK_2_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RTest_BLOCK_2_EN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RTest_BLOCK_2_EN__LCD_EN EQU CYREG_PRT15_LCD_EN
RTest_BLOCK_2_EN__MASK EQU 0x40
RTest_BLOCK_2_EN__PORT EQU 15
RTest_BLOCK_2_EN__PRT EQU CYREG_PRT15_PRT
RTest_BLOCK_2_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RTest_BLOCK_2_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RTest_BLOCK_2_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RTest_BLOCK_2_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RTest_BLOCK_2_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RTest_BLOCK_2_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RTest_BLOCK_2_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RTest_BLOCK_2_EN__PS EQU CYREG_PRT15_PS
RTest_BLOCK_2_EN__SHIFT EQU 6
RTest_BLOCK_2_EN__SLW EQU CYREG_PRT15_SLW

/* RTest_BLOCK_3_EN */
RTest_BLOCK_3_EN__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
RTest_BLOCK_3_EN__0__MASK EQU 0x01
RTest_BLOCK_3_EN__0__PC EQU CYREG_PRT5_PC0
RTest_BLOCK_3_EN__0__PORT EQU 5
RTest_BLOCK_3_EN__0__SHIFT EQU 0
RTest_BLOCK_3_EN__AG EQU CYREG_PRT5_AG
RTest_BLOCK_3_EN__AMUX EQU CYREG_PRT5_AMUX
RTest_BLOCK_3_EN__BIE EQU CYREG_PRT5_BIE
RTest_BLOCK_3_EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RTest_BLOCK_3_EN__BYP EQU CYREG_PRT5_BYP
RTest_BLOCK_3_EN__CTL EQU CYREG_PRT5_CTL
RTest_BLOCK_3_EN__DM0 EQU CYREG_PRT5_DM0
RTest_BLOCK_3_EN__DM1 EQU CYREG_PRT5_DM1
RTest_BLOCK_3_EN__DM2 EQU CYREG_PRT5_DM2
RTest_BLOCK_3_EN__DR EQU CYREG_PRT5_DR
RTest_BLOCK_3_EN__INP_DIS EQU CYREG_PRT5_INP_DIS
RTest_BLOCK_3_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RTest_BLOCK_3_EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RTest_BLOCK_3_EN__LCD_EN EQU CYREG_PRT5_LCD_EN
RTest_BLOCK_3_EN__MASK EQU 0x01
RTest_BLOCK_3_EN__PORT EQU 5
RTest_BLOCK_3_EN__PRT EQU CYREG_PRT5_PRT
RTest_BLOCK_3_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RTest_BLOCK_3_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RTest_BLOCK_3_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RTest_BLOCK_3_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RTest_BLOCK_3_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RTest_BLOCK_3_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RTest_BLOCK_3_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RTest_BLOCK_3_EN__PS EQU CYREG_PRT5_PS
RTest_BLOCK_3_EN__SHIFT EQU 0
RTest_BLOCK_3_EN__SLW EQU CYREG_PRT5_SLW

/* RTest_BLOCK_4_EN */
RTest_BLOCK_4_EN__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
RTest_BLOCK_4_EN__0__MASK EQU 0x80
RTest_BLOCK_4_EN__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
RTest_BLOCK_4_EN__0__PORT EQU 15
RTest_BLOCK_4_EN__0__SHIFT EQU 7
RTest_BLOCK_4_EN__AG EQU CYREG_PRT15_AG
RTest_BLOCK_4_EN__AMUX EQU CYREG_PRT15_AMUX
RTest_BLOCK_4_EN__BIE EQU CYREG_PRT15_BIE
RTest_BLOCK_4_EN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RTest_BLOCK_4_EN__BYP EQU CYREG_PRT15_BYP
RTest_BLOCK_4_EN__CTL EQU CYREG_PRT15_CTL
RTest_BLOCK_4_EN__DM0 EQU CYREG_PRT15_DM0
RTest_BLOCK_4_EN__DM1 EQU CYREG_PRT15_DM1
RTest_BLOCK_4_EN__DM2 EQU CYREG_PRT15_DM2
RTest_BLOCK_4_EN__DR EQU CYREG_PRT15_DR
RTest_BLOCK_4_EN__INP_DIS EQU CYREG_PRT15_INP_DIS
RTest_BLOCK_4_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RTest_BLOCK_4_EN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RTest_BLOCK_4_EN__LCD_EN EQU CYREG_PRT15_LCD_EN
RTest_BLOCK_4_EN__MASK EQU 0x80
RTest_BLOCK_4_EN__PORT EQU 15
RTest_BLOCK_4_EN__PRT EQU CYREG_PRT15_PRT
RTest_BLOCK_4_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RTest_BLOCK_4_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RTest_BLOCK_4_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RTest_BLOCK_4_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RTest_BLOCK_4_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RTest_BLOCK_4_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RTest_BLOCK_4_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RTest_BLOCK_4_EN__PS EQU CYREG_PRT15_PS
RTest_BLOCK_4_EN__SHIFT EQU 7
RTest_BLOCK_4_EN__SLW EQU CYREG_PRT15_SLW

/* DEMUX_CTRL_230400 */
DEMUX_CTRL_230400_Sync_ctrl_reg__0__MASK EQU 0x01
DEMUX_CTRL_230400_Sync_ctrl_reg__0__POS EQU 0
DEMUX_CTRL_230400_Sync_ctrl_reg__1__MASK EQU 0x02
DEMUX_CTRL_230400_Sync_ctrl_reg__1__POS EQU 1
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
DEMUX_CTRL_230400_Sync_ctrl_reg__MASK EQU 0x03
DEMUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
DEMUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
DEMUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* DEMUX_CTRL_460800 */
DEMUX_CTRL_460800_Sync_ctrl_reg__0__MASK EQU 0x01
DEMUX_CTRL_460800_Sync_ctrl_reg__0__POS EQU 0
DEMUX_CTRL_460800_Sync_ctrl_reg__1__MASK EQU 0x02
DEMUX_CTRL_460800_Sync_ctrl_reg__1__POS EQU 1
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DEMUX_CTRL_460800_Sync_ctrl_reg__MASK EQU 0x03
DEMUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DEMUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* CTest_USB_DEBUG_RX */
CTest_USB_DEBUG_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
CTest_USB_DEBUG_RX__0__MASK EQU 0x40
CTest_USB_DEBUG_RX__0__PC EQU CYREG_PRT2_PC6
CTest_USB_DEBUG_RX__0__PORT EQU 2
CTest_USB_DEBUG_RX__0__SHIFT EQU 6
CTest_USB_DEBUG_RX__AG EQU CYREG_PRT2_AG
CTest_USB_DEBUG_RX__AMUX EQU CYREG_PRT2_AMUX
CTest_USB_DEBUG_RX__BIE EQU CYREG_PRT2_BIE
CTest_USB_DEBUG_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTest_USB_DEBUG_RX__BYP EQU CYREG_PRT2_BYP
CTest_USB_DEBUG_RX__CTL EQU CYREG_PRT2_CTL
CTest_USB_DEBUG_RX__DM0 EQU CYREG_PRT2_DM0
CTest_USB_DEBUG_RX__DM1 EQU CYREG_PRT2_DM1
CTest_USB_DEBUG_RX__DM2 EQU CYREG_PRT2_DM2
CTest_USB_DEBUG_RX__DR EQU CYREG_PRT2_DR
CTest_USB_DEBUG_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
CTest_USB_DEBUG_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTest_USB_DEBUG_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTest_USB_DEBUG_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
CTest_USB_DEBUG_RX__MASK EQU 0x40
CTest_USB_DEBUG_RX__PORT EQU 2
CTest_USB_DEBUG_RX__PRT EQU CYREG_PRT2_PRT
CTest_USB_DEBUG_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTest_USB_DEBUG_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTest_USB_DEBUG_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTest_USB_DEBUG_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTest_USB_DEBUG_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTest_USB_DEBUG_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTest_USB_DEBUG_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTest_USB_DEBUG_RX__PS EQU CYREG_PRT2_PS
CTest_USB_DEBUG_RX__SHIFT EQU 6
CTest_USB_DEBUG_RX__SLW EQU CYREG_PRT2_SLW

/* CTest_CONT_VBATT_EN */
CTest_CONT_VBATT_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CTest_CONT_VBATT_EN__0__MASK EQU 0x10
CTest_CONT_VBATT_EN__0__PC EQU CYREG_PRT2_PC4
CTest_CONT_VBATT_EN__0__PORT EQU 2
CTest_CONT_VBATT_EN__0__SHIFT EQU 4
CTest_CONT_VBATT_EN__AG EQU CYREG_PRT2_AG
CTest_CONT_VBATT_EN__AMUX EQU CYREG_PRT2_AMUX
CTest_CONT_VBATT_EN__BIE EQU CYREG_PRT2_BIE
CTest_CONT_VBATT_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTest_CONT_VBATT_EN__BYP EQU CYREG_PRT2_BYP
CTest_CONT_VBATT_EN__CTL EQU CYREG_PRT2_CTL
CTest_CONT_VBATT_EN__DM0 EQU CYREG_PRT2_DM0
CTest_CONT_VBATT_EN__DM1 EQU CYREG_PRT2_DM1
CTest_CONT_VBATT_EN__DM2 EQU CYREG_PRT2_DM2
CTest_CONT_VBATT_EN__DR EQU CYREG_PRT2_DR
CTest_CONT_VBATT_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
CTest_CONT_VBATT_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTest_CONT_VBATT_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTest_CONT_VBATT_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
CTest_CONT_VBATT_EN__MASK EQU 0x10
CTest_CONT_VBATT_EN__PORT EQU 2
CTest_CONT_VBATT_EN__PRT EQU CYREG_PRT2_PRT
CTest_CONT_VBATT_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTest_CONT_VBATT_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTest_CONT_VBATT_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTest_CONT_VBATT_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTest_CONT_VBATT_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTest_CONT_VBATT_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTest_CONT_VBATT_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTest_CONT_VBATT_EN__PS EQU CYREG_PRT2_PS
CTest_CONT_VBATT_EN__SHIFT EQU 4
CTest_CONT_VBATT_EN__SLW EQU CYREG_PRT2_SLW

/* CTest_RS485_QUAD_RX */
CTest_RS485_QUAD_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CTest_RS485_QUAD_RX__0__MASK EQU 0x01
CTest_RS485_QUAD_RX__0__PC EQU CYREG_PRT2_PC0
CTest_RS485_QUAD_RX__0__PORT EQU 2
CTest_RS485_QUAD_RX__0__SHIFT EQU 0
CTest_RS485_QUAD_RX__AG EQU CYREG_PRT2_AG
CTest_RS485_QUAD_RX__AMUX EQU CYREG_PRT2_AMUX
CTest_RS485_QUAD_RX__BIE EQU CYREG_PRT2_BIE
CTest_RS485_QUAD_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTest_RS485_QUAD_RX__BYP EQU CYREG_PRT2_BYP
CTest_RS485_QUAD_RX__CTL EQU CYREG_PRT2_CTL
CTest_RS485_QUAD_RX__DM0 EQU CYREG_PRT2_DM0
CTest_RS485_QUAD_RX__DM1 EQU CYREG_PRT2_DM1
CTest_RS485_QUAD_RX__DM2 EQU CYREG_PRT2_DM2
CTest_RS485_QUAD_RX__DR EQU CYREG_PRT2_DR
CTest_RS485_QUAD_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
CTest_RS485_QUAD_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTest_RS485_QUAD_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTest_RS485_QUAD_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
CTest_RS485_QUAD_RX__MASK EQU 0x01
CTest_RS485_QUAD_RX__PORT EQU 2
CTest_RS485_QUAD_RX__PRT EQU CYREG_PRT2_PRT
CTest_RS485_QUAD_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTest_RS485_QUAD_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTest_RS485_QUAD_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTest_RS485_QUAD_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTest_RS485_QUAD_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTest_RS485_QUAD_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTest_RS485_QUAD_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTest_RS485_QUAD_RX__PS EQU CYREG_PRT2_PS
CTest_RS485_QUAD_RX__SHIFT EQU 0
CTest_RS485_QUAD_RX__SLW EQU CYREG_PRT2_SLW

/* RTest_RS485_CONT_RX */
RTest_RS485_CONT_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RTest_RS485_CONT_RX__0__MASK EQU 0x10
RTest_RS485_CONT_RX__0__PC EQU CYREG_PRT12_PC4
RTest_RS485_CONT_RX__0__PORT EQU 12
RTest_RS485_CONT_RX__0__SHIFT EQU 4
RTest_RS485_CONT_RX__AG EQU CYREG_PRT12_AG
RTest_RS485_CONT_RX__BIE EQU CYREG_PRT12_BIE
RTest_RS485_CONT_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTest_RS485_CONT_RX__BYP EQU CYREG_PRT12_BYP
RTest_RS485_CONT_RX__DM0 EQU CYREG_PRT12_DM0
RTest_RS485_CONT_RX__DM1 EQU CYREG_PRT12_DM1
RTest_RS485_CONT_RX__DM2 EQU CYREG_PRT12_DM2
RTest_RS485_CONT_RX__DR EQU CYREG_PRT12_DR
RTest_RS485_CONT_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RTest_RS485_CONT_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTest_RS485_CONT_RX__MASK EQU 0x10
RTest_RS485_CONT_RX__PORT EQU 12
RTest_RS485_CONT_RX__PRT EQU CYREG_PRT12_PRT
RTest_RS485_CONT_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTest_RS485_CONT_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTest_RS485_CONT_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTest_RS485_CONT_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTest_RS485_CONT_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTest_RS485_CONT_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTest_RS485_CONT_RX__PS EQU CYREG_PRT12_PS
RTest_RS485_CONT_RX__SHIFT EQU 4
RTest_RS485_CONT_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTest_RS485_CONT_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTest_RS485_CONT_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTest_RS485_CONT_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTest_RS485_CONT_RX__SLW EQU CYREG_PRT12_SLW

/* RTest_RS485_CONT_TX */
RTest_RS485_CONT_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
RTest_RS485_CONT_TX__0__MASK EQU 0x20
RTest_RS485_CONT_TX__0__PC EQU CYREG_PRT12_PC5
RTest_RS485_CONT_TX__0__PORT EQU 12
RTest_RS485_CONT_TX__0__SHIFT EQU 5
RTest_RS485_CONT_TX__AG EQU CYREG_PRT12_AG
RTest_RS485_CONT_TX__BIE EQU CYREG_PRT12_BIE
RTest_RS485_CONT_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RTest_RS485_CONT_TX__BYP EQU CYREG_PRT12_BYP
RTest_RS485_CONT_TX__DM0 EQU CYREG_PRT12_DM0
RTest_RS485_CONT_TX__DM1 EQU CYREG_PRT12_DM1
RTest_RS485_CONT_TX__DM2 EQU CYREG_PRT12_DM2
RTest_RS485_CONT_TX__DR EQU CYREG_PRT12_DR
RTest_RS485_CONT_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
RTest_RS485_CONT_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RTest_RS485_CONT_TX__MASK EQU 0x20
RTest_RS485_CONT_TX__PORT EQU 12
RTest_RS485_CONT_TX__PRT EQU CYREG_PRT12_PRT
RTest_RS485_CONT_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RTest_RS485_CONT_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RTest_RS485_CONT_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RTest_RS485_CONT_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RTest_RS485_CONT_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RTest_RS485_CONT_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RTest_RS485_CONT_TX__PS EQU CYREG_PRT12_PS
RTest_RS485_CONT_TX__SHIFT EQU 5
RTest_RS485_CONT_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RTest_RS485_CONT_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RTest_RS485_CONT_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RTest_RS485_CONT_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RTest_RS485_CONT_TX__SLW EQU CYREG_PRT12_SLW

/* RTest_RS485_QUAD_TX */
RTest_RS485_QUAD_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RTest_RS485_QUAD_TX__0__MASK EQU 0x80
RTest_RS485_QUAD_TX__0__PC EQU CYREG_PRT2_PC7
RTest_RS485_QUAD_TX__0__PORT EQU 2
RTest_RS485_QUAD_TX__0__SHIFT EQU 7
RTest_RS485_QUAD_TX__AG EQU CYREG_PRT2_AG
RTest_RS485_QUAD_TX__AMUX EQU CYREG_PRT2_AMUX
RTest_RS485_QUAD_TX__BIE EQU CYREG_PRT2_BIE
RTest_RS485_QUAD_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RTest_RS485_QUAD_TX__BYP EQU CYREG_PRT2_BYP
RTest_RS485_QUAD_TX__CTL EQU CYREG_PRT2_CTL
RTest_RS485_QUAD_TX__DM0 EQU CYREG_PRT2_DM0
RTest_RS485_QUAD_TX__DM1 EQU CYREG_PRT2_DM1
RTest_RS485_QUAD_TX__DM2 EQU CYREG_PRT2_DM2
RTest_RS485_QUAD_TX__DR EQU CYREG_PRT2_DR
RTest_RS485_QUAD_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
RTest_RS485_QUAD_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RTest_RS485_QUAD_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RTest_RS485_QUAD_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
RTest_RS485_QUAD_TX__MASK EQU 0x80
RTest_RS485_QUAD_TX__PORT EQU 2
RTest_RS485_QUAD_TX__PRT EQU CYREG_PRT2_PRT
RTest_RS485_QUAD_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RTest_RS485_QUAD_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RTest_RS485_QUAD_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RTest_RS485_QUAD_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RTest_RS485_QUAD_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RTest_RS485_QUAD_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RTest_RS485_QUAD_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RTest_RS485_QUAD_TX__PS EQU CYREG_PRT2_PS
RTest_RS485_QUAD_TX__SHIFT EQU 7
RTest_RS485_QUAD_TX__SLW EQU CYREG_PRT2_SLW

/* RTest_UART_SIREN_RX */
RTest_UART_SIREN_RX__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
RTest_UART_SIREN_RX__0__MASK EQU 0x02
RTest_UART_SIREN_RX__0__PC EQU CYREG_PRT4_PC1
RTest_UART_SIREN_RX__0__PORT EQU 4
RTest_UART_SIREN_RX__0__SHIFT EQU 1
RTest_UART_SIREN_RX__AG EQU CYREG_PRT4_AG
RTest_UART_SIREN_RX__AMUX EQU CYREG_PRT4_AMUX
RTest_UART_SIREN_RX__BIE EQU CYREG_PRT4_BIE
RTest_UART_SIREN_RX__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RTest_UART_SIREN_RX__BYP EQU CYREG_PRT4_BYP
RTest_UART_SIREN_RX__CTL EQU CYREG_PRT4_CTL
RTest_UART_SIREN_RX__DM0 EQU CYREG_PRT4_DM0
RTest_UART_SIREN_RX__DM1 EQU CYREG_PRT4_DM1
RTest_UART_SIREN_RX__DM2 EQU CYREG_PRT4_DM2
RTest_UART_SIREN_RX__DR EQU CYREG_PRT4_DR
RTest_UART_SIREN_RX__INP_DIS EQU CYREG_PRT4_INP_DIS
RTest_UART_SIREN_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RTest_UART_SIREN_RX__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RTest_UART_SIREN_RX__LCD_EN EQU CYREG_PRT4_LCD_EN
RTest_UART_SIREN_RX__MASK EQU 0x02
RTest_UART_SIREN_RX__PORT EQU 4
RTest_UART_SIREN_RX__PRT EQU CYREG_PRT4_PRT
RTest_UART_SIREN_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RTest_UART_SIREN_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RTest_UART_SIREN_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RTest_UART_SIREN_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RTest_UART_SIREN_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RTest_UART_SIREN_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RTest_UART_SIREN_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RTest_UART_SIREN_RX__PS EQU CYREG_PRT4_PS
RTest_UART_SIREN_RX__SHIFT EQU 1
RTest_UART_SIREN_RX__SLW EQU CYREG_PRT4_SLW

/* RTest_UART_SIREN_TX */
RTest_UART_SIREN_TX__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
RTest_UART_SIREN_TX__0__MASK EQU 0x01
RTest_UART_SIREN_TX__0__PC EQU CYREG_PRT4_PC0
RTest_UART_SIREN_TX__0__PORT EQU 4
RTest_UART_SIREN_TX__0__SHIFT EQU 0
RTest_UART_SIREN_TX__AG EQU CYREG_PRT4_AG
RTest_UART_SIREN_TX__AMUX EQU CYREG_PRT4_AMUX
RTest_UART_SIREN_TX__BIE EQU CYREG_PRT4_BIE
RTest_UART_SIREN_TX__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RTest_UART_SIREN_TX__BYP EQU CYREG_PRT4_BYP
RTest_UART_SIREN_TX__CTL EQU CYREG_PRT4_CTL
RTest_UART_SIREN_TX__DM0 EQU CYREG_PRT4_DM0
RTest_UART_SIREN_TX__DM1 EQU CYREG_PRT4_DM1
RTest_UART_SIREN_TX__DM2 EQU CYREG_PRT4_DM2
RTest_UART_SIREN_TX__DR EQU CYREG_PRT4_DR
RTest_UART_SIREN_TX__INP_DIS EQU CYREG_PRT4_INP_DIS
RTest_UART_SIREN_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RTest_UART_SIREN_TX__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RTest_UART_SIREN_TX__LCD_EN EQU CYREG_PRT4_LCD_EN
RTest_UART_SIREN_TX__MASK EQU 0x01
RTest_UART_SIREN_TX__PORT EQU 4
RTest_UART_SIREN_TX__PRT EQU CYREG_PRT4_PRT
RTest_UART_SIREN_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RTest_UART_SIREN_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RTest_UART_SIREN_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RTest_UART_SIREN_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RTest_UART_SIREN_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RTest_UART_SIREN_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RTest_UART_SIREN_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RTest_UART_SIREN_TX__PS EQU CYREG_PRT4_PS
RTest_UART_SIREN_TX__SHIFT EQU 0
RTest_UART_SIREN_TX__SLW EQU CYREG_PRT4_SLW

/* STest_UART_RELAY_RX */
STest_UART_RELAY_RX__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
STest_UART_RELAY_RX__0__MASK EQU 0x04
STest_UART_RELAY_RX__0__PC EQU CYREG_PRT0_PC2
STest_UART_RELAY_RX__0__PORT EQU 0
STest_UART_RELAY_RX__0__SHIFT EQU 2
STest_UART_RELAY_RX__AG EQU CYREG_PRT0_AG
STest_UART_RELAY_RX__AMUX EQU CYREG_PRT0_AMUX
STest_UART_RELAY_RX__BIE EQU CYREG_PRT0_BIE
STest_UART_RELAY_RX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STest_UART_RELAY_RX__BYP EQU CYREG_PRT0_BYP
STest_UART_RELAY_RX__CTL EQU CYREG_PRT0_CTL
STest_UART_RELAY_RX__DM0 EQU CYREG_PRT0_DM0
STest_UART_RELAY_RX__DM1 EQU CYREG_PRT0_DM1
STest_UART_RELAY_RX__DM2 EQU CYREG_PRT0_DM2
STest_UART_RELAY_RX__DR EQU CYREG_PRT0_DR
STest_UART_RELAY_RX__INP_DIS EQU CYREG_PRT0_INP_DIS
STest_UART_RELAY_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STest_UART_RELAY_RX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STest_UART_RELAY_RX__LCD_EN EQU CYREG_PRT0_LCD_EN
STest_UART_RELAY_RX__MASK EQU 0x04
STest_UART_RELAY_RX__PORT EQU 0
STest_UART_RELAY_RX__PRT EQU CYREG_PRT0_PRT
STest_UART_RELAY_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STest_UART_RELAY_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STest_UART_RELAY_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STest_UART_RELAY_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STest_UART_RELAY_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STest_UART_RELAY_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STest_UART_RELAY_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STest_UART_RELAY_RX__PS EQU CYREG_PRT0_PS
STest_UART_RELAY_RX__SHIFT EQU 2
STest_UART_RELAY_RX__SLW EQU CYREG_PRT0_SLW

/* STest_UART_RELAY_TX */
STest_UART_RELAY_TX__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
STest_UART_RELAY_TX__0__MASK EQU 0x08
STest_UART_RELAY_TX__0__PC EQU CYREG_PRT0_PC3
STest_UART_RELAY_TX__0__PORT EQU 0
STest_UART_RELAY_TX__0__SHIFT EQU 3
STest_UART_RELAY_TX__AG EQU CYREG_PRT0_AG
STest_UART_RELAY_TX__AMUX EQU CYREG_PRT0_AMUX
STest_UART_RELAY_TX__BIE EQU CYREG_PRT0_BIE
STest_UART_RELAY_TX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STest_UART_RELAY_TX__BYP EQU CYREG_PRT0_BYP
STest_UART_RELAY_TX__CTL EQU CYREG_PRT0_CTL
STest_UART_RELAY_TX__DM0 EQU CYREG_PRT0_DM0
STest_UART_RELAY_TX__DM1 EQU CYREG_PRT0_DM1
STest_UART_RELAY_TX__DM2 EQU CYREG_PRT0_DM2
STest_UART_RELAY_TX__DR EQU CYREG_PRT0_DR
STest_UART_RELAY_TX__INP_DIS EQU CYREG_PRT0_INP_DIS
STest_UART_RELAY_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STest_UART_RELAY_TX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STest_UART_RELAY_TX__LCD_EN EQU CYREG_PRT0_LCD_EN
STest_UART_RELAY_TX__MASK EQU 0x08
STest_UART_RELAY_TX__PORT EQU 0
STest_UART_RELAY_TX__PRT EQU CYREG_PRT0_PRT
STest_UART_RELAY_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STest_UART_RELAY_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STest_UART_RELAY_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STest_UART_RELAY_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STest_UART_RELAY_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STest_UART_RELAY_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STest_UART_RELAY_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STest_UART_RELAY_TX__PS EQU CYREG_PRT0_PS
STest_UART_RELAY_TX__SHIFT EQU 3
STest_UART_RELAY_TX__SLW EQU CYREG_PRT0_SLW

/* CTest_RS485_OBDII_TX */
CTest_RS485_OBDII_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
CTest_RS485_OBDII_TX__0__MASK EQU 0x02
CTest_RS485_OBDII_TX__0__PC EQU CYREG_PRT2_PC1
CTest_RS485_OBDII_TX__0__PORT EQU 2
CTest_RS485_OBDII_TX__0__SHIFT EQU 1
CTest_RS485_OBDII_TX__AG EQU CYREG_PRT2_AG
CTest_RS485_OBDII_TX__AMUX EQU CYREG_PRT2_AMUX
CTest_RS485_OBDII_TX__BIE EQU CYREG_PRT2_BIE
CTest_RS485_OBDII_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTest_RS485_OBDII_TX__BYP EQU CYREG_PRT2_BYP
CTest_RS485_OBDII_TX__CTL EQU CYREG_PRT2_CTL
CTest_RS485_OBDII_TX__DM0 EQU CYREG_PRT2_DM0
CTest_RS485_OBDII_TX__DM1 EQU CYREG_PRT2_DM1
CTest_RS485_OBDII_TX__DM2 EQU CYREG_PRT2_DM2
CTest_RS485_OBDII_TX__DR EQU CYREG_PRT2_DR
CTest_RS485_OBDII_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
CTest_RS485_OBDII_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTest_RS485_OBDII_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTest_RS485_OBDII_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
CTest_RS485_OBDII_TX__MASK EQU 0x02
CTest_RS485_OBDII_TX__PORT EQU 2
CTest_RS485_OBDII_TX__PRT EQU CYREG_PRT2_PRT
CTest_RS485_OBDII_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTest_RS485_OBDII_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTest_RS485_OBDII_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTest_RS485_OBDII_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTest_RS485_OBDII_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTest_RS485_OBDII_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTest_RS485_OBDII_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTest_RS485_OBDII_TX__PS EQU CYREG_PRT2_PS
CTest_RS485_OBDII_TX__SHIFT EQU 1
CTest_RS485_OBDII_TX__SLW EQU CYREG_PRT2_SLW

/* CTest_RS485_RELAY_RX */
CTest_RS485_RELAY_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CTest_RS485_RELAY_RX__0__MASK EQU 0x04
CTest_RS485_RELAY_RX__0__PC EQU CYREG_PRT2_PC2
CTest_RS485_RELAY_RX__0__PORT EQU 2
CTest_RS485_RELAY_RX__0__SHIFT EQU 2
CTest_RS485_RELAY_RX__AG EQU CYREG_PRT2_AG
CTest_RS485_RELAY_RX__AMUX EQU CYREG_PRT2_AMUX
CTest_RS485_RELAY_RX__BIE EQU CYREG_PRT2_BIE
CTest_RS485_RELAY_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTest_RS485_RELAY_RX__BYP EQU CYREG_PRT2_BYP
CTest_RS485_RELAY_RX__CTL EQU CYREG_PRT2_CTL
CTest_RS485_RELAY_RX__DM0 EQU CYREG_PRT2_DM0
CTest_RS485_RELAY_RX__DM1 EQU CYREG_PRT2_DM1
CTest_RS485_RELAY_RX__DM2 EQU CYREG_PRT2_DM2
CTest_RS485_RELAY_RX__DR EQU CYREG_PRT2_DR
CTest_RS485_RELAY_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
CTest_RS485_RELAY_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTest_RS485_RELAY_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTest_RS485_RELAY_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
CTest_RS485_RELAY_RX__MASK EQU 0x04
CTest_RS485_RELAY_RX__PORT EQU 2
CTest_RS485_RELAY_RX__PRT EQU CYREG_PRT2_PRT
CTest_RS485_RELAY_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTest_RS485_RELAY_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTest_RS485_RELAY_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTest_RS485_RELAY_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTest_RS485_RELAY_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTest_RS485_RELAY_RX__PS EQU CYREG_PRT2_PS
CTest_RS485_RELAY_RX__SHIFT EQU 2
CTest_RS485_RELAY_RX__SLW EQU CYREG_PRT2_SLW

/* CTest_RS485_RELAY_TX */
CTest_RS485_RELAY_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
CTest_RS485_RELAY_TX__0__MASK EQU 0x08
CTest_RS485_RELAY_TX__0__PC EQU CYREG_PRT2_PC3
CTest_RS485_RELAY_TX__0__PORT EQU 2
CTest_RS485_RELAY_TX__0__SHIFT EQU 3
CTest_RS485_RELAY_TX__AG EQU CYREG_PRT2_AG
CTest_RS485_RELAY_TX__AMUX EQU CYREG_PRT2_AMUX
CTest_RS485_RELAY_TX__BIE EQU CYREG_PRT2_BIE
CTest_RS485_RELAY_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CTest_RS485_RELAY_TX__BYP EQU CYREG_PRT2_BYP
CTest_RS485_RELAY_TX__CTL EQU CYREG_PRT2_CTL
CTest_RS485_RELAY_TX__DM0 EQU CYREG_PRT2_DM0
CTest_RS485_RELAY_TX__DM1 EQU CYREG_PRT2_DM1
CTest_RS485_RELAY_TX__DM2 EQU CYREG_PRT2_DM2
CTest_RS485_RELAY_TX__DR EQU CYREG_PRT2_DR
CTest_RS485_RELAY_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
CTest_RS485_RELAY_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CTest_RS485_RELAY_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CTest_RS485_RELAY_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
CTest_RS485_RELAY_TX__MASK EQU 0x08
CTest_RS485_RELAY_TX__PORT EQU 2
CTest_RS485_RELAY_TX__PRT EQU CYREG_PRT2_PRT
CTest_RS485_RELAY_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CTest_RS485_RELAY_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CTest_RS485_RELAY_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CTest_RS485_RELAY_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CTest_RS485_RELAY_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CTest_RS485_RELAY_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CTest_RS485_RELAY_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CTest_RS485_RELAY_TX__PS EQU CYREG_PRT2_PS
CTest_RS485_RELAY_TX__SHIFT EQU 3
CTest_RS485_RELAY_TX__SLW EQU CYREG_PRT2_SLW

/* RTest_RS485_DLink1_RX */
RTest_RS485_DLink1_RX__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
RTest_RS485_DLink1_RX__0__MASK EQU 0x10
RTest_RS485_DLink1_RX__0__PC EQU CYREG_PRT6_PC4
RTest_RS485_DLink1_RX__0__PORT EQU 6
RTest_RS485_DLink1_RX__0__SHIFT EQU 4
RTest_RS485_DLink1_RX__AG EQU CYREG_PRT6_AG
RTest_RS485_DLink1_RX__AMUX EQU CYREG_PRT6_AMUX
RTest_RS485_DLink1_RX__BIE EQU CYREG_PRT6_BIE
RTest_RS485_DLink1_RX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RTest_RS485_DLink1_RX__BYP EQU CYREG_PRT6_BYP
RTest_RS485_DLink1_RX__CTL EQU CYREG_PRT6_CTL
RTest_RS485_DLink1_RX__DM0 EQU CYREG_PRT6_DM0
RTest_RS485_DLink1_RX__DM1 EQU CYREG_PRT6_DM1
RTest_RS485_DLink1_RX__DM2 EQU CYREG_PRT6_DM2
RTest_RS485_DLink1_RX__DR EQU CYREG_PRT6_DR
RTest_RS485_DLink1_RX__INP_DIS EQU CYREG_PRT6_INP_DIS
RTest_RS485_DLink1_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RTest_RS485_DLink1_RX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RTest_RS485_DLink1_RX__LCD_EN EQU CYREG_PRT6_LCD_EN
RTest_RS485_DLink1_RX__MASK EQU 0x10
RTest_RS485_DLink1_RX__PORT EQU 6
RTest_RS485_DLink1_RX__PRT EQU CYREG_PRT6_PRT
RTest_RS485_DLink1_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RTest_RS485_DLink1_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RTest_RS485_DLink1_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RTest_RS485_DLink1_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RTest_RS485_DLink1_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RTest_RS485_DLink1_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RTest_RS485_DLink1_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RTest_RS485_DLink1_RX__PS EQU CYREG_PRT6_PS
RTest_RS485_DLink1_RX__SHIFT EQU 4
RTest_RS485_DLink1_RX__SLW EQU CYREG_PRT6_SLW

/* RTest_RS485_DLink2_RX */
RTest_RS485_DLink2_RX__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
RTest_RS485_DLink2_RX__0__MASK EQU 0x20
RTest_RS485_DLink2_RX__0__PC EQU CYREG_PRT6_PC5
RTest_RS485_DLink2_RX__0__PORT EQU 6
RTest_RS485_DLink2_RX__0__SHIFT EQU 5
RTest_RS485_DLink2_RX__AG EQU CYREG_PRT6_AG
RTest_RS485_DLink2_RX__AMUX EQU CYREG_PRT6_AMUX
RTest_RS485_DLink2_RX__BIE EQU CYREG_PRT6_BIE
RTest_RS485_DLink2_RX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RTest_RS485_DLink2_RX__BYP EQU CYREG_PRT6_BYP
RTest_RS485_DLink2_RX__CTL EQU CYREG_PRT6_CTL
RTest_RS485_DLink2_RX__DM0 EQU CYREG_PRT6_DM0
RTest_RS485_DLink2_RX__DM1 EQU CYREG_PRT6_DM1
RTest_RS485_DLink2_RX__DM2 EQU CYREG_PRT6_DM2
RTest_RS485_DLink2_RX__DR EQU CYREG_PRT6_DR
RTest_RS485_DLink2_RX__INP_DIS EQU CYREG_PRT6_INP_DIS
RTest_RS485_DLink2_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RTest_RS485_DLink2_RX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RTest_RS485_DLink2_RX__LCD_EN EQU CYREG_PRT6_LCD_EN
RTest_RS485_DLink2_RX__MASK EQU 0x20
RTest_RS485_DLink2_RX__PORT EQU 6
RTest_RS485_DLink2_RX__PRT EQU CYREG_PRT6_PRT
RTest_RS485_DLink2_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RTest_RS485_DLink2_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RTest_RS485_DLink2_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RTest_RS485_DLink2_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RTest_RS485_DLink2_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RTest_RS485_DLink2_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RTest_RS485_DLink2_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RTest_RS485_DLink2_RX__PS EQU CYREG_PRT6_PS
RTest_RS485_DLink2_RX__SHIFT EQU 5
RTest_RS485_DLink2_RX__SLW EQU CYREG_PRT6_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_JTAG_4
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001C7
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CyDividedClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CyDividedClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CyDividedClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CyDividedClock__CFG2_SRC_SEL_MASK EQU 0x07
CyDividedClock__INDEX EQU 0x00
CyDividedClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyDividedClock__PM_ACT_MSK EQU 0x01
CyDividedClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyDividedClock__PM_STBY_MSK EQU 0x01
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
