Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 00:06:36 2025
| Host         : DESKTOP-NDLDA14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_top_timing_summary_routed.rpt -pb my_top_timing_summary_routed.pb -rpx my_top_timing_summary_routed.rpx -warn_on_violation
| Design       : my_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.493        0.000                      0                  257        0.154        0.000                      0                  257        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.493        0.000                      0                  257        0.154        0.000                      0                  257        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u_fnd_controller/u_fnd_anim/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_anim/anim_step_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.027ns (24.125%)  route 3.230ns (75.875%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.618     5.139    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y25         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 f  u_fnd_controller/u_fnd_anim/counter_reg[16]/Q
                         net (fo=2, routed)           1.202     6.819    u_fnd_controller/u_fnd_anim/counter_reg_n_0_[16]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.301     7.120 f  u_fnd_controller/u_fnd_anim/counter[26]_i_7/O
                         net (fo=1, routed)           0.697     7.817    u_fnd_controller/u_fnd_anim/counter[26]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.941 f  u_fnd_controller/u_fnd_anim/counter[26]_i_3/O
                         net (fo=1, routed)           0.470     8.411    u_fnd_controller/u_fnd_anim/counter[26]_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.535 r  u_fnd_controller/u_fnd_anim/counter[26]_i_2/O
                         net (fo=30, routed)          0.861     9.396    u_fnd_controller/u_fnd_anim/anim_step
    SLICE_X65Y35         FDCE                                         r  u_fnd_controller/u_fnd_anim/anim_step_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.514    14.855    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X65Y35         FDCE                                         r  u_fnd_controller/u_fnd_anim/anim_step_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.889    u_fnd_controller/u_fnd_anim/anim_step_reg[2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 u_fnd_controller/u_fnd_anim/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_anim/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.151ns (25.509%)  route 3.361ns (74.491%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.618     5.139    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y25         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_fnd_controller/u_fnd_anim/counter_reg[16]/Q
                         net (fo=2, routed)           1.202     6.819    u_fnd_controller/u_fnd_anim/counter_reg_n_0_[16]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.301     7.120 r  u_fnd_controller/u_fnd_anim/counter[26]_i_7/O
                         net (fo=1, routed)           0.697     7.817    u_fnd_controller/u_fnd_anim/counter[26]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  u_fnd_controller/u_fnd_anim/counter[26]_i_3/O
                         net (fo=1, routed)           0.470     8.411    u_fnd_controller/u_fnd_anim/counter[26]_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.535 f  u_fnd_controller/u_fnd_anim/counter[26]_i_2/O
                         net (fo=30, routed)          0.992     9.527    u_fnd_controller/u_fnd_anim/anim_step
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  u_fnd_controller/u_fnd_anim/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.651    u_fnd_controller/u_fnd_anim/counter[18]
    SLICE_X64Y26         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.504    14.845    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y26         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDCE (Setup_fdce_C_D)        0.081    15.165    u_fnd_controller/u_fnd_anim/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 u_fnd_controller/u_fnd_anim/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_anim/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.177ns (25.935%)  route 3.361ns (74.065%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.618     5.139    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y25         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_fnd_controller/u_fnd_anim/counter_reg[16]/Q
                         net (fo=2, routed)           1.202     6.819    u_fnd_controller/u_fnd_anim/counter_reg_n_0_[16]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.301     7.120 r  u_fnd_controller/u_fnd_anim/counter[26]_i_7/O
                         net (fo=1, routed)           0.697     7.817    u_fnd_controller/u_fnd_anim/counter[26]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  u_fnd_controller/u_fnd_anim/counter[26]_i_3/O
                         net (fo=1, routed)           0.470     8.411    u_fnd_controller/u_fnd_anim/counter[26]_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.535 f  u_fnd_controller/u_fnd_anim/counter[26]_i_2/O
                         net (fo=30, routed)          0.992     9.527    u_fnd_controller/u_fnd_anim/anim_step
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.677 r  u_fnd_controller/u_fnd_anim/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.677    u_fnd_controller/u_fnd_anim/counter[20]
    SLICE_X64Y26         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.504    14.845    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y26         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDCE (Setup_fdce_C_D)        0.118    15.202    u_fnd_controller/u_fnd_anim/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u_stopwatch_core/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/min_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.976ns (24.168%)  route 3.062ns (75.832%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    u_stopwatch_core/CLK
    SLICE_X57Y27         FDCE                                         r  u_stopwatch_core/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_stopwatch_core/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.388    u_stopwatch_core/counter[10]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  u_stopwatch_core/ms10_counter[6]_i_8/O
                         net (fo=1, routed)           0.431     6.943    u_stopwatch_core/ms10_counter[6]_i_8_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.067 f  u_stopwatch_core/ms10_counter[6]_i_4/O
                         net (fo=1, routed)           0.295     7.361    u_stopwatch_core/ms10_counter[6]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.485 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=31, routed)          0.968     8.453    u_stopwatch_core/clear_reg
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.148     8.601 r  u_stopwatch_core/min_count[5]_i_1/O
                         net (fo=6, routed)           0.513     9.114    u_stopwatch_core/min_count[5]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.507    14.848    u_stopwatch_core/CLK
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_CE)      -0.409    14.664    u_stopwatch_core/min_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u_stopwatch_core/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/min_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.976ns (24.168%)  route 3.062ns (75.832%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    u_stopwatch_core/CLK
    SLICE_X57Y27         FDCE                                         r  u_stopwatch_core/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_stopwatch_core/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.388    u_stopwatch_core/counter[10]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  u_stopwatch_core/ms10_counter[6]_i_8/O
                         net (fo=1, routed)           0.431     6.943    u_stopwatch_core/ms10_counter[6]_i_8_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.067 f  u_stopwatch_core/ms10_counter[6]_i_4/O
                         net (fo=1, routed)           0.295     7.361    u_stopwatch_core/ms10_counter[6]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.485 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=31, routed)          0.968     8.453    u_stopwatch_core/clear_reg
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.148     8.601 r  u_stopwatch_core/min_count[5]_i_1/O
                         net (fo=6, routed)           0.513     9.114    u_stopwatch_core/min_count[5]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.507    14.848    u_stopwatch_core/CLK
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_CE)      -0.409    14.664    u_stopwatch_core/min_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u_stopwatch_core/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/min_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.976ns (24.168%)  route 3.062ns (75.832%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    u_stopwatch_core/CLK
    SLICE_X57Y27         FDCE                                         r  u_stopwatch_core/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_stopwatch_core/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.388    u_stopwatch_core/counter[10]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  u_stopwatch_core/ms10_counter[6]_i_8/O
                         net (fo=1, routed)           0.431     6.943    u_stopwatch_core/ms10_counter[6]_i_8_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.067 f  u_stopwatch_core/ms10_counter[6]_i_4/O
                         net (fo=1, routed)           0.295     7.361    u_stopwatch_core/ms10_counter[6]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.485 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=31, routed)          0.968     8.453    u_stopwatch_core/clear_reg
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.148     8.601 r  u_stopwatch_core/min_count[5]_i_1/O
                         net (fo=6, routed)           0.513     9.114    u_stopwatch_core/min_count[5]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.507    14.848    u_stopwatch_core/CLK
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_CE)      -0.409    14.664    u_stopwatch_core/min_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u_stopwatch_core/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/min_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.976ns (24.168%)  route 3.062ns (75.832%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.554     5.075    u_stopwatch_core/CLK
    SLICE_X57Y27         FDCE                                         r  u_stopwatch_core/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_stopwatch_core/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.388    u_stopwatch_core/counter[10]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  u_stopwatch_core/ms10_counter[6]_i_8/O
                         net (fo=1, routed)           0.431     6.943    u_stopwatch_core/ms10_counter[6]_i_8_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.067 f  u_stopwatch_core/ms10_counter[6]_i_4/O
                         net (fo=1, routed)           0.295     7.361    u_stopwatch_core/ms10_counter[6]_i_4_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.485 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=31, routed)          0.968     8.453    u_stopwatch_core/clear_reg
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.148     8.601 r  u_stopwatch_core/min_count[5]_i_1/O
                         net (fo=6, routed)           0.513     9.114    u_stopwatch_core/min_count[5]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.507    14.848    u_stopwatch_core/CLK
    SLICE_X62Y28         FDCE                                         r  u_stopwatch_core/min_count_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDCE (Setup_fdce_C_CE)      -0.409    14.664    u_stopwatch_core/min_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 u_fnd_controller/u_fnd_anim/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_anim/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.151ns (25.795%)  route 3.311ns (74.205%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.618     5.139    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y25         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_fnd_controller/u_fnd_anim/counter_reg[16]/Q
                         net (fo=2, routed)           1.202     6.819    u_fnd_controller/u_fnd_anim/counter_reg_n_0_[16]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.301     7.120 r  u_fnd_controller/u_fnd_anim/counter[26]_i_7/O
                         net (fo=1, routed)           0.697     7.817    u_fnd_controller/u_fnd_anim/counter[26]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  u_fnd_controller/u_fnd_anim/counter[26]_i_3/O
                         net (fo=1, routed)           0.470     8.411    u_fnd_controller/u_fnd_anim/counter[26]_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.535 f  u_fnd_controller/u_fnd_anim/counter[26]_i_2/O
                         net (fo=30, routed)          0.942     9.477    u_fnd_controller/u_fnd_anim/anim_step
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.601 r  u_fnd_controller/u_fnd_anim/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.601    u_fnd_controller/u_fnd_anim/counter[3]
    SLICE_X64Y22         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.505    14.846    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y22         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.081    15.152    u_fnd_controller/u_fnd_anim/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 u_fnd_controller/u_fnd_anim/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_anim/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.151ns (25.859%)  route 3.300ns (74.141%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.618     5.139    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y25         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_fnd_controller/u_fnd_anim/counter_reg[16]/Q
                         net (fo=2, routed)           1.202     6.819    u_fnd_controller/u_fnd_anim/counter_reg_n_0_[16]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.301     7.120 r  u_fnd_controller/u_fnd_anim/counter[26]_i_7/O
                         net (fo=1, routed)           0.697     7.817    u_fnd_controller/u_fnd_anim/counter[26]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  u_fnd_controller/u_fnd_anim/counter[26]_i_3/O
                         net (fo=1, routed)           0.470     8.411    u_fnd_controller/u_fnd_anim/counter[26]_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.535 f  u_fnd_controller/u_fnd_anim/counter[26]_i_2/O
                         net (fo=30, routed)          0.931     9.466    u_fnd_controller/u_fnd_anim/anim_step
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  u_fnd_controller/u_fnd_anim/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.590    u_fnd_controller/u_fnd_anim/counter[1]
    SLICE_X64Y22         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.505    14.846    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y22         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.077    15.148    u_fnd_controller/u_fnd_anim/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 u_fnd_controller/u_fnd_anim/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_anim/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.144ns (25.678%)  route 3.311ns (74.322%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.618     5.139    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y25         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_fnd_controller/u_fnd_anim/counter_reg[16]/Q
                         net (fo=2, routed)           1.202     6.819    u_fnd_controller/u_fnd_anim/counter_reg_n_0_[16]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.301     7.120 r  u_fnd_controller/u_fnd_anim/counter[26]_i_7/O
                         net (fo=1, routed)           0.697     7.817    u_fnd_controller/u_fnd_anim/counter[26]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.941 r  u_fnd_controller/u_fnd_anim/counter[26]_i_3/O
                         net (fo=1, routed)           0.470     8.411    u_fnd_controller/u_fnd_anim/counter[26]_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.535 f  u_fnd_controller/u_fnd_anim/counter[26]_i_2/O
                         net (fo=30, routed)          0.942     9.477    u_fnd_controller/u_fnd_anim/anim_step
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.117     9.594 r  u_fnd_controller/u_fnd_anim/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.594    u_fnd_controller/u_fnd_anim/counter[4]
    SLICE_X64Y22         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.505    14.846    u_fnd_controller/u_fnd_anim/CLK
    SLICE_X64Y22         FDCE                                         r  u_fnd_controller/u_fnd_anim/counter_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.118    15.189    u_fnd_controller/u_fnd_anim/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_stopwatch_core/sec_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.585     1.468    u_stopwatch_core/CLK
    SLICE_X61Y29         FDCE                                         r  u_stopwatch_core/sec_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_stopwatch_core/sec_count_reg[4]/Q
                         net (fo=5, routed)           0.101     1.710    u_stopwatch_core/sec_count_reg_n_0_[4]
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  u_stopwatch_core/sec_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.755    u_stopwatch_core/sec_count[5]_i_2_n_0
    SLICE_X60Y29         FDCE                                         r  u_stopwatch_core/sec_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.853     1.980    u_stopwatch_core/CLK
    SLICE_X60Y29         FDCE                                         r  u_stopwatch_core/sec_count_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     1.601    u_stopwatch_core/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_stopwatch_core/hour_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.964%)  route 0.124ns (40.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.586     1.469    u_stopwatch_core/CLK
    SLICE_X59Y30         FDCE                                         r  u_stopwatch_core/hour_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_stopwatch_core/hour_count_reg[0]/Q
                         net (fo=6, routed)           0.124     1.734    u_stopwatch_core/hour_count_reg[0]_0[0]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  u_stopwatch_core/seg_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    u_btn_command_controller/seg_data_reg[10]_4[6]
    SLICE_X60Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.854     1.981    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[6]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120     1.603    u_btn_command_controller/seg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_btn_command_controller/prev_btnR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/clear_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.560     1.443    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X56Y30         FDCE                                         r  u_btn_command_controller/prev_btnR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDCE (Prop_fdce_C_Q)         0.148     1.591 f  u_btn_command_controller/prev_btnR_reg/Q
                         net (fo=1, routed)           0.059     1.650    u_my_btn_debounce/prev_btnR
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.098     1.748 r  u_my_btn_debounce/clear_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_btn_command_controller/clear0
    SLICE_X56Y30         FDCE                                         r  u_btn_command_controller/clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.827     1.954    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X56Y30         FDCE                                         r  u_btn_command_controller/clear_reg/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y30         FDCE (Hold_fdce_C_D)         0.120     1.563    u_btn_command_controller/clear_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.590     1.473    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X58Y35         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/Q
                         net (fo=3, routed)           0.120     1.734    u_fnd_controller/u_fnd_digit_select/r_digit_sel[0]
    SLICE_X58Y35         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.859     1.986    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X58Y35         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X58Y35         FDCE (Hold_fdce_C_D)         0.066     1.539    u_fnd_controller/u_fnd_digit_select/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_stopwatch_core/hour_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.042%)  route 0.158ns (45.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.586     1.469    u_stopwatch_core/CLK
    SLICE_X59Y30         FDCE                                         r  u_stopwatch_core/hour_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_stopwatch_core/hour_count_reg[2]/Q
                         net (fo=4, routed)           0.158     1.768    u_stopwatch_core/hour_count_reg[2]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  u_stopwatch_core/seg_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.813    u_btn_command_controller/seg_data_reg[10]_4[8]
    SLICE_X60Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.854     1.981    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[8]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.121     1.604    u_btn_command_controller/seg_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_btn_command_controller/prev_btnL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.901%)  route 0.084ns (27.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.584     1.467    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  u_btn_command_controller/prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  u_btn_command_controller/prev_btnL_reg/Q
                         net (fo=4, routed)           0.084     1.680    u_btn_command_controller/prev_btnL
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.099     1.779 r  u_btn_command_controller/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    u_btn_command_controller/r_mode[1]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.852     1.979    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.091     1.558    u_btn_command_controller/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_stopwatch_core/hour_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.226ns (62.892%)  route 0.133ns (37.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.586     1.469    u_stopwatch_core/CLK
    SLICE_X59Y30         FDCE                                         r  u_stopwatch_core/hour_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  u_stopwatch_core/hour_count_reg[3]/Q
                         net (fo=3, routed)           0.133     1.730    u_stopwatch_core/hour_count_reg[3]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.098     1.828 r  u_stopwatch_core/seg_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_btn_command_controller/seg_data_reg[10]_4[9]
    SLICE_X60Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.854     1.981    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[9]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.121     1.604    u_btn_command_controller/seg_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_btn_command_controller/run_stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_run_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.584     1.467    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X58Y28         FDCE                                         r  u_btn_command_controller/run_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_btn_command_controller/run_stop_reg/Q
                         net (fo=4, routed)           0.178     1.786    u_btn_command_controller/w_run_stop
    SLICE_X61Y30         FDCE                                         r  u_btn_command_controller/r_run_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.854     1.981    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  u_btn_command_controller/r_run_stop_reg/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.070     1.553    u_btn_command_controller/r_run_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_stopwatch_core/ms10_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/ms10_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.767%)  route 0.154ns (45.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.584     1.467    u_stopwatch_core/CLK
    SLICE_X58Y27         FDCE                                         r  u_stopwatch_core/ms10_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_stopwatch_core/ms10_counter_reg[4]/Q
                         net (fo=5, routed)           0.154     1.762    u_stopwatch_core/ms10_counter[4]
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  u_stopwatch_core/ms10_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_stopwatch_core/ms10_counter[5]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  u_stopwatch_core/ms10_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.849     1.976    u_stopwatch_core/CLK
    SLICE_X58Y26         FDCE                                         r  u_stopwatch_core/ms10_counter_reg[5]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.091     1.569    u_stopwatch_core/ms10_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_stopwatch_core/hour_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.559%)  route 0.161ns (46.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.586     1.469    u_stopwatch_core/CLK
    SLICE_X59Y30         FDCE                                         r  u_stopwatch_core/hour_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_stopwatch_core/hour_count_reg[1]/Q
                         net (fo=5, routed)           0.161     1.771    u_stopwatch_core/hour_count_reg[1]
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  u_stopwatch_core/seg_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_btn_command_controller/seg_data_reg[10]_4[7]
    SLICE_X61Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.854     1.981    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  u_btn_command_controller/seg_data_reg[7]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.092     1.575    u_btn_command_controller/seg_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   u_btn_command_controller/clear_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   u_btn_command_controller/led_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   u_btn_command_controller/led_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   u_btn_command_controller/prev_btnC_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28   u_btn_command_controller/prev_btnL_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y30   u_btn_command_controller/prev_btnR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28   u_btn_command_controller/r_mode_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   u_btn_command_controller/clear_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   u_btn_command_controller/clear_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   u_btn_command_controller/led_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   u_btn_command_controller/led_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   u_btn_command_controller/led_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   u_btn_command_controller/led_reg[14]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   u_btn_command_controller/anim_mode_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   u_btn_command_controller/clear_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   u_btn_command_controller/clear_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   u_btn_command_controller/led_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   u_btn_command_controller/led_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   u_btn_command_controller/led_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   u_btn_command_controller/led_reg[14]/C



