
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Oct 25 21:31:13 2023
| Design       : video_stitching_scaling
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                
*******************************************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                                                  
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                378           6  {sys_clk}                                                                       
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)    4295           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV}           
   ioclk0                 2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT}         
   ioclk1                 2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT}         
   ioclk2                 2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate/OUT}         
   ioclk_gate_clk         10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg/CLKOUT}        
   clk_200M               6.667        {0 3.333}      Generated (sys_clk)    1780           0  {u_pll/u_pll_e3/goppll/CLKOUT0}                                                 
 cam_pclk                 41.667       {0 20.834}     Declared                117           0  {cam_pclk}                                                                      
 hdmi_rx_pix_clk          6.734        {0 3.367}      Declared                387           1  {hdmi_rx_pix_clk}                                                               
 eth_rxc                  8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                       
   gmii_rx_clk            8.000        {0 4}          Generated (eth_rxc)     510           1  {u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0} 
===============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
 eth_rxc                       asynchronous               eth_rxc                                   
 gmii_rx_clk                   asynchronous               gmii_rx_clk                               
 clk_200M                      asynchronous               clk_200M                                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     172.384 MHz         20.000          5.801         14.199
 cam_pclk                    24.000 MHz     148.324 MHz         41.667          6.742         34.925
 hdmi_rx_pix_clk            148.500 MHz     149.231 MHz          6.734          6.701          0.033
 ddrphy_clkin               100.000 MHz     123.900 MHz         10.000          8.071          1.929
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 gmii_rx_clk                125.000 MHz     178.476 MHz          8.000          5.603          2.397
 clk_200M                   150.000 MHz     169.475 MHz          6.667          5.901          0.766
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.199       0.000              0           1545
 cam_pclk               cam_pclk                    34.925       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.033       0.000              0           1364
 ddrphy_clkin           ddrphy_clkin                 1.929       0.000              0          15306
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  2.397       0.000              0           1353
 clk_200M               clk_200M                     0.766       0.000              0           5461
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.252       0.000              0           1545
 cam_pclk               cam_pclk                     0.420       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.353       0.000              0           1364
 ddrphy_clkin           ddrphy_clkin                 0.171       0.000              0          15306
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.342       0.000              0           1353
 clk_200M               clk_200M                     0.315       0.000              0           5461
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.013       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              3.332       0.000              0            132
 ddrphy_clkin           ddrphy_clkin                 0.119       0.000              0           2529
 clk_200M               clk_200M                     3.597       0.000              0             24
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.643       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.104       0.000              0            132
 ddrphy_clkin           ddrphy_clkin                 0.470       0.000              0           2529
 clk_200M               clk_200M                     1.317       0.000              0             24
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            378
 cam_pclk                                           19.935       0.000              0            117
 hdmi_rx_pix_clk                                     2.469       0.000              0            387
 ddrphy_clkin                                        3.100       0.000              0           4295
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 gmii_rx_clk                                         2.483       0.000              0            510
 clk_200M                                            2.195       0.000              0           1780
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.024       0.000              0           1545
 cam_pclk               cam_pclk                    36.879       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.924       0.000              0           1364
 ddrphy_clkin           ddrphy_clkin                 2.865       0.000              0          15306
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  4.027       0.000              0           1353
 clk_200M               clk_200M                     2.441       0.000              0           5461
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.250       0.000              0           1545
 cam_pclk               cam_pclk                     0.256       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.267       0.000              0           1364
 ddrphy_clkin           ddrphy_clkin                 0.100       0.000              0          15306
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.266       0.000              0           1353
 clk_200M               clk_200M                     0.252       0.000              0           5461
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.220       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.258       0.000              0            132
 ddrphy_clkin           ddrphy_clkin                 1.476       0.000              0           2529
 clk_200M               clk_200M                     4.468       0.000              0             24
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.535       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.803       0.000              0            132
 ddrphy_clkin           ddrphy_clkin                 0.305       0.000              0           2529
 clk_200M               clk_200M                     0.937       0.000              0             24
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            378
 cam_pclk                                           20.115       0.000              0            117
 hdmi_rx_pix_clk                                     2.649       0.000              0            387
 ddrphy_clkin                                        3.480       0.000              0           4295
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 gmii_rx_clk                                         2.787       0.000              0            510
 clk_200M                                            2.423       0.000              0           1780
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.678  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.171
  Launch Clock Delay      :  4.189
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.735       4.189         nt_sys_clk       
 CLMA_230_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q1                   tco                   0.291       4.480 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       4.882         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [7]
 CLMA_230_112/Y3                   td                    0.303       5.185 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_113/gateop_perm/Z
                                   net (fanout=1)        0.395       5.580         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70483
 CLMA_230_117/Y1                   td                    0.212       5.792 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_5/gateop_perm/Z
                                   net (fanout=16)       0.568       6.360         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70672
 CLMA_226_104/Y3                   td                    0.210       6.570 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.271       6.841         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMS_226_101/Y0                   td                    0.210       7.051 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.273       7.324         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMS_226_97/Y3                    td                    0.210       7.534 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=10)       0.631       8.165         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_92/CECO                  td                    0.184       8.349 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.349         ntR1416          
 CLMA_242_96/CECO                  td                    0.184       8.533 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.533         ntR1415          
 CLMA_242_100/CECI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.533         Logic Levels: 7  
                                                                                   Logic: 1.804ns(41.529%), Route: 2.540ns(58.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.968      23.171         nt_sys_clk       
 CLMA_242_100/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.340      23.511                          
 clock uncertainty                                      -0.050      23.461                          

 Setup time                                             -0.729      22.732                          

 Data required time                                                 22.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.732                          
 Data arrival time                                                   8.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.678  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.171
  Launch Clock Delay      :  4.189
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.735       4.189         nt_sys_clk       
 CLMA_230_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q1                   tco                   0.291       4.480 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       4.882         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [7]
 CLMA_230_112/Y3                   td                    0.303       5.185 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_113/gateop_perm/Z
                                   net (fanout=1)        0.395       5.580         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70483
 CLMA_230_117/Y1                   td                    0.212       5.792 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_5/gateop_perm/Z
                                   net (fanout=16)       0.568       6.360         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70672
 CLMA_226_104/Y3                   td                    0.210       6.570 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.271       6.841         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMS_226_101/Y0                   td                    0.210       7.051 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.273       7.324         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMS_226_97/Y3                    td                    0.210       7.534 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=10)       0.631       8.165         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_92/CECO                  td                    0.184       8.349 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.349         ntR1416          
 CLMA_242_96/CECO                  td                    0.184       8.533 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.533         ntR1415          
 CLMA_242_100/CECI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.533         Logic Levels: 7  
                                                                                   Logic: 1.804ns(41.529%), Route: 2.540ns(58.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.968      23.171         nt_sys_clk       
 CLMA_242_100/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.340      23.511                          
 clock uncertainty                                      -0.050      23.461                          

 Setup time                                             -0.729      22.732                          

 Data required time                                                 22.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.732                          
 Data arrival time                                                   8.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.215
  Launch Clock Delay      :  4.189
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.735       4.189         nt_sys_clk       
 CLMA_230_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q1                   tco                   0.291       4.480 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       4.882         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [7]
 CLMA_230_112/Y3                   td                    0.303       5.185 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_113/gateop_perm/Z
                                   net (fanout=1)        0.395       5.580         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70483
 CLMA_230_117/Y1                   td                    0.212       5.792 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_5/gateop_perm/Z
                                   net (fanout=16)       0.568       6.360         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70672
 CLMA_226_104/Y3                   td                    0.210       6.570 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.271       6.841         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMS_226_101/Y0                   td                    0.210       7.051 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.273       7.324         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMS_226_97/Y3                    td                    0.210       7.534 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=10)       0.631       8.165         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_92/CECO                  td                    0.184       8.349 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.349         ntR1416          
 CLMA_242_96/CECI                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.349         Logic Levels: 6  
                                                                                   Logic: 1.620ns(38.942%), Route: 2.540ns(61.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.012      23.215         nt_sys_clk       
 CLMA_242_96/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      23.466                          
 clock uncertainty                                      -0.050      23.416                          

 Setup time                                             -0.729      22.687                          

 Data required time                                                 22.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.687                          
 Data arrival time                                                   8.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[1]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.577  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.469
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.200       3.403         nt_sys_clk       
 CLMA_118_180/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_180/Q0                   tco                   0.222       3.625 f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.486       4.111         u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index [0]
 CLMA_110_176/A1                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[1]/opit_0_inv_A2Q1/I01

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.356%), Route: 0.486ns(68.644%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      3.015       4.469         nt_sys_clk       
 CLMA_110_176/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.489       3.980                          
 clock uncertainty                                       0.000       3.980                          

 Hold time                                              -0.121       3.859                          

 Data required time                                                  3.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.859                          
 Data arrival time                                                   4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/start_en/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.130
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.015       3.218         nt_sys_clk       
 CLMA_226_104/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d/opit_0_inv/CLK

 CLMA_226_104/Q3                   tco                   0.221       3.439 f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d/opit_0_inv/Q
                                   net (fanout=1)        0.462       3.901         u_HDMI_top/u_ms72xx_init/iic_dri_rx/pluse_3d
 CLMS_226_93/C2                                                            f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/start_en/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.901         Logic Levels: 0  
                                                                                   Logic: 0.221ns(32.357%), Route: 0.462ns(67.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.676       4.130         nt_sys_clk       
 CLMS_226_93/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/start_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.879                          
 clock uncertainty                                       0.000       3.879                          

 Hold time                                              -0.235       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                   3.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_Controller/r_disp_h[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Controller/r_disp_h[7]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  2.812
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.609       2.812         nt_sys_clk       
 CLMA_214_184/CLK                                                          r       u_Controller/r_disp_h[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_184/Q0                   tco                   0.222       3.034 f       u_Controller/r_disp_h[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.240       3.274         u_Controller/r_disp_h [6]
 CLMA_214_176/A1                                                           f       u_Controller/r_disp_h[7]/opit_0_inv_A2Q1/I01

 Data arrival time                                                   3.274         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.052%), Route: 0.240ns(51.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.090       3.544         nt_sys_clk       
 CLMA_214_176/CLK                                                          r       u_Controller/r_disp_h[7]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.415       3.129                          
 clock uncertainty                                       0.000       3.129                          

 Hold time                                              -0.121       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.201         ntclkbufg_4      
 CLMS_102_173/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_102_173/Q0                   tco                   0.289       6.490 r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       2.026       8.516         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.477       8.993 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.993         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6031
 CLMA_58_220/COUT                  td                    0.058       9.051 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.051         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6033
                                   td                    0.058       9.109 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.109         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6035
 CLMA_58_224/Y3                    td                    0.501       9.610 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.611      10.221         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_232/Y3                    td                    0.210      10.431 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.687      11.118         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_58_225/COUT                  td                    0.507      11.625 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.625         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_58_229/Y1                    td                    0.498      12.123 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.414      12.537         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_58_236/D4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.537         Logic Levels: 5  
                                                                                   Logic: 2.598ns(41.004%), Route: 3.738ns(58.996%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808      45.675         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000      45.675 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      47.206         ntclkbufg_4      
 CLMA_58_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.626      47.832                          
 clock uncertainty                                      -0.250      47.582                          

 Setup time                                             -0.120      47.462                          

 Data required time                                                 47.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.462                          
 Data arrival time                                                  12.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.201         ntclkbufg_4      
 CLMS_102_173/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_102_173/Q0                   tco                   0.289       6.490 r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.475       7.965         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.474       8.439 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.439         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6329
 CLMA_58_204/COUT                  td                    0.058       8.497 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.497         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6331
                                   td                    0.058       8.555 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.555         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6333
 CLMA_58_208/Y3                    td                    0.501       9.056 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.462       9.518         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_221/Y3                    td                    0.459       9.977 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.580         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_62_208/COUT                  td                    0.507      11.087 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.087         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_62_212/Y1                    td                    0.498      11.585 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.423      12.008         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_62_228/D4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.008         Logic Levels: 5  
                                                                                   Logic: 2.844ns(48.975%), Route: 2.963ns(51.025%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808      45.675         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000      45.675 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      47.206         ntclkbufg_4      
 CLMA_62_228/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.626      47.832                          
 clock uncertainty                                      -0.250      47.582                          

 Setup time                                             -0.120      47.462                          

 Data required time                                                 47.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.462                          
 Data arrival time                                                  12.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.201         ntclkbufg_4      
 CLMS_102_173/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_102_173/Q0                   tco                   0.289       6.490 r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       2.026       8.516         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.477       8.993 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.993         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6031
 CLMA_58_220/COUT                  td                    0.058       9.051 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.051         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6033
                                   td                    0.058       9.109 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.109         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6035
 CLMA_58_224/COUT                  td                    0.058       9.167 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.167         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6037
                                   td                    0.058       9.225 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.225         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6039
 CLMA_58_228/Y3                    td                    0.501       9.726 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.686      10.412         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [11]
 CLMA_58_236/D3                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.412         Logic Levels: 3  
                                                                                   Logic: 1.499ns(35.597%), Route: 2.712ns(64.403%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808      45.675         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000      45.675 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      47.206         ntclkbufg_4      
 CLMA_58_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.626      47.832                          
 clock uncertainty                                      -0.250      47.582                          

 Setup time                                             -0.377      47.205                          

 Data required time                                                 47.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.205                          
 Data arrival time                                                  10.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808       4.008         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.008 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.539         ntclkbufg_4      
 CLMA_58_196/CLK                                                           r       u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_58_196/Q0                    tco                   0.222       5.761 f       u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=5)        0.347       6.108         u_Camera_top/u_cam_data_converter/r0_byte_flag
 CLMA_58_204/B0                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   6.108         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.016%), Route: 0.347ns(60.984%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.201         ntclkbufg_4      
 CLMA_58_204/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.633       5.568                          
 clock uncertainty                                       0.200       5.768                          

 Hold time                                              -0.080       5.688                          

 Data required time                                                  5.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.688                          
 Data arrival time                                                   6.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/I11
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808       4.008         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.008 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.539         ntclkbufg_4      
 CLMA_58_208/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_58_208/Q1                    tco                   0.224       5.763 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.291       6.054         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/wr_addr [5]
 CLMA_58_208/B1                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   6.054         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.495%), Route: 0.291ns(56.505%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.201         ntclkbufg_4      
 CLMA_58_208/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.662       5.539                          
 clock uncertainty                                       0.200       5.739                          

 Hold time                                              -0.106       5.633                          

 Data required time                                                  5.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.633                          
 Data arrival time                                                   6.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/I11
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.808       4.008         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.008 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.539         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_212/Q1                    tco                   0.224       5.763 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.295       6.058         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/wr_addr [9]
 CLMA_58_212/B1                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.160%), Route: 0.295ns(56.840%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.165       4.616         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       4.616 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.201         ntclkbufg_4      
 CLMA_58_212/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.662       5.539                          
 clock uncertainty                                       0.200       5.739                          

 Hold time                                              -0.106       5.633                          

 Data required time                                                  5.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.633                          
 Data arrival time                                                   6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMS_218_169/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/CLK

 CLMS_218_169/Q0                   tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/Q
                                   net (fanout=8)        0.257       6.069         u_HDMI_top/u_video_driver/cnt_v [1]
                                   td                    0.474       6.543 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.543         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMA_218_168/COUT                 td                    0.058       6.601 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.601         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.058       6.659 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.659         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMA_218_172/Y2                   td                    0.271       6.930 r       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.632       7.562         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_226_193/Y0                   td                    0.210       7.772 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.269       8.041         u_HDMI_top/pix_y [7]
 CLMA_230_193/COUT                 td                    0.515       8.556 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.556         u_HDMI_top/u_video_display/N1.co [6]
 CLMA_230_197/Y1                   td                    0.498       9.054 r       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.432       9.486         u_HDMI_top/u_video_display/N1
 CLMA_230_212/Y2                   td                    0.341       9.827 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       0.951      10.778         pixel_req        
 CLMA_242_208/Y2                   td                    0.210      10.988 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[10]/gateop_perm/Z
                                   net (fanout=1)        0.309      11.297         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [10]
                                   td                    0.474      11.771 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.771         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMA_242_200/Y2                   td                    0.158      11.929 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.130      12.059         _N53             
 CLMS_242_201/M1                                                           r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  12.059         Logic Levels: 8  
                                                                                   Logic: 3.556ns(54.406%), Route: 2.980ns(45.594%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531      11.924         ntclkbufg_3      
 CLMS_242_201/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.079      12.092                          

 Data required time                                                 12.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.092                          
 Data arrival time                                                  12.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMS_218_169/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/CLK

 CLMS_218_169/Q0                   tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/Q
                                   net (fanout=8)        0.257       6.069         u_HDMI_top/u_video_driver/cnt_v [1]
                                   td                    0.474       6.543 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.543         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMA_218_168/COUT                 td                    0.058       6.601 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.601         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.058       6.659 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.659         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMA_218_172/Y2                   td                    0.271       6.930 r       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.632       7.562         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_226_193/Y0                   td                    0.210       7.772 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.269       8.041         u_HDMI_top/pix_y [7]
 CLMA_230_193/COUT                 td                    0.515       8.556 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.556         u_HDMI_top/u_video_display/N1.co [6]
 CLMA_230_197/Y1                   td                    0.498       9.054 r       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.432       9.486         u_HDMI_top/u_video_display/N1
 CLMA_230_212/Y2                   td                    0.341       9.827 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       0.838      10.665         pixel_req        
 CLMA_230_161/Y0                   td                    0.210      10.875 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[12]/gateop_perm/Z
                                   net (fanout=1)        0.264      11.139         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [12]
 CLMA_230_157/Y2                   td                    0.616      11.755 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.131      11.886         _N52             
 CLMA_230_156/M1                                                           r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  11.886         Logic Levels: 8  
                                                                                   Logic: 3.540ns(55.634%), Route: 2.823ns(44.366%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531      11.924         ntclkbufg_3      
 CLMA_230_156/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.079      12.092                          

 Data required time                                                 12.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.092                          
 Data arrival time                                                  11.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMS_218_169/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/CLK

 CLMS_218_169/Q0                   tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[1]/opit_0_A2Q0/Q
                                   net (fanout=8)        0.257       6.069         u_HDMI_top/u_video_driver/cnt_v [1]
                                   td                    0.474       6.543 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.543         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMA_218_168/COUT                 td                    0.058       6.601 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.601         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.058       6.659 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.659         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMA_218_172/Y2                   td                    0.271       6.930 r       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.632       7.562         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_226_193/Y0                   td                    0.210       7.772 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.269       8.041         u_HDMI_top/pix_y [7]
 CLMA_230_193/COUT                 td                    0.515       8.556 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.556         u_HDMI_top/u_video_display/N1.co [6]
 CLMA_230_197/Y1                   td                    0.498       9.054 r       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.432       9.486         u_HDMI_top/u_video_display/N1
 CLMA_230_212/Y2                   td                    0.341       9.827 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       1.685      11.512         pixel_req        
 DRM_234_272/CEB[0]                                                        f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                  11.512         Logic Levels: 6  
                                                                                   Logic: 2.714ns(45.316%), Route: 3.275ns(54.684%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.652      12.045         ntclkbufg_3      
 DRM_234_272/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Setup time                                             -0.055      12.219                          

 Data required time                                                 12.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.219                          
 Data arrival time                                                  11.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[5]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531       5.190         ntclkbufg_3      
 CLMA_126_128/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23]/opit_0_inv/CLK

 CLMA_126_128/Q3                   tco                   0.221       5.411 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23]/opit_0_inv/Q
                                   net (fanout=1)        0.185       5.596         u_Video_processing_top/u_bilinear_interpolation/frame_data_3 [23]
 CLMA_126_128/CD                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[5]/opit_0_inv/D

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMA_126_128/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[5]/opit_0_inv/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531       5.190         ntclkbufg_3      
 CLMA_242_184/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK

 CLMA_242_184/Q0                   tco                   0.222       5.412 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.185       5.597         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_242_184/AD                                                           f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMA_242_184/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[4]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[4]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531       5.190         ntclkbufg_3      
 CLMA_138_72/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[4]/opit_0_inv/CLK

 CLMA_138_72/Q3                    tco                   0.221       5.411 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[4]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.598         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3 [4]
 CLMA_138_72/CD                                                            f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[4]/opit_0_inv/D

 Data arrival time                                                   5.598         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMA_138_72/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[4]/opit_0_inv/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_30_156/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_156/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.420      11.663         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_34_152/Y2                    td                    0.487      12.150 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.416      12.566         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.043 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.043         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_160/Y3                    td                    0.501      13.544 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.462      14.006         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_34_172/Y0                    td                    0.210      14.216 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.443      14.659         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_34_164/COUT                  td                    0.507      15.166 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.166         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N5601
 CLMA_34_168/Y0                    td                    0.269      15.435 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.654      16.089         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [4]
 CLMS_34_201/Y1                    td                    0.197      16.286 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.375      17.661         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10333
 CLMA_30_240/Y0                    td                    0.320      17.981 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.460      18.441         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10391
 CLMA_34_248/B0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.441         Logic Levels: 7  
                                                                                   Logic: 3.257ns(43.502%), Route: 4.230ns(56.498%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      20.386         ntclkbufg_0      
 CLMA_34_248/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.198      20.370                          

 Data required time                                                 20.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.370                          
 Data arrival time                                                  18.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_30_156/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_156/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.420      11.663         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_34_152/Y2                    td                    0.487      12.150 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.416      12.566         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.043 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.043         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_160/Y3                    td                    0.501      13.544 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.462      14.006         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_34_172/Y0                    td                    0.210      14.216 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.443      14.659         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_34_164/COUT                  td                    0.507      15.166 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.166         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N5601
 CLMA_34_168/Y0                    td                    0.269      15.435 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.654      16.089         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [4]
 CLMS_34_201/Y1                    td                    0.197      16.286 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.375      17.661         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10333
 CLMA_30_240/Y0                    td                    0.320      17.981 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.460      18.441         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10391
 CLMA_34_248/AD                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.441         Logic Levels: 7  
                                                                                   Logic: 3.257ns(43.502%), Route: 4.230ns(56.498%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      20.386         ntclkbufg_0      
 CLMA_34_248/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.196      20.372                          

 Data required time                                                 20.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.372                          
 Data arrival time                                                  18.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_30_156/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_156/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.420      11.663         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_34_152/Y2                    td                    0.487      12.150 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.416      12.566         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.043 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.043         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_160/Y3                    td                    0.501      13.544 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.462      14.006         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_34_172/Y0                    td                    0.210      14.216 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.443      14.659         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_34_164/COUT                  td                    0.507      15.166 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.166         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N5601
 CLMA_34_168/Y0                    td                    0.269      15.435 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.654      16.089         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [4]
 CLMS_34_201/Y1                    td                    0.197      16.286 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.381      17.667         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10333
 CLMA_30_244/Y3                    td                    0.315      17.982 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.377      18.359         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10505
 CLMA_34_248/A1                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.359         Logic Levels: 7  
                                                                                   Logic: 3.252ns(43.916%), Route: 4.153ns(56.084%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      20.386         ntclkbufg_0      
 CLMA_34_248/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.248      20.320                          

 Data required time                                                 20.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.320                          
 Data arrival time                                                  18.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[203]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_50_136/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[203]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_50_136/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[203]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.084      10.692         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [203]
 CLMS_50_137/A0                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.692         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_50_137/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.094      10.521                          

 Data required time                                                 10.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.521                          
 Data arrival time                                                  10.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_10_236/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.188      10.796         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq [4]
 CLMS_10_237/B1                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  10.796         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_10_237/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.106      10.509                          

 Data required time                                                 10.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.509                          
 Data arrival time                                                  10.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[131]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[131]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_58_168/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[131]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.084      10.692         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [131]
 CLMA_58_169/C2                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.692         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_58_169/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.235      10.380                          

 Data required time                                                 10.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.380                          
 Data arrival time                                                  10.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.402
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.322

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_202_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK

 CLMA_202_264/Y2                   tco                   0.375       6.135 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/Q
                                   net (fanout=3)        0.533       6.668         u_Ethernet_top/u_arp/des_mac [15]
 CLMA_210_256/Y1                   td                    0.460       7.128 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.527       7.655         u_Ethernet_top/u_arp/u_arp_tx/_N78899
 CLMS_202_265/Y0                   td                    0.320       7.975 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.402       8.377         u_Ethernet_top/u_arp/u_arp_tx/_N78927
 CLMA_202_260/Y3                   td                    0.210       8.587 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.640       9.227         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_210_244/Y1                   td                    0.212       9.439 r       u_Ethernet_top/u_arp/u_arp_tx/N899/gateop_perm/Z
                                   net (fanout=67)       0.825      10.264         u_Ethernet_top/u_arp/u_arp_tx/N899
 CLMA_194_257/CECO                 td                    0.184      10.448 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[22][3]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000      10.448         ntR1398          
 CLMA_194_261/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][0]/opit_0_inv/CE

 Data arrival time                                                  10.448         Logic Levels: 5  
                                                                                   Logic: 1.761ns(37.564%), Route: 2.927ns(62.436%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100      10.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      11.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      11.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      13.402         ntclkbufg_2      
 CLMA_194_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][0]/opit_0_inv/CLK
 clock pessimism                                         0.322      13.724                          
 clock uncertainty                                      -0.150      13.574                          

 Setup time                                             -0.729      12.845                          

 Data required time                                                 12.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.845                          
 Data arrival time                                                  10.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][7]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.402
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.322

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_202_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK

 CLMA_202_264/Y2                   tco                   0.375       6.135 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/Q
                                   net (fanout=3)        0.533       6.668         u_Ethernet_top/u_arp/des_mac [15]
 CLMA_210_256/Y1                   td                    0.460       7.128 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.527       7.655         u_Ethernet_top/u_arp/u_arp_tx/_N78899
 CLMS_202_265/Y0                   td                    0.320       7.975 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.402       8.377         u_Ethernet_top/u_arp/u_arp_tx/_N78927
 CLMA_202_260/Y3                   td                    0.210       8.587 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.640       9.227         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_210_244/Y1                   td                    0.212       9.439 r       u_Ethernet_top/u_arp/u_arp_tx/N899/gateop_perm/Z
                                   net (fanout=67)       0.825      10.264         u_Ethernet_top/u_arp/u_arp_tx/N899
 CLMA_194_257/CECO                 td                    0.184      10.448 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[22][3]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000      10.448         ntR1398          
 CLMA_194_261/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][7]/opit_0_inv/CE

 Data arrival time                                                  10.448         Logic Levels: 5  
                                                                                   Logic: 1.761ns(37.564%), Route: 2.927ns(62.436%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100      10.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      11.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      11.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      13.402         ntclkbufg_2      
 CLMA_194_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][7]/opit_0_inv/CLK
 clock pessimism                                         0.322      13.724                          
 clock uncertainty                                      -0.150      13.574                          

 Setup time                                             -0.729      12.845                          

 Data required time                                                 12.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.845                          
 Data arrival time                                                  10.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][0]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.402
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.322

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_202_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK

 CLMA_202_264/Y2                   tco                   0.375       6.135 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/Q
                                   net (fanout=3)        0.533       6.668         u_Ethernet_top/u_arp/des_mac [15]
 CLMA_210_256/Y1                   td                    0.460       7.128 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.527       7.655         u_Ethernet_top/u_arp/u_arp_tx/_N78899
 CLMS_202_265/Y0                   td                    0.320       7.975 r       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.402       8.377         u_Ethernet_top/u_arp/u_arp_tx/_N78927
 CLMA_202_260/Y3                   td                    0.210       8.587 r       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.640       9.227         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_210_244/Y1                   td                    0.212       9.439 r       u_Ethernet_top/u_arp/u_arp_tx/N899/gateop_perm/Z
                                   net (fanout=67)       0.825      10.264         u_Ethernet_top/u_arp/u_arp_tx/N899
 CLMA_194_257/CECO                 td                    0.184      10.448 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[22][3]/opit_0_inv/CEOUT
                                   net (fanout=5)        0.000      10.448         ntR1398          
 CLMA_194_261/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][0]/opit_0_inv/CE

 Data arrival time                                                  10.448         Logic Levels: 5  
                                                                                   Logic: 1.761ns(37.564%), Route: 2.927ns(62.436%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100      10.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      11.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      11.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      13.402         ntclkbufg_2      
 CLMA_194_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][0]/opit_0_inv/CLK
 clock pessimism                                         0.322      13.724                          
 clock uncertainty                                      -0.150      13.574                          

 Setup time                                             -0.729      12.845                          

 Data required time                                                 12.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.845                          
 Data arrival time                                                  10.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[12]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.402
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100       2.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       3.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       5.402         ntclkbufg_2      
 CLMA_190_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_256/Q0                   tco                   0.222       5.624 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.709         u_Ethernet_top/u_arp/u_arp_rx/r_des_ip [4]
 CLMA_190_256/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.709         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_190_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       5.402                          
 clock uncertainty                                       0.000       5.402                          

 Hold time                                              -0.035       5.367                          

 Data required time                                                  5.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.367                          
 Data arrival time                                                   5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[34]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.402
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100       2.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       3.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       5.402         ntclkbufg_2      
 CLMA_210_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_269/Q0                   tco                   0.222       5.624 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.709         u_Ethernet_top/u_arp/u_arp_rx/r_src_mac [26]
 CLMA_210_269/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.709         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_210_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       5.402                          
 clock uncertainty                                       0.000       5.402                          

 Hold time                                              -0.035       5.367                          

 Data required time                                                  5.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.367                          
 Data arrival time                                                   5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/arp_rx_type/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/r0_arp_tx_en/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.402
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100       2.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       3.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       5.402         ntclkbufg_2      
 CLMA_186_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/arp_rx_type/opit_0_inv_L5Q_perm/CLK

 CLMA_186_256/Q0                   tco                   0.222       5.624 f       u_Ethernet_top/u_arp/u_arp_rx/arp_rx_type/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.709         u_Ethernet_top/arp_rx_type
 CLMA_186_256/B4                                                           f       u_Ethernet_top/u_arp/u_arp_tx/r0_arp_tx_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.709         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_186_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/r0_arp_tx_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       5.402                          
 clock uncertainty                                       0.000       5.402                          

 Hold time                                              -0.035       5.367                          

 Data required time                                                  5.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.367                          
 Data arrival time                                                   5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/dst_y[9]/opit_0_inv_A2Q21/CE
Path Group  : clk_200M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMS_186_165/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_165/Q2                   tco                   0.290       5.251 r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.631       5.882         u_Video_processing_top_1/u_video_processing_controller/src_y_mapping [14]
                                   td                    0.326       6.208 f       u_Video_processing_top_1/u_video_processing_controller/N18_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.208         u_Video_processing_top_1/u_video_processing_controller/_N6976
 CLMA_194_157/Y2                   td                    0.271       6.479 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_7/gateop_A2/Y0
                                   net (fanout=2)        0.547       7.026         u_Video_processing_top_1/u_video_processing_controller/N694 [7]
 CLMA_194_156/COUT                 td                    0.515       7.541 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.541         u_Video_processing_top_1/u_video_processing_controller/N19.co [6]
 CLMA_194_160/Y1                   td                    0.180       7.721 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.603       8.324         _N3              
 CLMA_174_160/Y1                   td                    0.288       8.612 r       u_Video_processing_top_1/u_video_processing_controller/N230/gateop_perm/Z
                                   net (fanout=4)        0.477       9.089         u_Video_processing_top_1/u_video_processing_controller/N230
 CLMA_182_160/Y2                   td                    0.341       9.430 f       u_Video_processing_top_1/u_video_processing_controller/N555/gateop_perm/Z
                                   net (fanout=26)       0.628      10.058         u_Video_processing_top_1/u_video_processing_controller/N555
 CLMA_198_172/CE                                                           f       u_Video_processing_top_1/u_video_processing_controller/dst_y[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  10.058         Logic Levels: 5  
                                                                                   Logic: 2.211ns(43.378%), Route: 2.886ns(56.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.593         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       8.693 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       9.752         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       9.752 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531      11.283         ntclkbufg_1      
 CLMA_198_172/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/dst_y[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Setup time                                             -0.617      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                  10.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/dst_y[10]/opit_0_inv_AQ_perm/CE
Path Group  : clk_200M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMS_186_165/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_165/Q2                   tco                   0.290       5.251 r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.631       5.882         u_Video_processing_top_1/u_video_processing_controller/src_y_mapping [14]
                                   td                    0.326       6.208 f       u_Video_processing_top_1/u_video_processing_controller/N18_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.208         u_Video_processing_top_1/u_video_processing_controller/_N6976
 CLMA_194_157/Y2                   td                    0.271       6.479 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_7/gateop_A2/Y0
                                   net (fanout=2)        0.547       7.026         u_Video_processing_top_1/u_video_processing_controller/N694 [7]
 CLMA_194_156/COUT                 td                    0.515       7.541 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.541         u_Video_processing_top_1/u_video_processing_controller/N19.co [6]
 CLMA_194_160/Y1                   td                    0.180       7.721 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.603       8.324         _N3              
 CLMA_174_160/Y1                   td                    0.288       8.612 r       u_Video_processing_top_1/u_video_processing_controller/N230/gateop_perm/Z
                                   net (fanout=4)        0.477       9.089         u_Video_processing_top_1/u_video_processing_controller/N230
 CLMA_182_160/Y2                   td                    0.341       9.430 f       u_Video_processing_top_1/u_video_processing_controller/N555/gateop_perm/Z
                                   net (fanout=26)       0.628      10.058         u_Video_processing_top_1/u_video_processing_controller/N555
 CLMA_198_172/CE                                                           f       u_Video_processing_top_1/u_video_processing_controller/dst_y[10]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  10.058         Logic Levels: 5  
                                                                                   Logic: 2.211ns(43.378%), Route: 2.886ns(56.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.593         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       8.693 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       9.752         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       9.752 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531      11.283         ntclkbufg_1      
 CLMA_198_172/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/dst_y[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Setup time                                             -0.617      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                  10.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[16]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMS_186_165/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_165/Q2                   tco                   0.290       5.251 r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.631       5.882         u_Video_processing_top_1/u_video_processing_controller/src_y_mapping [14]
                                   td                    0.326       6.208 f       u_Video_processing_top_1/u_video_processing_controller/N18_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.208         u_Video_processing_top_1/u_video_processing_controller/_N6976
 CLMA_194_157/Y2                   td                    0.271       6.479 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_7/gateop_A2/Y0
                                   net (fanout=2)        0.547       7.026         u_Video_processing_top_1/u_video_processing_controller/N694 [7]
 CLMA_194_156/COUT                 td                    0.515       7.541 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.541         u_Video_processing_top_1/u_video_processing_controller/N19.co [6]
 CLMA_194_160/Y1                   td                    0.180       7.721 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.603       8.324         _N3              
 CLMA_174_160/Y1                   td                    0.288       8.612 r       u_Video_processing_top_1/u_video_processing_controller/N230/gateop_perm/Z
                                   net (fanout=4)        0.477       9.089         u_Video_processing_top_1/u_video_processing_controller/N230
 CLMA_182_160/Y2                   td                    0.341       9.430 f       u_Video_processing_top_1/u_video_processing_controller/N555/gateop_perm/Z
                                   net (fanout=26)       0.598      10.028         u_Video_processing_top_1/u_video_processing_controller/N555
 CLMS_190_169/CE                                                           f       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.028         Logic Levels: 5  
                                                                                   Logic: 2.211ns(43.635%), Route: 2.856ns(56.365%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.593         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       8.693 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       9.752         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       9.752 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531      11.283         ntclkbufg_1      
 CLMS_190_169/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Setup time                                             -0.617      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                  10.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][21]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][23]/opit_0_A2Q21/I04
Path Group  : clk_200M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531       4.617         ntclkbufg_1      
 CLMA_146_128/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][21]/opit_0_A2Q21/CLK

 CLMA_146_128/Q1                   tco                   0.224       4.841 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][21]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.086       4.927         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9] [21]
 CLMS_146_129/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][23]/opit_0_A2Q21/I04

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMS_146_129/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.034       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][25]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][27]/opit_0_A2Q21/I04
Path Group  : clk_200M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531       4.617         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][25]/opit_0_A2Q21/CLK

 CLMA_146_132/Q1                   tco                   0.224       4.841 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][25]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.086       4.927         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9] [25]
 CLMS_146_133/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][27]/opit_0_A2Q21/I04

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMS_146_133/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][27]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.034       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4][21]/opit_0_A2Q1/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[5][23]/opit_0_A2Q21/I04
Path Group  : clk_200M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531       4.617         ntclkbufg_1      
 CLMA_154_129/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4][21]/opit_0_A2Q1/CLK

 CLMA_154_129/Q1                   tco                   0.224       4.841 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4][21]/opit_0_A2Q1/Q
                                   net (fanout=3)        0.087       4.928         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4] [21]
 CLMA_154_128/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[5][23]/opit_0_A2Q21/I04

 Data arrival time                                                   4.928         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMA_154_128/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[5][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.034       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   4.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.955
  Launch Clock Delay      :  4.080
  Clock Pessimism Removal :  0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.626       4.080         nt_sys_clk       
 CLMS_222_109/CLK                                                          r       u_HDMI_top/rst_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMS_222_109/Q3                   tco                   0.288       4.368 r       u_HDMI_top/rst_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.544       4.912         u_HDMI_top/rst_1ms [8]
 CLMA_222_108/Y0                   td                    0.487       5.399 r       u_HDMI_top/N39_12/gateop_perm/Z
                                   net (fanout=1)        0.397       5.796         u_HDMI_top/_N76079
 CLMA_222_104/Y2                   td                    0.196       5.992 f       u_HDMI_top/N39_16/gateop_perm/Z
                                   net (fanout=4)        0.760       6.752         nt_hdmi_rst_n    
 CLMA_222_144/RS                                                           f       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS

 Data arrival time                                                   6.752         Logic Levels: 2  
                                                                                   Logic: 0.971ns(36.340%), Route: 1.701ns(63.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.752      22.955         nt_sys_clk       
 CLMA_222_144/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/CLK
 clock pessimism                                         0.477      23.432                          
 clock uncertainty                                      -0.050      23.382                          

 Recovery time                                          -0.617      22.765                          

 Data required time                                                 22.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.765                          
 Data arrival time                                                   6.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  3.840
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.386       3.840         nt_sys_clk       
 CLMS_226_109/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMS_226_109/Q0                   tco                   0.287       4.127 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=29)       2.112       6.239         nt_led4          
 CLMS_146_177/RS                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.239         Logic Levels: 0  
                                                                                   Logic: 0.287ns(11.963%), Route: 2.112ns(88.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.159      23.362         nt_sys_clk       
 CLMS_146_177/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      23.671                          
 clock uncertainty                                      -0.050      23.621                          

 Recovery time                                          -0.617      23.004                          

 Data required time                                                 23.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.004                          
 Data arrival time                                                   6.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  3.840
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.386       3.840         nt_sys_clk       
 CLMS_226_109/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMS_226_109/Q0                   tco                   0.287       4.127 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=29)       2.112       6.239         nt_led4          
 CLMS_146_177/RS                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.239         Logic Levels: 0  
                                                                                   Logic: 0.287ns(11.963%), Route: 2.112ns(88.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.159      23.362         nt_sys_clk       
 CLMS_146_177/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      23.671                          
 clock uncertainty                                      -0.050      23.621                          

 Recovery time                                          -0.617      23.004                          

 Data required time                                                 23.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.004                          
 Data arrival time                                                   6.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.859
  Launch Clock Delay      :  2.955
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.752       2.955         nt_sys_clk       
 CLMS_222_145/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_222_145/Q1                   tco                   0.229       3.184 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=49)       0.752       3.936         u_HDMI_top/u_ms72xx_init/rst_n
 CLMS_226_105/RS                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.936         Logic Levels: 0  
                                                                                   Logic: 0.229ns(23.344%), Route: 0.752ns(76.656%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.405       3.859         nt_sys_clk       
 CLMS_226_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.340       3.519                          
 clock uncertainty                                       0.000       3.519                          

 Removal time                                           -0.226       3.293                          

 Data required time                                                  3.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.293                          
 Data arrival time                                                   3.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.732  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.027
  Launch Clock Delay      :  2.955
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.752       2.955         nt_sys_clk       
 CLMS_222_145/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_222_145/Q1                   tco                   0.229       3.184 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=49)       0.949       4.133         u_HDMI_top/u_ms72xx_init/rst_n
 CLMA_230_104/RS                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/RS

 Data arrival time                                                   4.133         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.440%), Route: 0.949ns(80.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.573       4.027         nt_sys_clk       
 CLMA_230_104/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/CLK
 clock pessimism                                        -0.340       3.687                          
 clock uncertainty                                       0.000       3.687                          

 Removal time                                           -0.226       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   4.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.732  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.027
  Launch Clock Delay      :  2.955
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.752       2.955         nt_sys_clk       
 CLMS_222_145/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_222_145/Q1                   tco                   0.229       3.184 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=49)       0.949       4.133         u_HDMI_top/u_ms72xx_init/rst_n
 CLMA_230_104/RS                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.133         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.440%), Route: 0.949ns(80.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      2.573       4.027         nt_sys_clk       
 CLMA_230_104/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.340       3.687                          
 clock uncertainty                                       0.000       3.687                          

 Removal time                                           -0.226       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   4.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q2                   tco                   0.290       5.813 r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.408       6.221         u_HDMI_top/u_video_driver/cnt_end [0]
 CLMS_214_161/Y2                   td                    0.492       6.713 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      1.097       7.810         u_Video_processing_top_1/N25
 CLMA_230_184/RSCO                 td                    0.147       7.957 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.957         ntR1227          
 CLMA_230_192/RSCO                 td                    0.147       8.104 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.104         ntR1226          
 CLMA_230_196/RSCO                 td                    0.147       8.251 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.251         ntR1225          
 CLMA_230_200/RSCO                 td                    0.147       8.398 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.398         ntR1224          
 CLMA_230_204/RSCO                 td                    0.147       8.545 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.545         ntR1223          
 CLMA_230_208/RSCO                 td                    0.147       8.692 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.692         ntR1222          
 CLMA_230_212/RSCO                 td                    0.147       8.839 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.839         ntR1221          
 CLMA_230_216/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.839         Logic Levels: 8  
                                                                                   Logic: 1.811ns(54.614%), Route: 1.505ns(45.386%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531      11.924         ntclkbufg_3      
 CLMA_230_216/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                           0.000      12.171                          

 Data required time                                                 12.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.171                          
 Data arrival time                                                   8.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q2                   tco                   0.290       5.813 r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.408       6.221         u_HDMI_top/u_video_driver/cnt_end [0]
 CLMS_214_161/Y2                   td                    0.492       6.713 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      1.097       7.810         u_Video_processing_top_1/N25
 CLMA_230_184/RSCO                 td                    0.147       7.957 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.957         ntR1227          
 CLMA_230_192/RSCO                 td                    0.147       8.104 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.104         ntR1226          
 CLMA_230_196/RSCO                 td                    0.147       8.251 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.251         ntR1225          
 CLMA_230_200/RSCO                 td                    0.147       8.398 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.398         ntR1224          
 CLMA_230_204/RSCO                 td                    0.147       8.545 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.545         ntR1223          
 CLMA_230_208/RSCO                 td                    0.147       8.692 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.692         ntR1222          
 CLMA_230_212/RSCO                 td                    0.147       8.839 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.839         ntR1221          
 CLMA_230_216/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.839         Logic Levels: 8  
                                                                                   Logic: 1.811ns(54.614%), Route: 1.505ns(45.386%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531      11.924         ntclkbufg_3      
 CLMA_230_216/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                           0.000      12.171                          

 Data required time                                                 12.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.171                          
 Data arrival time                                                   8.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q2                   tco                   0.290       5.813 r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.408       6.221         u_HDMI_top/u_video_driver/cnt_end [0]
 CLMS_214_161/Y2                   td                    0.492       6.713 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      1.097       7.810         u_Video_processing_top_1/N25
 CLMA_230_184/RSCO                 td                    0.147       7.957 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.957         ntR1227          
 CLMA_230_192/RSCO                 td                    0.147       8.104 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.104         ntR1226          
 CLMA_230_196/RSCO                 td                    0.147       8.251 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.251         ntR1225          
 CLMA_230_200/RSCO                 td                    0.147       8.398 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.398         ntR1224          
 CLMA_230_204/RSCO                 td                    0.147       8.545 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.545         ntR1223          
 CLMA_230_208/RSCO                 td                    0.147       8.692 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.692         ntR1222          
 CLMA_230_212/RSCO                 td                    0.147       8.839 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.839         ntR1221          
 CLMA_230_216/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.839         Logic Levels: 8  
                                                                                   Logic: 1.811ns(54.614%), Route: 1.505ns(45.386%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_110/CLK_USCM              td                    0.000      10.393 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531      11.924         ntclkbufg_3      
 CLMA_230_216/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                           0.000      12.171                          

 Data required time                                                 12.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.171                          
 Data arrival time                                                   8.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531       5.190         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q1                   tco                   0.224       5.414 f       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.222       5.636         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMS_214_161/Y2                   td                    0.229       5.865 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.360       6.225         u_Video_processing_top_1/N25
 CLMA_230_161/RSCO                 td                    0.105       6.330 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.330         ntR1207          
 CLMA_230_165/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.330         Logic Levels: 2  
                                                                                   Logic: 0.558ns(48.947%), Route: 0.582ns(51.053%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMA_230_165/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531       5.190         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q1                   tco                   0.224       5.414 f       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.222       5.636         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMS_214_161/Y2                   td                    0.229       5.865 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.360       6.225         u_Video_processing_top_1/N25
 CLMA_230_161/RSCO                 td                    0.105       6.330 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.330         ntR1207          
 CLMA_230_165/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.330         Logic Levels: 2  
                                                                                   Logic: 0.558ns(48.947%), Route: 0.582ns(51.053%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMA_230_165/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.531       5.190         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q1                   tco                   0.224       5.414 f       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.222       5.636         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMS_214_161/Y2                   td                    0.229       5.865 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.360       6.225         u_Video_processing_top_1/N25
 CLMA_230_161/RSCO                 td                    0.105       6.330 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.330         ntR1207          
 CLMA_230_165/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.330         Logic Levels: 2  
                                                                                   Logic: 0.558ns(48.947%), Route: 0.582ns(51.053%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.585       5.523         ntclkbufg_3      
 CLMA_230_165/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       1.092      12.335         nt_led2          
 CLMA_58_217/Y3                    td                    0.197      12.532 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=99)       2.323      14.855         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMS_130_169/RS                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  14.855         Logic Levels: 1  
                                                                                   Logic: 0.486ns(12.458%), Route: 3.415ns(87.542%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.396       8.660         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.552      15.524         ntclkbufg_0      
 CLMS_130_169/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  14.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       1.092      12.335         nt_led2          
 CLMA_58_217/Y3                    td                    0.197      12.532 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=99)       1.643      14.175         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_126_149/RSCO                 td                    0.147      14.322 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.322         ntR314           
 CLMA_126_153/RSCO                 td                    0.147      14.469 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.469         ntR313           
 CLMA_126_157/RSCO                 td                    0.147      14.616 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[15]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      14.616         ntR312           
 CLMA_126_161/RSCO                 td                    0.147      14.763 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.763         ntR311           
 CLMA_126_165/RSCO                 td                    0.147      14.910 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000      14.910         ntR310           
 CLMA_126_169/RSCO                 td                    0.147      15.057 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000      15.057         ntR309           
 CLMA_126_173/RSCO                 td                    0.147      15.204 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      15.204         ntR308           
 CLMA_126_177/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  15.204         Logic Levels: 8  
                                                                                   Logic: 1.515ns(35.647%), Route: 2.735ns(64.353%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.396       8.660         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.552      15.524         ntclkbufg_0      
 CLMA_126_177/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                           0.000      15.591                          

 Data required time                                                 15.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.591                          
 Data arrival time                                                  15.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       1.092      12.335         nt_led2          
 CLMA_58_217/Y3                    td                    0.197      12.532 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=99)       1.963      14.495         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_118_148/RS                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  14.495         Logic Levels: 1  
                                                                                   Logic: 0.486ns(13.725%), Route: 3.055ns(86.275%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.396       8.660         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.552      15.524         ntclkbufg_0      
 CLMA_118_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  14.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_185/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=557)      0.370      10.980         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_196/RSCO                  td                    0.105      11.085 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.085         ntR879           
 CLMA_34_200/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.085         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.067%), Route: 0.370ns(52.933%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_185/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=557)      0.370      10.980         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_196/RSCO                  td                    0.105      11.085 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.085         ntR879           
 CLMA_34_200/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.085         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.067%), Route: 0.370ns(52.933%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_185/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=557)      0.370      10.980         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_196/RSCO                  td                    0.105      11.085 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.085         ntR879           
 CLMA_34_200/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.085         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.067%), Route: 0.370ns(52.933%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.289       5.250 r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.604       5.854         raw_rst          
 CLMA_150_168/Y0                   td                    0.196       6.050 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       1.679       7.729         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_178_212/RSTA[0]                                                       f       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.729         Logic Levels: 1  
                                                                                   Logic: 0.485ns(17.522%), Route: 2.283ns(82.478%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.593         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       8.693 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       9.752         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       9.752 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531      11.283         ntclkbufg_1      
 DRM_178_212/CLKA[0]                                                       r       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Recovery time                                          -0.115      11.326                          

 Data required time                                                 11.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.326                          
 Data arrival time                                                   7.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_200M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.289       5.250 r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.604       5.854         raw_rst          
 CLMA_150_168/Y0                   td                    0.210       6.064 r       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       1.630       7.694         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_178_212/RSTB[0]                                                       r       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.694         Logic Levels: 1  
                                                                                   Logic: 0.499ns(18.258%), Route: 2.234ns(81.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.593         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       8.693 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       9.752         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       9.752 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531      11.283         ntclkbufg_1      
 DRM_178_212/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.308      11.591                          
 clock uncertainty                                      -0.150      11.441                          

 Recovery time                                          -0.139      11.302                          

 Data required time                                                 11.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.302                          
 Data arrival time                                                   7.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.289       5.250 r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.604       5.854         raw_rst          
 CLMA_150_168/Y0                   td                    0.196       6.050 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       1.481       7.531         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_178_88/RSTA[0]                                                        f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.531         Logic Levels: 1  
                                                                                   Logic: 0.485ns(18.872%), Route: 2.085ns(81.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.593         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       8.693 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       9.752         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       9.752 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531      11.283         ntclkbufg_1      
 DRM_178_88/CLKA[0]                                                        r       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                   7.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_200M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531       4.617         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.222       4.839 f       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.496       5.335         raw_rst          
 CLMA_150_168/Y0                   td                    0.155       5.490 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       0.476       5.966         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_142_168/RSTB[0]                                                       f       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.966         Logic Levels: 1  
                                                                                   Logic: 0.377ns(27.947%), Route: 0.972ns(72.053%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.022       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                   5.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531       4.617         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.222       4.839 f       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.496       5.335         raw_rst          
 CLMA_150_168/Y0                   td                    0.155       5.490 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       0.476       5.966         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_142_168/RSTA[0]                                                       f       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.966         Logic Levels: 1  
                                                                                   Logic: 0.377ns(27.947%), Route: 0.972ns(72.053%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 DRM_142_168/CLKA[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.046       4.625                          

 Data required time                                                  4.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.625                          
 Data arrival time                                                   5.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_200M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N50             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.531       4.617         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.222       4.839 f       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.496       5.335         raw_rst          
 CLMA_150_168/Y0                   td                    0.155       5.490 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       0.518       6.008         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_142_148/RSTB[0]                                                       f       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.008         Logic Levels: 1  
                                                                                   Logic: 0.377ns(27.103%), Route: 1.014ns(72.897%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N50             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     1.585       4.961         ntclkbufg_1      
 DRM_142_148/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.022       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                   6.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_18_120/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_18_120/Q3                    tco                   0.286      11.240 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      1.902      13.142         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMS_34_261/Y0                    td                    0.196      13.338 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.798      15.136         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.275 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.275         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.178 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.274         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.274         Logic Levels: 3  
                                                                                   Logic: 4.524ns(54.375%), Route: 3.796ns(45.625%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_58_128/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_58_128/Q1                    tco                   0.289      11.243 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       2.559      13.802         nt_led7          
 IOL_47_374/DO                     td                    0.139      13.941 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.941         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    3.853      17.794 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      17.833         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  17.833         Logic Levels: 2  
                                                                                   Logic: 4.281ns(62.233%), Route: 2.598ns(37.767%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.287      11.241 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       2.002      13.243         nt_led2          
 IOL_19_373/DO                     td                    0.139      13.382 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.382         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    3.853      17.235 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      17.342         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  17.342         Logic Levels: 2  
                                                                                   Logic: 4.279ns(66.985%), Route: 2.109ns(33.015%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    1.047       1.118 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_234_88/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_88/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_88/CLKB[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.935      20.833          0.898           Low Pulse Width   DRM_54_168/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_128/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_128/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           Low Pulse Width   DRM_54_148/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.469       3.367           0.898           High Pulse Width  DRM_54_148/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.469       3.367           0.898           Low Pulse Width   DRM_54_88/CLKA[0]       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_74_149/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_74_149/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_70_141/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

{clk_200M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.195       3.333           1.138           High Pulse Width  APM_106_104/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.195       3.333           1.138           Low Pulse Width   APM_106_104/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.195       3.333           1.138           High Pulse Width  APM_106_116/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_1/gopapm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.144
  Launch Clock Delay      :  2.729
  Clock Pessimism Removal :  0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.698       2.729         nt_sys_clk       
 CLMA_230_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q1                   tco                   0.223       2.952 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.256       3.208         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [7]
 CLMA_230_112/Y3                   td                    0.243       3.451 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_113/gateop_perm/Z
                                   net (fanout=1)        0.249       3.700         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70483
 CLMA_230_117/Y1                   td                    0.151       3.851 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_5/gateop_perm/Z
                                   net (fanout=16)       0.372       4.223         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70672
 CLMA_226_104/Y3                   td                    0.162       4.385 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.163       4.548         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMS_226_101/Y0                   td                    0.162       4.710 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.165       4.875         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMS_226_97/Y3                    td                    0.162       5.037 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=10)       0.388       5.425         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_92/CECO                  td                    0.141       5.566 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.566         ntR1416          
 CLMA_242_96/CECO                  td                    0.141       5.707 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.707         ntR1415          
 CLMA_242_100/CECI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.707         Logic Levels: 7  
                                                                                   Logic: 1.385ns(46.508%), Route: 1.593ns(53.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.269      22.144         nt_sys_clk       
 CLMA_242_100/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.200      22.344                          
 clock uncertainty                                      -0.050      22.294                          

 Setup time                                             -0.563      21.731                          

 Data required time                                                 21.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.731                          
 Data arrival time                                                   5.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.144
  Launch Clock Delay      :  2.729
  Clock Pessimism Removal :  0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.698       2.729         nt_sys_clk       
 CLMA_230_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q1                   tco                   0.223       2.952 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.256       3.208         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [7]
 CLMA_230_112/Y3                   td                    0.243       3.451 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_113/gateop_perm/Z
                                   net (fanout=1)        0.249       3.700         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70483
 CLMA_230_117/Y1                   td                    0.151       3.851 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_5/gateop_perm/Z
                                   net (fanout=16)       0.372       4.223         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70672
 CLMA_226_104/Y3                   td                    0.162       4.385 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.163       4.548         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMS_226_101/Y0                   td                    0.162       4.710 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.165       4.875         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMS_226_97/Y3                    td                    0.162       5.037 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=10)       0.388       5.425         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_92/CECO                  td                    0.141       5.566 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.566         ntR1416          
 CLMA_242_96/CECO                  td                    0.141       5.707 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.707         ntR1415          
 CLMA_242_100/CECI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.707         Logic Levels: 7  
                                                                                   Logic: 1.385ns(46.508%), Route: 1.593ns(53.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.269      22.144         nt_sys_clk       
 CLMA_242_100/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.200      22.344                          
 clock uncertainty                                      -0.050      22.294                          

 Setup time                                             -0.563      21.731                          

 Data required time                                                 21.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.731                          
 Data arrival time                                                   5.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_22_180/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_22_180/Q0                    tco                   0.221       3.588 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.211       4.799         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.222       5.021 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.255       6.276         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y2                    td                    0.162       6.438 r       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.246       6.684         _N7714           
                                   td                    0.368       7.052 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.052         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5580
 CLMS_18_181/COUT                  td                    0.044       7.096 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.096         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5582
                                   td                    0.044       7.140 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.140         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5584
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.140         Logic Levels: 3  
                                                                                   Logic: 1.061ns(28.121%), Route: 2.712ns(71.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_18_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/ADB0[6]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.537
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.342       2.217         nt_sys_clk       
 CLMA_246_96/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_246_96/Q1                    tco                   0.184       2.401 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.291       2.692         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index [1]
 DRM_234_88/ADB0[6]                                                        r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/ADB0[6]

 Data arrival time                                                   2.692         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.737%), Route: 0.291ns(61.263%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.506       2.537         nt_sys_clk       
 DRM_234_88/CLKB[0]                                                        r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
 clock pessimism                                        -0.156       2.381                          
 clock uncertainty                                       0.000       2.381                          

 Hold time                                               0.061       2.442                          

 Data required time                                                  2.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.442                          
 Data arrival time                                                   2.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/ADB0[7]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.537
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.342       2.217         nt_sys_clk       
 CLMA_246_96/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_246_96/Q2                    tco                   0.183       2.400 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.295       2.695         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index [2]
 DRM_234_88/ADB0[7]                                                        r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/ADB0[7]

 Data arrival time                                                   2.695         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.285%), Route: 0.295ns(61.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.506       2.537         nt_sys_clk       
 DRM_234_88/CLKB[0]                                                        r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
 clock pessimism                                        -0.156       2.381                          
 clock uncertainty                                       0.000       2.381                          

 Hold time                                               0.061       2.442                          

 Data required time                                                  2.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.442                          
 Data arrival time                                                   2.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_Controller/r_disp_h[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Controller/o_disp_h[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.382
  Launch Clock Delay      :  1.925
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.050       1.925         nt_sys_clk       
 CLMA_214_184/CLK                                                          r       u_Controller/r_disp_h[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_184/Q2                   tco                   0.183       2.108 r       u_Controller/r_disp_h[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.285       2.393         u_Controller/r_disp_h [1]
 CLMA_210_177/M3                                                           r       u_Controller/o_disp_h[1]/opit_0_inv/D

 Data arrival time                                                   2.393         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.103%), Route: 0.285ns(60.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.351       2.382         nt_sys_clk       
 CLMA_210_177/CLK                                                          r       u_Controller/o_disp_h[1]/opit_0_inv/CLK
 clock pessimism                                        -0.232       2.150                          
 clock uncertainty                                       0.000       2.150                          

 Hold time                                              -0.011       2.139                          

 Data required time                                                  2.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.139                          
 Data arrival time                                                   2.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.865         ntclkbufg_4      
 CLMS_102_173/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_102_173/Q0                   tco                   0.221       4.086 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.388       5.474         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.368       5.842 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.842         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6031
 CLMA_58_220/COUT                  td                    0.044       5.886 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.886         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6033
                                   td                    0.044       5.930 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.930         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6035
 CLMA_58_224/Y3                    td                    0.365       6.295 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.389       6.684         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_232/Y3                    td                    0.162       6.846 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.421       7.267         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_58_225/COUT                  td                    0.391       7.658 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.658         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_58_229/Y1                    td                    0.383       8.041 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.251       8.292         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_58_236/D4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.292         Logic Levels: 5  
                                                                                   Logic: 1.978ns(44.680%), Route: 2.449ns(55.320%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743      44.282         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000      44.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      45.177         ntclkbufg_4      
 CLMA_58_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.336      45.513                          
 clock uncertainty                                      -0.250      45.263                          

 Setup time                                             -0.092      45.171                          

 Data required time                                                 45.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.171                          
 Data arrival time                                                   8.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.865         ntclkbufg_4      
 CLMS_102_173/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_102_173/Q0                   tco                   0.221       4.086 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.028       5.114         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.365       5.479 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.479         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6329
 CLMA_58_204/COUT                  td                    0.044       5.523 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.523         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6331
                                   td                    0.044       5.567 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.567         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6333
 CLMA_58_208/Y3                    td                    0.387       5.954 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.281       6.235         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [7]
 CLMA_58_221/Y3                    td                    0.358       6.593 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.383       6.976         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_62_208/COUT                  td                    0.391       7.367 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.367         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_62_212/Y1                    td                    0.366       7.733 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.285       8.018         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_62_228/D4                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.018         Logic Levels: 5  
                                                                                   Logic: 2.176ns(52.396%), Route: 1.977ns(47.604%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743      44.282         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000      44.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      45.177         ntclkbufg_4      
 CLMA_62_228/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.336      45.513                          
 clock uncertainty                                      -0.250      45.263                          

 Setup time                                             -0.078      45.185                          

 Data required time                                                 45.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.185                          
 Data arrival time                                                   8.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.865         ntclkbufg_4      
 CLMS_102_173/CLK                                                          r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_102_173/Q0                   tco                   0.221       4.086 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.388       5.474         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.368       5.842 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.842         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6031
 CLMA_58_220/COUT                  td                    0.044       5.886 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.886         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6033
                                   td                    0.044       5.930 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.930         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6035
 CLMA_58_224/COUT                  td                    0.044       5.974 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.974         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6037
                                   td                    0.044       6.018 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.018         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6039
 CLMA_58_228/Y3                    td                    0.365       6.383 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.439       6.822         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [11]
 CLMA_58_236/D3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.822         Logic Levels: 3  
                                                                                   Logic: 1.130ns(38.214%), Route: 1.827ns(61.786%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743      44.282         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000      44.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      45.177         ntclkbufg_4      
 CLMA_58_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.336      45.513                          
 clock uncertainty                                      -0.250      45.263                          

 Setup time                                             -0.287      44.976                          

 Data required time                                                 44.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.976                          
 Data arrival time                                                   6.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743       2.615         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.510         ntclkbufg_4      
 CLMA_62_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMA_62_216/Q3                    tco                   0.182       3.692 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.282       3.974         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_58_225/M1                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   3.974         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.224%), Route: 0.282ns(60.776%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.865         ntclkbufg_4      
 CLMA_58_225/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.336       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.011       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                   3.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743       2.615         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.510         ntclkbufg_4      
 CLMS_66_213/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK

 CLMS_66_213/Q0                    tco                   0.182       3.692 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.285       3.977         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMS_62_217/M0                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   3.977         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.972%), Route: 0.285ns(61.028%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.865         ntclkbufg_4      
 CLMS_62_217/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.336       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.011       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                   3.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_cam_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.510
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.743       2.615         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.615 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.510         ntclkbufg_4      
 CLMS_42_205/CLK                                                           r       u_Camera_top/u_cam_data_converter/r0_cam_data[0]/opit_0_L5Q_perm/CLK

 CLMS_42_205/Q0                    tco                   0.182       3.692 r       u_Camera_top/u_cam_data_converter/r0_cam_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287       3.979         u_Camera_top/u_cam_data_converter/r0_cam_data [0]
 CLMA_46_204/M0                                                            r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/opit_0/D

 Data arrival time                                                   3.979         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.806%), Route: 0.287ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cam_pclk      
 USCM_84_114/CLK_USCM              td                    0.000       2.940 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.865         ntclkbufg_4      
 CLMA_46_204/CLK                                                           r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/opit_0/CLK
 clock pessimism                                        -0.336       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.011       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                   3.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK

 CLMS_222_161/Q0                   tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.259       3.857         u_HDMI_top/u_video_driver/cnt_h [1]
                                   td                    0.365       4.222 f       u_HDMI_top/u_video_driver/N46_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.222         u_HDMI_top/u_video_driver/N46_1.co [2]
 CLMA_226_160/COUT                 td                    0.044       4.266 r       u_HDMI_top/u_video_driver/N46_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.266         u_HDMI_top/u_video_driver/N46_1.co [4]
 CLMA_226_164/Y1                   td                    0.383       4.649 r       u_HDMI_top/u_video_driver/N46_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.072       4.721         u_HDMI_top/u_video_driver/N147 [6]
 CLMS_226_165/Y3                   td                    0.243       4.964 f       u_HDMI_top/u_video_driver/N47[6]/gateop_perm/Z
                                   net (fanout=1)        0.265       5.229         u_HDMI_top/pix_x [6]
 CLMS_226_173/COUT                 td                    0.268       5.497 r       u_HDMI_top/u_video_display/N0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.497         u_HDMI_top/u_video_display/N0.co [6]
 CLMS_226_177/Y1                   td                    0.366       5.863 f       u_HDMI_top/u_video_display/N0.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.470       6.333         u_HDMI_top/u_video_display/N0
 CLMA_230_212/Y2                   td                    0.150       6.483 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       0.659       7.142         pixel_req        
 CLMA_242_208/Y2                   td                    0.162       7.304 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[10]/gateop_perm/Z
                                   net (fanout=1)        0.188       7.492         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [10]
                                   td                    0.365       7.857 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.857         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMA_242_200/Y2                   td                    0.122       7.979 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.078       8.057         _N53             
 CLMS_242_201/M1                                                           r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   8.057         Logic Levels: 8  
                                                                                   Logic: 2.689ns(57.457%), Route: 1.991ns(42.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       9.908         ntclkbufg_3      
 CLMS_242_201/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.061       9.981                          

 Data required time                                                  9.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.981                          
 Data arrival time                                                   8.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK

 CLMS_222_161/Q0                   tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.259       3.857         u_HDMI_top/u_video_driver/cnt_h [1]
                                   td                    0.365       4.222 f       u_HDMI_top/u_video_driver/N46_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.222         u_HDMI_top/u_video_driver/N46_1.co [2]
 CLMA_226_160/COUT                 td                    0.044       4.266 r       u_HDMI_top/u_video_driver/N46_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.266         u_HDMI_top/u_video_driver/N46_1.co [4]
 CLMA_226_164/Y1                   td                    0.383       4.649 r       u_HDMI_top/u_video_driver/N46_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.072       4.721         u_HDMI_top/u_video_driver/N147 [6]
 CLMS_226_165/Y3                   td                    0.243       4.964 f       u_HDMI_top/u_video_driver/N47[6]/gateop_perm/Z
                                   net (fanout=1)        0.265       5.229         u_HDMI_top/pix_x [6]
 CLMS_226_173/COUT                 td                    0.268       5.497 r       u_HDMI_top/u_video_display/N0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.497         u_HDMI_top/u_video_display/N0.co [6]
 CLMS_226_177/Y1                   td                    0.366       5.863 f       u_HDMI_top/u_video_display/N0.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.470       6.333         u_HDMI_top/u_video_display/N0
 CLMA_230_212/Y2                   td                    0.162       6.495 r       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       0.082       6.577         pixel_req        
 CLMA_230_212/Y0                   td                    0.150       6.727 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[10]/gateop_perm/Z
                                   net (fanout=1)        0.664       7.391         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [10]
                                   td                    0.368       7.759 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.759         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMA_230_157/Y2                   td                    0.122       7.881 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.078       7.959         _N52             
 CLMA_230_156/M1                                                           r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   7.959         Logic Levels: 8  
                                                                                   Logic: 2.692ns(58.752%), Route: 1.890ns(41.248%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       9.908         ntclkbufg_3      
 CLMA_230_156/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.061       9.981                          

 Data required time                                                  9.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.981                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/CLK

 CLMS_222_161/Q0                   tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_h[2]/opit_0_A2Q21/Q0
                                   net (fanout=6)        0.259       3.857         u_HDMI_top/u_video_driver/cnt_h [1]
                                   td                    0.365       4.222 f       u_HDMI_top/u_video_driver/N46_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.222         u_HDMI_top/u_video_driver/N46_1.co [2]
 CLMA_226_160/COUT                 td                    0.044       4.266 r       u_HDMI_top/u_video_driver/N46_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.266         u_HDMI_top/u_video_driver/N46_1.co [4]
 CLMA_226_164/Y1                   td                    0.383       4.649 r       u_HDMI_top/u_video_driver/N46_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.072       4.721         u_HDMI_top/u_video_driver/N147 [6]
 CLMS_226_165/Y3                   td                    0.243       4.964 f       u_HDMI_top/u_video_driver/N47[6]/gateop_perm/Z
                                   net (fanout=1)        0.265       5.229         u_HDMI_top/pix_x [6]
 CLMS_226_173/COUT                 td                    0.268       5.497 r       u_HDMI_top/u_video_display/N0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.497         u_HDMI_top/u_video_display/N0.co [6]
 CLMS_226_177/Y1                   td                    0.366       5.863 f       u_HDMI_top/u_video_display/N0.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.470       6.333         u_HDMI_top/u_video_display/N0
 CLMA_230_212/Y2                   td                    0.150       6.483 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       1.181       7.664         pixel_req        
 DRM_234_272/CEB[0]                                                        f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                   7.664         Logic Levels: 6  
                                                                                   Logic: 2.040ns(47.586%), Route: 2.247ns(52.414%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      1.005      10.018         ntclkbufg_3      
 DRM_234_272/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.173      10.191                          
 clock uncertainty                                      -0.050      10.141                          

 Setup time                                             -0.042      10.099                          

 Data required time                                                 10.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.099                          
 Data arrival time                                                   7.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[5]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       3.174         ntclkbufg_3      
 CLMA_126_128/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23]/opit_0_inv/CLK

 CLMA_126_128/Q3                   tco                   0.178       3.352 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23]/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.482         u_Video_processing_top/u_bilinear_interpolation/frame_data_3 [23]
 CLMA_126_128/CD                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[5]/opit_0_inv/D

 Data arrival time                                                   3.482         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMA_126_128/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[5]/opit_0_inv/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADB0[4]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       3.174         ntclkbufg_3      
 CLMS_226_157/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_157/Q2                   tco                   0.183       3.357 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.164       3.521         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/rd_addr [3]
 DRM_234_148/ADB0[4]                                                       r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADB0[4]

 Data arrival time                                                   3.521         Logic Levels: 0  
                                                                                   Logic: 0.183ns(52.738%), Route: 0.164ns(47.262%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 DRM_234_148/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.061       3.254                          

 Data required time                                                  3.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.254                          
 Data arrival time                                                   3.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[4]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[4]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       3.174         ntclkbufg_3      
 CLMA_138_72/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[4]/opit_0_inv/CLK

 CLMA_138_72/Q3                    tco                   0.178       3.352 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[4]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.483         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3 [4]
 CLMA_138_72/CD                                                            f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[4]/opit_0_inv/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMA_138_72/CLK                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[4]/opit_0_inv/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_98_180/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/CLK

 CLMA_98_180/Q1                    tco                   0.224       6.960 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/Q
                                   net (fanout=7)        0.422       7.382         u_DDR3_interface_top/u_simplified_AXI/r_input_source [3]
 CLMA_110_172/Y1                   td                    0.360       7.742 f       u_DDR3_interface_top/u_simplified_AXI/N612_33/gateop_perm/Z
                                   net (fanout=43)       0.606       8.348         u_DDR3_interface_top/u_simplified_AXI/_N71494
 CLMA_122_148/C1                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.348         Logic Levels: 1  
                                                                                   Logic: 0.584ns(36.228%), Route: 1.028ns(63.772%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.408       7.304         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_122_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.176      11.213                          

 Data required time                                                 11.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.213                          
 Data arrival time                                                   8.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/I7
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_98_180/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/CLK

 CLMA_98_180/Q1                    tco                   0.224       6.960 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/Q
                                   net (fanout=7)        0.422       7.382         u_DDR3_interface_top/u_simplified_AXI/r_input_source [3]
 CLMA_110_172/Y1                   td                    0.360       7.742 f       u_DDR3_interface_top/u_simplified_AXI/N612_33/gateop_perm/Z
                                   net (fanout=43)       0.606       8.348         u_DDR3_interface_top/u_simplified_AXI/_N71494
 CLMA_122_148/B0                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/I7

 Data arrival time                                                   8.348         Logic Levels: 1  
                                                                                   Logic: 0.584ns(36.228%), Route: 1.028ns(63.772%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.408       7.304         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_122_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.167      11.222                          

 Data required time                                                 11.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.222                          
 Data arrival time                                                   8.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I7
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_98_180/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/CLK

 CLMA_98_180/Q1                    tco                   0.224       6.960 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[3]/opit_0/Q
                                   net (fanout=7)        0.422       7.382         u_DDR3_interface_top/u_simplified_AXI/r_input_source [3]
 CLMA_110_172/Y1                   td                    0.360       7.742 f       u_DDR3_interface_top/u_simplified_AXI/N612_33/gateop_perm/Z
                                   net (fanout=43)       0.606       8.348         u_DDR3_interface_top/u_simplified_AXI/_N71494
 CLMA_122_148/D0                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I7

 Data arrival time                                                   8.348         Logic Levels: 1  
                                                                                   Logic: 0.584ns(36.228%), Route: 1.028ns(63.772%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.408       7.304         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_122_148/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.167      11.222                          

 Data required time                                                 11.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.222                          
 Data arrival time                                                   8.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[203]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_50_136/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[203]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_50_136/Q0                    tco                   0.179       6.566 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[203]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       6.624         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [203]
 CLMS_50_137/A0                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.624         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_50_137/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.078       6.524                          

 Data required time                                                  6.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.524                          
 Data arrival time                                                   6.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_10_236/Q0                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.126       6.695         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq [4]
 CLMS_10_237/B1                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   6.695         Logic Levels: 0  
                                                                                   Logic: 0.182ns(59.091%), Route: 0.126ns(40.909%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_10_237/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.084       6.518                          

 Data required time                                                  6.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.518                          
 Data arrival time                                                   6.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[131]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[131]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_58_168/Q0                    tco                   0.179       6.566 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[131]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       6.624         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [131]
 CLMA_58_169/C2                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.624         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_58_169/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.194       6.408                          

 Data required time                                                  6.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.408                          
 Data arrival time                                                   6.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][5]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.583
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_202_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK

 CLMA_202_264/Y2                   tco                   0.289       3.872 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/Q
                                   net (fanout=3)        0.329       4.201         u_Ethernet_top/u_arp/des_mac [15]
 CLMA_210_256/Y1                   td                    0.355       4.556 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.325       4.881         u_Ethernet_top/u_arp/u_arp_tx/_N78899
 CLMS_202_265/Y0                   td                    0.264       5.145 f       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.257       5.402         u_Ethernet_top/u_arp/u_arp_tx/_N78927
 CLMA_202_260/Y3                   td                    0.151       5.553 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.411       5.964         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_210_244/Y1                   td                    0.162       6.126 r       u_Ethernet_top/u_arp/u_arp_tx/N899/gateop_perm/Z
                                   net (fanout=67)       0.279       6.405         u_Ethernet_top/u_arp/u_arp_tx/N899
 CLMS_202_249/CECO                 td                    0.141       6.546 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[27][5]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       6.546         ntR1401          
 CLMS_202_253/CECO                 td                    0.141       6.687 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[26][4]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       6.687         ntR1400          
 CLMS_202_257/CECO                 td                    0.141       6.828 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[23][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       6.828         ntR1399          
 CLMS_202_261/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][5]/opit_0_inv/CE

 Data arrival time                                                   6.828         Logic Levels: 7  
                                                                                   Logic: 1.644ns(50.663%), Route: 1.601ns(49.337%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       9.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      10.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      10.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      11.366         ntclkbufg_2      
 CLMS_202_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[18][5]/opit_0_inv/CLK
 clock pessimism                                         0.202      11.568                          
 clock uncertainty                                      -0.150      11.418                          

 Setup time                                             -0.563      10.855                          

 Data required time                                                 10.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.855                          
 Data arrival time                                                   6.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][4]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.583
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_202_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK

 CLMA_202_264/Y2                   tco                   0.289       3.872 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/Q
                                   net (fanout=3)        0.329       4.201         u_Ethernet_top/u_arp/des_mac [15]
 CLMA_210_256/Y1                   td                    0.355       4.556 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.325       4.881         u_Ethernet_top/u_arp/u_arp_tx/_N78899
 CLMS_202_265/Y0                   td                    0.264       5.145 f       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.257       5.402         u_Ethernet_top/u_arp/u_arp_tx/_N78927
 CLMA_202_260/Y3                   td                    0.151       5.553 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.411       5.964         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_210_244/Y1                   td                    0.162       6.126 r       u_Ethernet_top/u_arp/u_arp_tx/N899/gateop_perm/Z
                                   net (fanout=67)       0.279       6.405         u_Ethernet_top/u_arp/u_arp_tx/N899
 CLMS_202_249/CECO                 td                    0.141       6.546 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[27][5]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       6.546         ntR1401          
 CLMS_202_253/CECO                 td                    0.141       6.687 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[26][4]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       6.687         ntR1400          
 CLMS_202_257/CECO                 td                    0.141       6.828 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[23][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       6.828         ntR1399          
 CLMS_202_261/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][4]/opit_0_inv/CE

 Data arrival time                                                   6.828         Logic Levels: 7  
                                                                                   Logic: 1.644ns(50.663%), Route: 1.601ns(49.337%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       9.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      10.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      10.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      11.366         ntclkbufg_2      
 CLMS_202_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][4]/opit_0_inv/CLK
 clock pessimism                                         0.202      11.568                          
 clock uncertainty                                      -0.150      11.418                          

 Setup time                                             -0.563      10.855                          

 Data required time                                                 10.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.855                          
 Data arrival time                                                   6.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][5]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.583
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_202_264/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/CLK

 CLMA_202_264/Y2                   tco                   0.289       3.872 r       u_Ethernet_top/u_arp/u_arp_rx/src_mac[15]/opit_0_inv/Q
                                   net (fanout=3)        0.329       4.201         u_Ethernet_top/u_arp/des_mac [15]
 CLMA_210_256/Y1                   td                    0.355       4.556 r       u_Ethernet_top/u_arp/u_arp_tx/N483_16/gateop_perm/Z
                                   net (fanout=1)        0.325       4.881         u_Ethernet_top/u_arp/u_arp_tx/_N78899
 CLMS_202_265/Y0                   td                    0.264       5.145 f       u_Ethernet_top/u_arp/u_arp_tx/N483_44/gateop_perm/Z
                                   net (fanout=1)        0.257       5.402         u_Ethernet_top/u_arp/u_arp_tx/_N78927
 CLMA_202_260/Y3                   td                    0.151       5.553 f       u_Ethernet_top/u_arp/u_arp_tx/N483_48/gateop_perm/Z
                                   net (fanout=2)        0.411       5.964         u_Ethernet_top/u_arp/u_arp_tx/N483_inv
 CLMA_210_244/Y1                   td                    0.162       6.126 r       u_Ethernet_top/u_arp/u_arp_tx/N899/gateop_perm/Z
                                   net (fanout=67)       0.279       6.405         u_Ethernet_top/u_arp/u_arp_tx/N899
 CLMS_202_249/CECO                 td                    0.141       6.546 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[27][5]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       6.546         ntR1401          
 CLMS_202_253/CECO                 td                    0.141       6.687 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[26][4]/opit_0_inv/CEOUT
                                   net (fanout=1)        0.000       6.687         ntR1400          
 CLMS_202_257/CECO                 td                    0.141       6.828 r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[23][5]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       6.828         ntR1399          
 CLMS_202_261/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][5]/opit_0_inv/CE

 Data arrival time                                                   6.828         Logic Levels: 7  
                                                                                   Logic: 1.644ns(50.663%), Route: 1.601ns(49.337%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       9.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      10.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      10.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      11.366         ntclkbufg_2      
 CLMS_202_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_tx/arp_data[19][5]/opit_0_inv/CLK
 clock pessimism                                         0.202      11.568                          
 clock uncertainty                                      -0.150      11.418                          

 Setup time                                             -0.563      10.855                          

 Data required time                                                 10.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.855                          
 Data arrival time                                                   6.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[12]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       1.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       2.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       3.366         ntclkbufg_2      
 CLMA_190_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_256/Q0                   tco                   0.179       3.545 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.604         u_Ethernet_top/u_arp/u_arp_rx/r_des_ip [4]
 CLMA_190_256/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.604         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_190_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.216       3.367                          
 clock uncertainty                                       0.000       3.367                          

 Hold time                                              -0.029       3.338                          

 Data required time                                                  3.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.338                          
 Data arrival time                                                   3.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[13]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       1.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       2.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       3.366         ntclkbufg_2      
 CLMA_194_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_256/Q1                   tco                   0.180       3.546 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.605         u_Ethernet_top/u_arp/u_arp_rx/r_des_ip [5]
 CLMA_194_256/C4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.605         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_194_256/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.216       3.367                          
 clock uncertainty                                       0.000       3.367                          

 Hold time                                              -0.028       3.339                          

 Data required time                                                  3.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.339                          
 Data arrival time                                                   3.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[34]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       1.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       2.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       3.366         ntclkbufg_2      
 CLMA_210_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_269/Q0                   tco                   0.179       3.545 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.604         u_Ethernet_top/u_arp/u_arp_rx/r_src_mac [26]
 CLMA_210_269/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.604         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_210_269/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.216       3.367                          
 clock uncertainty                                       0.000       3.367                          

 Hold time                                              -0.029       3.338                          

 Data required time                                                  3.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.338                          
 Data arrival time                                                   3.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/dst_y[9]/opit_0_inv_A2Q21/CE
Path Group  : clk_200M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMS_190_161/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_161/Q3                   tco                   0.220       3.313 f       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.354       3.667         u_Video_processing_top_1/u_video_processing_controller/src_y_mapping [11]
 CLMA_194_153/COUT                 td                    0.265       3.932 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.932         u_Video_processing_top_1/u_video_processing_controller/_N6974
                                   td                    0.044       3.976 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.976         u_Video_processing_top_1/u_video_processing_controller/_N6976
 CLMA_194_157/Y2                   td                    0.202       4.178 f       u_Video_processing_top_1/u_video_processing_controller/N18_2_7/gateop_A2/Y0
                                   net (fanout=2)        0.352       4.530         u_Video_processing_top_1/u_video_processing_controller/N694 [7]
 CLMA_194_156/COUT                 td                    0.397       4.927 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.927         u_Video_processing_top_1/u_video_processing_controller/N19.co [6]
 CLMA_194_160/Y1                   td                    0.127       5.054 f       u_Video_processing_top_1/u_video_processing_controller/N19.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.403       5.457         _N3              
 CLMA_174_160/Y1                   td                    0.224       5.681 f       u_Video_processing_top_1/u_video_processing_controller/N230/gateop_perm/Z
                                   net (fanout=4)        0.290       5.971         u_Video_processing_top_1/u_video_processing_controller/N230
 CLMA_182_160/Y2                   td                    0.264       6.235 f       u_Video_processing_top_1/u_video_processing_controller/N555/gateop_perm/Z
                                   net (fanout=26)       0.438       6.673         u_Video_processing_top_1/u_video_processing_controller/N555
 CLMA_198_172/CE                                                           f       u_Video_processing_top_1/u_video_processing_controller/dst_y[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.673         Logic Levels: 6  
                                                                                   Logic: 1.743ns(48.687%), Route: 1.837ns(51.313%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       7.976         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       8.054 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.657         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       8.657 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       9.552         ntclkbufg_1      
 CLMA_198_172/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/dst_y[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188       9.740                          
 clock uncertainty                                      -0.150       9.590                          

 Setup time                                             -0.476       9.114                          

 Data required time                                                  9.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.114                          
 Data arrival time                                                   6.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/dst_y[10]/opit_0_inv_AQ_perm/CE
Path Group  : clk_200M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMS_190_161/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_161/Q3                   tco                   0.220       3.313 f       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.354       3.667         u_Video_processing_top_1/u_video_processing_controller/src_y_mapping [11]
 CLMA_194_153/COUT                 td                    0.265       3.932 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.932         u_Video_processing_top_1/u_video_processing_controller/_N6974
                                   td                    0.044       3.976 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.976         u_Video_processing_top_1/u_video_processing_controller/_N6976
 CLMA_194_157/Y2                   td                    0.202       4.178 f       u_Video_processing_top_1/u_video_processing_controller/N18_2_7/gateop_A2/Y0
                                   net (fanout=2)        0.352       4.530         u_Video_processing_top_1/u_video_processing_controller/N694 [7]
 CLMA_194_156/COUT                 td                    0.397       4.927 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.927         u_Video_processing_top_1/u_video_processing_controller/N19.co [6]
 CLMA_194_160/Y1                   td                    0.127       5.054 f       u_Video_processing_top_1/u_video_processing_controller/N19.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.403       5.457         _N3              
 CLMA_174_160/Y1                   td                    0.224       5.681 f       u_Video_processing_top_1/u_video_processing_controller/N230/gateop_perm/Z
                                   net (fanout=4)        0.290       5.971         u_Video_processing_top_1/u_video_processing_controller/N230
 CLMA_182_160/Y2                   td                    0.264       6.235 f       u_Video_processing_top_1/u_video_processing_controller/N555/gateop_perm/Z
                                   net (fanout=26)       0.438       6.673         u_Video_processing_top_1/u_video_processing_controller/N555
 CLMA_198_172/CE                                                           f       u_Video_processing_top_1/u_video_processing_controller/dst_y[10]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.673         Logic Levels: 6  
                                                                                   Logic: 1.743ns(48.687%), Route: 1.837ns(51.313%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       7.976         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       8.054 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.657         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       8.657 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       9.552         ntclkbufg_1      
 CLMA_198_172/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/dst_y[10]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.188       9.740                          
 clock uncertainty                                      -0.150       9.590                          

 Setup time                                             -0.476       9.114                          

 Data required time                                                  9.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.114                          
 Data arrival time                                                   6.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMS_190_161/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_161/Q3                   tco                   0.220       3.313 f       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.354       3.667         u_Video_processing_top_1/u_video_processing_controller/src_y_mapping [11]
 CLMA_194_153/COUT                 td                    0.265       3.932 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.932         u_Video_processing_top_1/u_video_processing_controller/_N6974
                                   td                    0.044       3.976 r       u_Video_processing_top_1/u_video_processing_controller/N18_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.976         u_Video_processing_top_1/u_video_processing_controller/_N6976
 CLMA_194_157/Y2                   td                    0.202       4.178 f       u_Video_processing_top_1/u_video_processing_controller/N18_2_7/gateop_A2/Y0
                                   net (fanout=2)        0.352       4.530         u_Video_processing_top_1/u_video_processing_controller/N694 [7]
 CLMA_194_156/COUT                 td                    0.397       4.927 r       u_Video_processing_top_1/u_video_processing_controller/N19.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.927         u_Video_processing_top_1/u_video_processing_controller/N19.co [6]
 CLMA_194_160/Y1                   td                    0.127       5.054 f       u_Video_processing_top_1/u_video_processing_controller/N19.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.403       5.457         _N3              
 CLMA_174_160/Y1                   td                    0.224       5.681 f       u_Video_processing_top_1/u_video_processing_controller/N230/gateop_perm/Z
                                   net (fanout=4)        0.290       5.971         u_Video_processing_top_1/u_video_processing_controller/N230
 CLMA_182_160/Y2                   td                    0.264       6.235 f       u_Video_processing_top_1/u_video_processing_controller/N555/gateop_perm/Z
                                   net (fanout=26)       0.423       6.658         u_Video_processing_top_1/u_video_processing_controller/N555
 CLMS_186_165/CE                                                           f       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.658         Logic Levels: 6  
                                                                                   Logic: 1.743ns(48.892%), Route: 1.822ns(51.108%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       7.976         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       8.054 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.657         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       8.657 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       9.552         ntclkbufg_1      
 CLMS_186_165/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/src_y_mapping[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188       9.740                          
 clock uncertainty                                      -0.150       9.590                          

 Setup time                                             -0.476       9.114                          

 Data required time                                                  9.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.114                          
 Data arrival time                                                   6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][21]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][23]/opit_0_A2Q21/I04
Path Group  : clk_200M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       2.886         ntclkbufg_1      
 CLMA_146_128/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][21]/opit_0_A2Q21/CLK

 CLMA_146_128/Q1                   tco                   0.180       3.066 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][21]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.059       3.125         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9] [21]
 CLMS_146_129/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][23]/opit_0_A2Q21/I04

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMS_146_129/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.028       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][25]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][27]/opit_0_A2Q21/I04
Path Group  : clk_200M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       2.886         ntclkbufg_1      
 CLMA_146_132/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][25]/opit_0_A2Q21/CLK

 CLMA_146_132/Q1                   tco                   0.180       3.066 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9][25]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.059       3.125         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[9] [25]
 CLMS_146_133/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][27]/opit_0_A2Q21/I04

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMS_146_133/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][27]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.028       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4][21]/opit_0_A2Q1/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[5][23]/opit_0_A2Q21/I04
Path Group  : clk_200M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       2.886         ntclkbufg_1      
 CLMA_154_129/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4][21]/opit_0_A2Q1/CLK

 CLMA_154_129/Q1                   tco                   0.180       3.066 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4][21]/opit_0_A2Q1/Q
                                   net (fanout=3)        0.060       3.126         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[4] [21]
 CLMA_154_128/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[5][23]/opit_0_A2Q21/I04

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMA_154_128/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[5][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.028       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.632       2.663         nt_sys_clk       
 CLMS_222_109/CLK                                                          r       u_HDMI_top/rst_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMS_222_109/Q3                   tco                   0.220       2.883 f       u_HDMI_top/rst_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.350       3.233         u_HDMI_top/rst_1ms [8]
 CLMA_222_108/Y0                   td                    0.380       3.613 f       u_HDMI_top/N39_12/gateop_perm/Z
                                   net (fanout=1)        0.253       3.866         u_HDMI_top/_N76079
 CLMA_222_104/Y2                   td                    0.150       4.016 f       u_HDMI_top/N39_16/gateop_perm/Z
                                   net (fanout=4)        0.518       4.534         nt_hdmi_rst_n    
 CLMA_222_144/RS                                                           f       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/RS

 Data arrival time                                                   4.534         Logic Levels: 2  
                                                                                   Logic: 0.750ns(40.086%), Route: 1.121ns(59.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.141      22.016         nt_sys_clk       
 CLMA_222_144/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n_temp0/opit_0_inv/CLK
 clock pessimism                                         0.264      22.280                          
 clock uncertainty                                      -0.050      22.230                          

 Recovery time                                          -0.476      21.754                          

 Data required time                                                 21.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.754                          
 Data arrival time                                                   4.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  2.507
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.476       2.507         nt_sys_clk       
 CLMS_226_109/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMS_226_109/Q0                   tco                   0.221       2.728 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=29)       1.476       4.204         nt_led4          
 CLMS_146_177/RS                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.204         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.023%), Route: 1.476ns(86.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.438      22.313         nt_sys_clk       
 CLMS_146_177/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184      22.497                          
 clock uncertainty                                      -0.050      22.447                          

 Recovery time                                          -0.476      21.971                          

 Data required time                                                 21.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.971                          
 Data arrival time                                                   4.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  2.507
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.476       2.507         nt_sys_clk       
 CLMS_226_109/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMS_226_109/Q0                   tco                   0.221       2.728 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=29)       1.476       4.204         nt_led4          
 CLMS_146_177/RS                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.204         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.023%), Route: 1.476ns(86.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.438      22.313         nt_sys_clk       
 CLMS_146_177/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184      22.497                          
 clock uncertainty                                      -0.050      22.447                          

 Recovery time                                          -0.476      21.971                          

 Data required time                                                 21.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.971                          
 Data arrival time                                                   4.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.141       2.016         nt_sys_clk       
 CLMS_222_145/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_222_145/Q1                   tco                   0.184       2.200 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=49)       0.471       2.671         u_HDMI_top/u_ms72xx_init/rst_n
 CLMS_226_105/RS                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.671         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.092%), Route: 0.471ns(71.908%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=312)      1.492       2.523         nt_sys_clk       
 CLMS_226_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.200       2.323                          
 clock uncertainty                                       0.000       2.323                          

 Removal time                                           -0.187       2.136                          

 Data required time                                                  2.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.136                          
 Data arrival time                                                   2.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_22_185/Q0                    tco                   0.182       3.347 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.217       3.564         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_18_193/RS                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.564         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.614%), Route: 0.217ns(54.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_18_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_22_185/Q0                    tco                   0.182       3.347 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.217       3.564         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_18_193/RS                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.564         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.614%), Route: 0.217ns(54.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_18_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q2                   tco                   0.223       3.600 f       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.261       3.861         u_HDMI_top/u_video_driver/cnt_end [0]
 CLMS_214_161/Y2                   td                    0.379       4.240 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.753       4.993         u_Video_processing_top_1/N25
 CLMA_230_184/RSCO                 td                    0.113       5.106 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.106         ntR1227          
 CLMA_230_192/RSCO                 td                    0.113       5.219 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.219         ntR1226          
 CLMA_230_196/RSCO                 td                    0.113       5.332 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.332         ntR1225          
 CLMA_230_200/RSCO                 td                    0.113       5.445 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.445         ntR1224          
 CLMA_230_204/RSCO                 td                    0.113       5.558 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.558         ntR1223          
 CLMA_230_208/RSCO                 td                    0.113       5.671 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.671         ntR1222          
 CLMA_230_212/RSCO                 td                    0.113       5.784 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.784         ntR1221          
 CLMA_230_216/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   5.784         Logic Levels: 8  
                                                                                   Logic: 1.393ns(57.873%), Route: 1.014ns(42.127%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       9.908         ntclkbufg_3      
 CLMA_230_216/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                           0.000      10.042                          

 Data required time                                                 10.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.042                          
 Data arrival time                                                   5.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q2                   tco                   0.223       3.600 f       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.261       3.861         u_HDMI_top/u_video_driver/cnt_end [0]
 CLMS_214_161/Y2                   td                    0.379       4.240 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.753       4.993         u_Video_processing_top_1/N25
 CLMA_230_184/RSCO                 td                    0.113       5.106 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.106         ntR1227          
 CLMA_230_192/RSCO                 td                    0.113       5.219 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.219         ntR1226          
 CLMA_230_196/RSCO                 td                    0.113       5.332 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.332         ntR1225          
 CLMA_230_200/RSCO                 td                    0.113       5.445 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.445         ntR1224          
 CLMA_230_204/RSCO                 td                    0.113       5.558 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.558         ntR1223          
 CLMA_230_208/RSCO                 td                    0.113       5.671 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.671         ntR1222          
 CLMA_230_212/RSCO                 td                    0.113       5.784 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.784         ntR1221          
 CLMA_230_216/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   5.784         Logic Levels: 8  
                                                                                   Logic: 1.393ns(57.873%), Route: 1.014ns(42.127%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       9.908         ntclkbufg_3      
 CLMA_230_216/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                           0.000      10.042                          

 Data required time                                                 10.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.042                          
 Data arrival time                                                   5.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q2                   tco                   0.223       3.600 f       u_HDMI_top/u_video_driver/cnt_end[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.261       3.861         u_HDMI_top/u_video_driver/cnt_end [0]
 CLMS_214_161/Y2                   td                    0.379       4.240 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.753       4.993         u_Video_processing_top_1/N25
 CLMA_230_184/RSCO                 td                    0.113       5.106 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.106         ntR1227          
 CLMA_230_192/RSCO                 td                    0.113       5.219 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.219         ntR1226          
 CLMA_230_196/RSCO                 td                    0.113       5.332 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.332         ntR1225          
 CLMA_230_200/RSCO                 td                    0.113       5.445 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.445         ntR1224          
 CLMA_230_204/RSCO                 td                    0.113       5.558 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.558         ntR1223          
 CLMA_230_208/RSCO                 td                    0.113       5.671 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.671         ntR1222          
 CLMA_230_212/RSCO                 td                    0.113       5.784 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.784         ntR1221          
 CLMA_230_216/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.784         Logic Levels: 8  
                                                                                   Logic: 1.393ns(57.873%), Route: 1.014ns(42.127%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       9.013 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       9.908         ntclkbufg_3      
 CLMA_230_216/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                           0.000      10.042                          

 Data required time                                                 10.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.042                          
 Data arrival time                                                   5.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       3.174         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q1                   tco                   0.184       3.358 r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.502         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMS_214_161/Y2                   td                    0.184       3.686 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.225       3.911         u_Video_processing_top_1/N25
 CLMA_230_161/RSCO                 td                    0.085       3.996 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000       3.996         ntR1207          
 CLMA_230_165/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.996         Logic Levels: 2  
                                                                                   Logic: 0.453ns(55.109%), Route: 0.369ns(44.891%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMA_230_165/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       3.174         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q1                   tco                   0.184       3.358 r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.502         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMS_214_161/Y2                   td                    0.184       3.686 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.225       3.911         u_Video_processing_top_1/N25
 CLMA_230_161/RSCO                 td                    0.085       3.996 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000       3.996         ntR1207          
 CLMA_230_165/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.996         Logic Levels: 2  
                                                                                   Logic: 0.453ns(55.109%), Route: 0.369ns(44.891%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMA_230_165/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.895       3.174         ntclkbufg_3      
 CLMS_214_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMS_214_165/Q1                   tco                   0.184       3.358 r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.502         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMS_214_161/Y2                   td                    0.184       3.686 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=110)      0.225       3.911         u_Video_processing_top_1/N25
 CLMA_230_161/RSCO                 td                    0.085       3.996 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RSOUT
                                   net (fanout=3)        0.000       3.996         ntR1207          
 CLMA_230_165/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.996         Logic Levels: 2  
                                                                                   Logic: 0.453ns(55.109%), Route: 0.369ns(44.891%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=387)      0.925       3.377         ntclkbufg_3      
 CLMA_230_165/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.707       7.664         nt_led2          
 CLMA_58_217/Y3                    td                    0.151       7.815 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=99)       1.622       9.437         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMS_130_169/RS                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.437         Logic Levels: 1  
                                                                                   Logic: 0.372ns(13.773%), Route: 2.329ns(86.227%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.408       7.304         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMS_130_169/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                          -0.476      10.913                          

 Data required time                                                 10.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.913                          
 Data arrival time                                                   9.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.707       7.664         nt_led2          
 CLMA_58_217/Y3                    td                    0.151       7.815 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=99)       1.147       8.962         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_126_149/RSCO                 td                    0.113       9.075 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.075         ntR314           
 CLMA_126_153/RSCO                 td                    0.113       9.188 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.188         ntR313           
 CLMA_126_157/RSCO                 td                    0.113       9.301 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[15]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.301         ntR312           
 CLMA_126_161/RSCO                 td                    0.113       9.414 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.414         ntR311           
 CLMA_126_165/RSCO                 td                    0.113       9.527 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.527         ntR310           
 CLMA_126_169/RSCO                 td                    0.113       9.640 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.640         ntR309           
 CLMA_126_173/RSCO                 td                    0.113       9.753 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.753         ntR308           
 CLMA_126_177/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.753         Logic Levels: 8  
                                                                                   Logic: 1.163ns(38.548%), Route: 1.854ns(61.452%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.408       7.304         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_126_177/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   9.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[16]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.707       7.664         nt_led2          
 CLMA_58_217/Y3                    td                    0.151       7.815 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=99)       1.147       8.962         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_126_149/RSCO                 td                    0.113       9.075 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.075         ntR314           
 CLMA_126_153/RSCO                 td                    0.113       9.188 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.188         ntR313           
 CLMA_126_157/RSCO                 td                    0.113       9.301 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[15]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.301         ntR312           
 CLMA_126_161/RSCO                 td                    0.113       9.414 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.414         ntR311           
 CLMA_126_165/RSCO                 td                    0.113       9.527 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[1]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.527         ntR310           
 CLMA_126_169/RSCO                 td                    0.113       9.640 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.640         ntR309           
 CLMA_126_173/RSCI                                                         f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[16]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.640         Logic Levels: 7  
                                                                                   Logic: 1.050ns(36.157%), Route: 1.854ns(63.843%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.408       7.304         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_126_173/CLK                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[16]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   9.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_185/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=557)      0.255       6.822         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_196/RSCO                  td                    0.085       6.907 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.907         ntR879           
 CLMA_34_200/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.265ns(50.962%), Route: 0.255ns(49.038%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_185/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=557)      0.255       6.822         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_196/RSCO                  td                    0.085       6.907 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.907         ntR879           
 CLMA_34_200/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.265ns(50.962%), Route: 0.255ns(49.038%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_185/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=557)      0.255       6.822         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_196/RSCO                  td                    0.085       6.907 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.907         ntR879           
 CLMA_34_200/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.265ns(50.962%), Route: 0.255ns(49.038%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_34_200/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.221       3.314 f       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.399       3.713         raw_rst          
 CLMA_150_168/Y0                   td                    0.150       3.863 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       1.171       5.034         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_178_212/RSTA[0]                                                       f       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.034         Logic Levels: 1  
                                                                                   Logic: 0.371ns(19.114%), Route: 1.570ns(80.886%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       7.976         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       8.054 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.657         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       8.657 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       9.552         ntclkbufg_1      
 DRM_178_212/CLKA[0]                                                       r       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.188       9.740                          
 clock uncertainty                                      -0.150       9.590                          

 Recovery time                                          -0.088       9.502                          

 Data required time                                                  9.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.502                          
 Data arrival time                                                   5.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_200M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.221       3.314 f       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.399       3.713         raw_rst          
 CLMA_150_168/Y0                   td                    0.150       3.863 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       1.171       5.034         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_178_212/RSTB[0]                                                       f       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.034         Logic Levels: 1  
                                                                                   Logic: 0.371ns(19.114%), Route: 1.570ns(80.886%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       7.976         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       8.054 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.657         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       8.657 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       9.552         ntclkbufg_1      
 DRM_178_212/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[2].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.188       9.740                          
 clock uncertainty                                      -0.150       9.590                          

 Recovery time                                          -0.064       9.526                          

 Data required time                                                  9.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.526                          
 Data arrival time                                                   5.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.221       3.314 f       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.399       3.713         raw_rst          
 CLMA_150_168/Y0                   td                    0.150       3.863 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       1.050       4.913         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_178_88/RSTA[0]                                                        f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.913         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.385%), Route: 1.449ns(79.615%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            6.666       6.666 r                        
 P20                                                     0.000       6.666 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.740         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       7.976         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       8.054 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.657         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       8.657 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       9.552         ntclkbufg_1      
 DRM_178_88/CLKA[0]                                                        r       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   4.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_200M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       2.886         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.182       3.068 r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.313       3.381         raw_rst          
 CLMA_150_168/Y0                   td                    0.125       3.506 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       0.329       3.835         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_142_168/RSTB[0]                                                       f       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.835         Logic Levels: 1  
                                                                                   Logic: 0.307ns(32.350%), Route: 0.642ns(67.650%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.018       2.898                          

 Data required time                                                  2.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.898                          
 Data arrival time                                                   3.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_200M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       2.886         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.182       3.068 r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.313       3.381         raw_rst          
 CLMA_150_168/Y0                   td                    0.125       3.506 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       0.329       3.835         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_142_168/RSTA[0]                                                       f       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.835         Logic Levels: 1  
                                                                                   Logic: 0.307ns(32.350%), Route: 0.642ns(67.650%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 DRM_142_168/CLKA[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_1/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.038       2.878                          

 Data required time                                                  2.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.878                          
 Data arrival time                                                   3.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_200M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N50             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.895       2.886         ntclkbufg_1      
 CLMA_170_164/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/CLK

 CLMA_170_164/Q0                   tco                   0.182       3.068 r       u_Video_processing_top_1/u_video_processing_controller/o_process_end/opit_0/Q
                                   net (fanout=2)        0.313       3.381         raw_rst          
 CLMA_150_168/Y0                   td                    0.125       3.506 f       u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12/gateop_perm/Z
                                   net (fanout=24)       0.366       3.872         u_Video_processing_top_1/data_channel[0].u_input_ram_matrix/N12
 DRM_142_148/RSTB[0]                                                       f       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.872         Logic Levels: 1  
                                                                                   Logic: 0.307ns(31.136%), Route: 0.679ns(68.864%)
----------------------------------------------------------------------------------------------------

 Clock clk_200M (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N50             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_200M         
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1780)     0.925       3.093         ntclkbufg_1      
 DRM_142_148/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_input_ram_matrix/line_0_0/U_ipml_sdpram_ram_s_d_2048x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.018       2.898                          

 Data required time                                                  2.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.898                          
 Data arrival time                                                   3.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_18_120/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_18_120/Q3                    tco                   0.220       6.956 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      1.331       8.287         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMS_34_261/Y0                    td                    0.150       8.437 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.271       9.708         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.814 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.814         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.043 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.139         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.139         Logic Levels: 3  
                                                                                   Logic: 3.705ns(57.864%), Route: 2.698ns(42.136%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_58_128/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_58_128/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       1.766       8.725         nt_led7          
 IOL_47_374/DO                     td                    0.106       8.831 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.831         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    3.238      12.069 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      12.108         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  12.108         Logic Levels: 2  
                                                                                   Logic: 3.567ns(66.400%), Route: 1.805ns(33.600%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N50             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_58_249/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_58_249/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       1.386       8.343         nt_led2          
 IOL_19_373/DO                     td                    0.106       8.449 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.449         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    3.238      11.687 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      11.794         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  11.794         Logic Levels: 2  
                                                                                   Logic: 3.565ns(70.482%), Route: 1.493ns(29.518%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    0.735       0.806 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_234_88/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_88/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_88/CLKB[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 20.115      20.833          0.718           Low Pulse Width   DRM_54_168/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_128/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_128/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           Low Pulse Width   DRM_54_148/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.649       3.367           0.718           High Pulse Width  DRM_54_148/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.649       3.367           0.718           Low Pulse Width   DRM_54_88/CLKA[0]       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_74_149/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_74_149/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_70_141/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

{clk_200M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.423       3.333           0.910           High Pulse Width  APM_106_104/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.423       3.333           0.910           Low Pulse Width   APM_106_104/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.423       3.333           0.910           High Pulse Width  APM_106_116/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_1/gopapm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                              
+--------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/place_route/video_stitching_scaling_pnr.adf       
| Output     | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/report_timing/video_stitching_scaling_rtp.adf     
|            | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/report_timing/video_stitching_scaling.rtr         
|            | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/report_timing/rtr.db                              
+--------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 978 MB
Total CPU  time to report_timing completion : 0h:0m:19s
Process Total CPU  time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:23s
