
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001692                       # Number of seconds simulated
sim_ticks                                  1691878000                       # Number of ticks simulated
final_tick                                 1691878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 358402                       # Simulator instruction rate (inst/s)
host_op_rate                                   652149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1212727461                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823068                       # Number of bytes of host memory used
host_seconds                                     1.40                       # Real time elapsed on the host
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        909808                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           30208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          131328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             161536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2524                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           17854715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           77622618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95477333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      17854715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17854715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          17854715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          77622618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95477333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2524                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 161536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  161536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1690753000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.946943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.358806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.203529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          212     24.45%     24.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          451     52.02%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          113     13.03%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      8.30%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      0.35%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.35%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.58%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.12%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          867                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     22771250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                70096250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9021.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27771.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     669870.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2615760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1427250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9773400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            110357520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            833253930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            282993000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1240420860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            734.036562                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    465705000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      56420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1167751250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3938760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2149125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9874800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            110357520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            843678945                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            273856500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1243855650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.063158                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    450292000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      56420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1183178000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.numCycles                          3383756                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      500000                       # Number of instructions committed
system.cpu.committedOps                        909808                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                899832                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   9547                       # Number of float alu accesses
system.cpu.num_func_calls                       10214                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        82900                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       899832                       # number of integer instructions
system.cpu.num_fp_insts                          9547                       # number of float instructions
system.cpu.num_int_register_reads             1782063                       # number of times the integer registers were read
system.cpu.num_int_register_writes             722202                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                14489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                7995                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               548173                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              305725                       # number of times the CC registers were written
system.cpu.num_mem_refs                        191117                       # number of memory refs
system.cpu.num_load_insts                      116946                       # Number of load instructions
system.cpu.num_store_insts                      74171                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    3383756                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            103951                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  2684      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                    706819     77.69%     77.98% # Class of executed instruction
system.cpu.op_class::IntMult                     1746      0.19%     78.18% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     78.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                    7414      0.81%     78.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                   116946     12.85%     91.85% # Class of executed instruction
system.cpu.op_class::MemWrite                   74171      8.15%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     909808                       # Class of executed instruction
system.cpu.dcache.tags.replacements              1028                       # number of replacements
system.cpu.dcache.tags.tagsinuse           788.860212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.157407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1035160500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   788.860212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.770371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.770371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          867                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            766688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           766688                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       116650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116650                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        72457                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          72457                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        189107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           189107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       189107                       # number of overall hits
system.cpu.dcache.overall_hits::total          189107                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           336                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1716                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2052                       # number of overall misses
system.cpu.dcache.overall_misses::total          2052                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     25843500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25843500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    139932500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    139932500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    165776000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165776000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    165776000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165776000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       116986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       116986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        74173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        74173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       191159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       191159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       191159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       191159                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002872                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023135                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010735                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010735                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010735                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76915.178571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76915.178571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81545.745921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81545.745921                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80787.524366                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80787.524366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80787.524366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80787.524366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu.dcache.writebacks::total               967                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1716                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2052                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     25507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    138216500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138216500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    163724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    163724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    163724000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    163724000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010735                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010735                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010735                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010735                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75915.178571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75915.178571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80545.745921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80545.745921                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79787.524366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79787.524366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79787.524366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79787.524366                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             51244                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.981980                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              639419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             51260                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.474034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           4355500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.981980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2813976                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2813976                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       639419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          639419                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        639419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           639419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       639419                       # number of overall hits
system.cpu.icache.overall_hits::total          639419                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        51260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         51260                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        51260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          51260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        51260                       # number of overall misses
system.cpu.icache.overall_misses::total         51260                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    697599000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    697599000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    697599000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    697599000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    697599000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    697599000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       690679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       690679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       690679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       690679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       690679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       690679                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.074217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074217                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.074217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.074217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074217                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13609.032384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13609.032384                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13609.032384                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13609.032384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13609.032384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13609.032384                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks        51244                       # number of writebacks
system.cpu.icache.writebacks::total             51244                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        51260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        51260                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        51260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        51260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        51260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        51260                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    646339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    646339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    646339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    646339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    646339000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    646339000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074217                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12609.032384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12609.032384                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12609.032384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12609.032384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12609.032384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12609.032384                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   889.234581                       # Cycle average of tags in use
system.l2.tags.total_refs                      102223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.179440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      226.521876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        460.417872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        202.294833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.027652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.056203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.024694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.108549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          697                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.200684                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 432471328                       # Number of tag accesses
system.l2.tags.data_accesses                432471328                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks          967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              967                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        51243                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51243                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst           50788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50788                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                 50788                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50788                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                50788                       # number of overall hits
system.l2.overall_hits::total                   50788                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1716                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              472                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             336                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 472                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2052                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2524                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                472                       # number of overall misses
system.l2.overall_misses::cpu.data               2052                       # number of overall misses
system.l2.overall_misses::total                  2524                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    135495500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     135495500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     35730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35730000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     24980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24980500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     160476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        196206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35730000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    160476000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       196206000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        51243                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51243                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        51260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          51260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             51260                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53312                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            51260                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53312                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.009208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009208                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047344                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047344                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78960.081585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78960.081585                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75699.152542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75699.152542                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74346.726190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74346.726190                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75699.152542                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78204.678363                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77736.133122                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75699.152542                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78204.678363                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77736.133122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadExReq_mshr_misses::cpu.data         1716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1716                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          472                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          336                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2524                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2524                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    118335500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    118335500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     31010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31010000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     21620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31010000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    139956000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    170966000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31010000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    139956000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    170966000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.009208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.009208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.009208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.047344                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68960.081585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68960.081585                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65699.152542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65699.152542                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64346.726190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64346.726190                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65699.152542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68204.678363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67736.133122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65699.152542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68204.678363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67736.133122                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                808                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1716                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           808                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       161536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       161536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  161536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              2524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2524                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2830000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13485750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       105584                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        52272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             51596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         51260                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       153763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                158895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6560192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       193216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6753408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            53312                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53311    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53312                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          105003000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          76890000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3078000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
