--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml FinalComputer.twx FinalComputer.ncd -o FinalComputer.twr
FinalComputer.pcf -ucf FinalComputer.ucf

Design file:              FinalComputer.ncd
Physical constraint file: FinalComputer.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock_Switch
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
Data_In       |    5.846(R)|    2.120(R)|Clock_LED_OBUF    |   0.000|
Instruction_In|    3.849(R)|    1.426(R)|Clock_LED_OBUF    |   0.000|
Run_Mode      |   10.141(R)|    1.315(R)|Clock_LED_OBUF    |   0.000|
--------------+------------+------------+------------------+--------+

Clock Clock_B8 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Clock_LED   |   10.419(R)|Clock_B8_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock Clock_Switch to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Negative    |   10.686(R)|Clock_LED_OBUF    |   0.000|
Overflow    |   11.374(R)|Clock_LED_OBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock_B8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock_B8       |   12.492|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock_Switch
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock_Switch   |   26.725|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Clock_Switch   |Clock_LED      |    7.078|
Run_Mode       |sseg<0>        |   13.236|
Run_Mode       |sseg<1>        |   13.111|
Run_Mode       |sseg<2>        |   12.802|
Run_Mode       |sseg<3>        |   13.803|
Run_Mode       |sseg<4>        |   13.377|
Run_Mode       |sseg<5>        |   13.741|
Run_Mode       |sseg<6>        |   14.355|
---------------+---------------+---------+


Analysis completed Mon May 14 02:24:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



