// Seed: 1655805830
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4
    , id_10,
    input supply1 id_5
    , id_11,
    input tri id_6,
    output wire id_7,
    output wire id_8
);
  logic id_12;
  ;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd71,
    parameter id_9 = 32'd13
) (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 _id_4,
    input tri0 id_5,
    output wand id_6,
    output supply1 id_7,
    input wire id_8,
    input supply0 _id_9,
    input tri id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    input wire id_17
);
  wire [-1 : id_4] id_19;
  and primCall (
      id_7, id_1, id_19, id_5, id_15, id_13, id_8, id_3, id_2, id_14, id_12, id_10, id_0, id_11
  );
  module_0 modCall_1 (
      id_6,
      id_11,
      id_7,
      id_3,
      id_1,
      id_3,
      id_13,
      id_6,
      id_7
  );
  wire [id_9 : -1] id_20;
  wire id_21;
endmodule
