

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe032a9748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe032a9740..

GPGPU-Sim PTX: cudaLaunch for 0x0x40506b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvmoPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvmoPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvmoPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvmoPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvmoPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmoPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvmoPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4d18 (lbm.2.sm_70.ptx:3204) @%p1 bra BB7_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (lbm.2.sm_70.ptx:3389) cvta.to.global.u64 %rd25, %rd1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4d20 (lbm.2.sm_70.ptx:3205) bra.uni BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d78 (lbm.2.sm_70.ptx:3220) add.f32 %f58, %f219, %f217;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4d70 (lbm.2.sm_70.ptx:3217) bra.uni BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (lbm.2.sm_70.ptx:3389) cvta.to.global.u64 %rd25, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvmoPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmoPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvmoPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmoPfS_'
kernel_name = _Z32performStreamCollide_kernel_nvmoPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 102764
gpu_sim_insn = 69603102
gpu_ipc =     677.3102
gpu_tot_sim_cycle = 102764
gpu_tot_sim_insn = 69603102
gpu_tot_ipc =     677.3102
gpu_tot_issued_cta = 1960
gpu_occupancy = 68.3844% 
gpu_tot_occupancy = 68.3844% 
max_total_param_size = 0
gpu_stall_dramfull = 3522319
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      16.2766
partiton_level_parallism_total  =      16.2766
partiton_level_parallism_util =      18.0972
partiton_level_parallism_util_total  =      18.0972
L2_BW  =     586.0594 GB/Sec
L2_BW_total  =     586.0594 GB/Sec
gpu_total_sim_rate=94313
############## bottleneck_stats #############
cycles: core 102764, icnt 102764, l2 102764, dram 77164
gpu_ipc	677.310
gpu_tot_issued_cta = 1960, average cycles = 52
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 581134 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 504012 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.073	80
L1D data util	0.555	80	0.640	17
L1D tag util	0.328	80	0.428	69
L2 data util	0.500	64	0.516	56
L2 tag util	0.280	64	0.331	5
n_l2_access	 1839406
icnt s2m util	0.000	0	0.000	5	flits per packet: -nan
icnt m2s util	0.000	0	0.000	5	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.695	32	0.726	22

latency_l2_hit:	705849517, num_l2_reqs:	424028
L2 hit latency:	1664
latency_dram:	-463438012, num_dram_reqs:	1238498
DRAM latency:	3093

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.750
TB slot    	0.375
L1I tag util	0.147	80	0.161	17

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.068	80	0.078	17
sp pipe util	0.051	80	0.054	61
sfu pipe util	0.003	80	0.003	17
ldst mem cycle	0.067	80	0.076	22

smem port	0.000	0

n_reg_bank	16
reg port	0.042	16	0.054	11
L1D tag util	0.328	80	0.428	69
L1D fill util	0.071	80	0.082	17
n_l1d_mshr	4096
L1D mshr util	0.078	80
n_l1d_missq	16
L1D missq util	0.229	80
L1D hit rate	0.000
L1D miss rate	0.423
L1D rsfail rate	0.577
L2 tag util	0.280	64	0.331	5
L2 fill util	0.088	64	0.095	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.411	64	0.465	4
L2 missq util	0.005	64	0.005	20
L2 hit rate	0.231
L2 miss rate	0.674
L2 rsfail rate	0.095

dram activity	0.925	32	0.938	0

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 18789280, load_transaction_bytes 18789280, icnt_m2s_bytes 0
n_gmem_load_insns 156577, n_gmem_load_accesses 587165
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.291

run 0.008, fetch 0.001, sync 0.781, control 0.000, data 0.190, struct 0.020
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13891, Miss = 13891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17602
	L1D_cache_core[1]: Access = 13730, Miss = 13730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22421
	L1D_cache_core[2]: Access = 13705, Miss = 13705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18960
	L1D_cache_core[3]: Access = 14702, Miss = 14702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18312
	L1D_cache_core[4]: Access = 14453, Miss = 14453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20596
	L1D_cache_core[5]: Access = 13708, Miss = 13708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19005
	L1D_cache_core[6]: Access = 14078, Miss = 14078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15703
	L1D_cache_core[7]: Access = 14469, Miss = 14469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18008
	L1D_cache_core[8]: Access = 14209, Miss = 14209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20631
	L1D_cache_core[9]: Access = 14025, Miss = 14025, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18086
	L1D_cache_core[10]: Access = 13546, Miss = 13546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21786
	L1D_cache_core[11]: Access = 13848, Miss = 13848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16640
	L1D_cache_core[12]: Access = 13474, Miss = 13474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23469
	L1D_cache_core[13]: Access = 15403, Miss = 15403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16991
	L1D_cache_core[14]: Access = 16123, Miss = 16123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16472
	L1D_cache_core[15]: Access = 14343, Miss = 14343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20694
	L1D_cache_core[16]: Access = 14505, Miss = 14505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19675
	L1D_cache_core[17]: Access = 16433, Miss = 16433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16903
	L1D_cache_core[18]: Access = 14292, Miss = 14292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13707
	L1D_cache_core[19]: Access = 14653, Miss = 14653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13341
	L1D_cache_core[20]: Access = 14546, Miss = 14546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17359
	L1D_cache_core[21]: Access = 15740, Miss = 15740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16436
	L1D_cache_core[22]: Access = 16182, Miss = 16182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15426
	L1D_cache_core[23]: Access = 15107, Miss = 15107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14347
	L1D_cache_core[24]: Access = 15798, Miss = 15798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13943
	L1D_cache_core[25]: Access = 14460, Miss = 14460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26121
	L1D_cache_core[26]: Access = 14695, Miss = 14695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18336
	L1D_cache_core[27]: Access = 14607, Miss = 14607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18775
	L1D_cache_core[28]: Access = 14591, Miss = 14591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15500
	L1D_cache_core[29]: Access = 14505, Miss = 14505, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18597
	L1D_cache_core[30]: Access = 14144, Miss = 14144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15130
	L1D_cache_core[31]: Access = 13707, Miss = 13707, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23172
	L1D_cache_core[32]: Access = 13773, Miss = 13773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22289
	L1D_cache_core[33]: Access = 12888, Miss = 12888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22770
	L1D_cache_core[34]: Access = 14019, Miss = 14019, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18804
	L1D_cache_core[35]: Access = 14412, Miss = 14412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17653
	L1D_cache_core[36]: Access = 14520, Miss = 14520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15360
	L1D_cache_core[37]: Access = 13776, Miss = 13776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14664
	L1D_cache_core[38]: Access = 13126, Miss = 13126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19186
	L1D_cache_core[39]: Access = 13959, Miss = 13959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23938
	L1D_cache_core[40]: Access = 14761, Miss = 14761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19006
	L1D_cache_core[41]: Access = 14326, Miss = 14326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17889
	L1D_cache_core[42]: Access = 13666, Miss = 13666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23408
	L1D_cache_core[43]: Access = 13943, Miss = 13943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18032
	L1D_cache_core[44]: Access = 14715, Miss = 14715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20930
	L1D_cache_core[45]: Access = 14657, Miss = 14657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24106
	L1D_cache_core[46]: Access = 14410, Miss = 14410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20152
	L1D_cache_core[47]: Access = 13767, Miss = 13767, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19305
	L1D_cache_core[48]: Access = 13823, Miss = 13823, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16559
	L1D_cache_core[49]: Access = 14183, Miss = 14183, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18909
	L1D_cache_core[50]: Access = 13360, Miss = 13360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22788
	L1D_cache_core[51]: Access = 13466, Miss = 13466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26955
	L1D_cache_core[52]: Access = 14355, Miss = 14355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19782
	L1D_cache_core[53]: Access = 13774, Miss = 13774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25164
	L1D_cache_core[54]: Access = 15086, Miss = 15086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14244
	L1D_cache_core[55]: Access = 14866, Miss = 14866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20543
	L1D_cache_core[56]: Access = 13451, Miss = 13451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18718
	L1D_cache_core[57]: Access = 13953, Miss = 13953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17317
	L1D_cache_core[58]: Access = 14112, Miss = 14112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18828
	L1D_cache_core[59]: Access = 13464, Miss = 13464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18672
	L1D_cache_core[60]: Access = 14050, Miss = 14050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18499
	L1D_cache_core[61]: Access = 15701, Miss = 15701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19842
	L1D_cache_core[62]: Access = 14275, Miss = 14275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16923
	L1D_cache_core[63]: Access = 14816, Miss = 14816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16436
	L1D_cache_core[64]: Access = 13826, Miss = 13826, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19997
	L1D_cache_core[65]: Access = 14031, Miss = 14031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15605
	L1D_cache_core[66]: Access = 15203, Miss = 15203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17675
	L1D_cache_core[67]: Access = 14509, Miss = 14509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24910
	L1D_cache_core[68]: Access = 13407, Miss = 13407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19900
	L1D_cache_core[69]: Access = 13141, Miss = 13141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30836
	L1D_cache_core[70]: Access = 14472, Miss = 14472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20179
	L1D_cache_core[71]: Access = 13659, Miss = 13659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23648
	L1D_cache_core[72]: Access = 14211, Miss = 14211, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18633
	L1D_cache_core[73]: Access = 14164, Miss = 14164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19043
	L1D_cache_core[74]: Access = 13426, Miss = 13426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27079
	L1D_cache_core[75]: Access = 13950, Miss = 13950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17714
	L1D_cache_core[76]: Access = 13652, Miss = 13652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25778
	L1D_cache_core[77]: Access = 13487, Miss = 13487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21706
	L1D_cache_core[78]: Access = 14072, Miss = 14072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17683
	L1D_cache_core[79]: Access = 13479, Miss = 13479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24372
	L1D_total_cache_accesses = 1139814
	L1D_total_cache_misses = 1139814
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1554573
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1508270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 552983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 586831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 552983

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1508270
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46303
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
485, 475, 504, 514, 492, 482, 496, 506, 641, 621, 640, 660, 473, 475, 489, 506, 635, 615, 621, 647, 653, 633, 654, 682, 479, 475, 503, 513, 653, 621, 654, 682, 623, 603, 621, 653, 479, 469, 489, 499, 597, 577, 609, 633, 589, 561, 561, 581, 
gpgpu_n_tot_thrd_icount = 76297600
gpgpu_n_tot_w_icount = 2384300
gpgpu_n_stall_shd_mem = 3057951
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 586812
gpgpu_n_mem_write_global = 1105882
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4695528
gpgpu_n_store_insn = 7792952
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 470160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2255892
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422636
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8417654	W0_Idle:11070474	W0_Scoreboard:9409898	W1:35610	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:298904	W24:299429	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:298223	W32:1453968
single_issue_nums: WS0:596119	WS1:579182	WS2:594670	WS3:616163	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4694496 {8:586812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26542320 {8:552905,40:552977,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23232640 {40:580816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8653872 {8:1081734,}
maxmflatency = 19077 
max_icnt2mem_latency = 12731 
maxmrqlatency = 12935 
max_icnt2sh_latency = 199 
averagemflatency = 2731 
avg_icnt2mem_latency = 1980 
avg_mrq_latency = 146 
avg_icnt2sh_latency = 3 
mrq_lat_table:48518 	38363 	19856 	29737 	72430 	182666 	251495 	263608 	136116 	38350 	1629 	280 	132 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38482 	56944 	206765 	537050 	419178 	382982 	21089 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11996 	6424 	5421 	30903 	19037 	29026 	62040 	125866 	306613 	468645 	403311 	197488 	5880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1406582 	158627 	58222 	23406 	9398 	4679 	1617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	90 	46 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        24        24        35        24        32        24        40        52        49        40        44        61        42        41        30 
dram[1]:        21        28        18        24        21        20        31        40        28        29        32        36        25        43        24        25 
dram[2]:        20        24        23        23        24        28        48        40        64        52        48        44        48        39        24        40 
dram[3]:        19        18        22        28        21        24        23        21        32        24        32        30        46        26        32        18 
dram[4]:        20        33        23        32        24        27        48        36        60        64        52        58        30        45        22        32 
dram[5]:        27        24        21        24        21        18        37        42        25        24        25        40        36        28        28        19 
dram[6]:        24        20        24        27        24        32        56        40        49        64        48        56        32        46        28        28 
dram[7]:        23        22        23        17        21        21        20        21        32        31        28        34        34        28        38        22 
dram[8]:        28        20        34        29        24        28        48        36        64        64        52        64        44        44        24        36 
dram[9]:        28        32        24        28        21        19        32        24        28        28        23        32        32        40        40        44 
dram[10]:        24        20        39        32        24        28        48        32        63        60        48        72        40        50        32        31 
dram[11]:        28        32        28        24        23        24        21        35        30        28        26        50        32        26        29        47 
dram[12]:        28        24        22        26        24        32        42        32        41        64        48        60        40        41        32        28 
dram[13]:        20        28        24        18        21        23        20        28        25        23        21        37        20        20        36        28 
dram[14]:        27        20        27        23        24        28        36        32        52        60        52        40        40        51        29        27 
dram[15]:        25        20        36        28        24        24        42        29        25        35        25        37        23        32        30        23 
dram[16]:        20        20        24        23        24        32        32        32        40        44        52        51        29        28        29        20 
dram[17]:        22        25        32        21        21        18        17        22        32        31        24        23        21        49        24        38 
dram[18]:        22        32        32        28        26        27        44        64        53        64        54        49        36        48        32        28 
dram[19]:        24        34        16        20        21        22        29        28        39        28        40        50        24        32        32        33 
dram[20]:        16        32        23        33        24        28        56        52        40        64        36        45        32        43        28        36 
dram[21]:        27        21        20        18        21        22        25        28        25        48        27        37        27        25        24        26 
dram[22]:        28        32        21        34        24        32        56        44        64        45        49        49        40        54        39        44 
dram[23]:        20        27        20        20        21        20        27        46        23        38        29        39        27        42        26        19 
dram[24]:        24        29        33        32        24        24        56        34        64        45        52        50        44        40        27        32 
dram[25]:        18        27        28        25        21        20        32        32        29        29        37        33        22        28        22        22 
dram[26]:        22        33        22        23        24        28        60        64        64        64        45        54        48        50        32        28 
dram[27]:        29        22        18        24        21        20        36        39        33        27        32        30        24        31        37        30 
dram[28]:        28        21        23        26        27        28        31        48        44        64        52        56        39        53        24        27 
dram[29]:        24        18        20        24        21        25        28        26        20        35        20        27        24        31        28        27 
dram[30]:        37        24        27        19        32        24        46        48        55        67        54        70        39        33        27        36 
dram[31]:        24        20        28        28        22        32        24        35        28        42        36        32        37        23        22        32 
maximum service time to same row:
dram[0]:     21481     19978     35488     37135     18133     20625     26134     20402     36477     36722      7015      7027     12426     12957     18496     17299 
dram[1]:     18820     17138     33643     35798     15690     20285     24234     23727     35801     37972      6878      6892     11366     12229     16420     15574 
dram[2]:     21631     21151     33461     36141     20447     18582     19919     18555     42170     44314      7015      7091     12426     12957     18485     17299 
dram[3]:     18545     17145     31090     36847     19255     19881     25294     20600     37947     42752      6878      8515     11366     12229     16420     15574 
dram[4]:     21477     19930     36869     36449     23904     19902     16019     22641     39777      6380      7015      7027     12426     12957     18485     17299 
dram[5]:     18580     18437     32763     36919     17285     20021     16801     19736     42905     43432      9302      6892     11366     12229     16420     15574 
dram[6]:     21479     21381     37846     40733     15360     19035     22611     33985      7827      6380      7015      9772     12426     12957     18485     17299 
dram[7]:     18567     17430     32687     36417     17920     20707     21127     21526     43601     47515      6878      6892     11366     12229     16420     15574 
dram[8]:     21490     22330     37657     37020     21143     17689     32482     14689     37501     46784      7015      8271     12426     12957     18485     17299 
dram[9]:     18565     17137     33286     35891     24732     19826     23591     20495     29928     50337      6878      8870     11366     12229     16420     15574 
dram[10]:     21505     20857     39340     39092     17190     17663     24250     16623     37201      6380      7015      8281     12426     12957     18485     17299 
dram[11]:     18564     18606     35795     36225     19383     18592     25872     22268     31339     48591      6878      6892     11366     12229     16420     15574 
dram[12]:     21538     21627     36971     37878     13295     18904     33939     25582     11424      6380      7015      7027     12426     12957     18485     17299 
dram[13]:     18564     17418     35546     37329     18267     20416     25081     25418     52248     50607      6878      6892     11366     12229     16420     15574 
dram[14]:     21542     22175     38143     38411     19434     18453     23556     22623     42708      6380      7015      7027     12426     12957     18485     17299 
dram[15]:     18580     17269     37192     37934     16184     18169     20341     24843     43655     46818      6878      6892     11366     12229     16420     15574 
dram[16]:     21397     21518     39376     39428     19047     21405     22958     25132     43698      6380      7015     11290     12426     12957     18485     17299 
dram[17]:     18675     17915     37116     36012     24203     17916     23493     27203     41896     46111      6878     10118     11366     12229     16420     15574 
dram[18]:     21899     20308     38204     38389     19927     16583     34755     30943     43586      6380      7015     13878     14643     12957     18694     17260 
dram[19]:     18513     17858     34917     37991     23270     18654     27350     27180     41206      6330      6878      6892     11366     12229     16301     15705 
dram[20]:     21630     20885     36311     39549     20710     16108     18405     21769     47364     33336      7015     10566     12426     12957     18694     17260 
dram[21]:     18553     16702     36976     37870     22463     18812     30146     24499     41690     41932      6878      8855     13099     12229     16301     15705 
dram[22]:     21702     20094     38693     37639     18437     19189     22543     20271     38342      6380      7015      7027     12426     12957     18694     17260 
dram[23]:     18581     16915     37126     35730     22403     19307     18373     21928     37499     40528      6878      8473     11366     12229     16301     15705 
dram[24]:     21663     20508     36922     37614     22953     18165     23069     25774     35133     46283      8335      7027     12426     12957     18694     17260 
dram[25]:     18589     16400     35705     36561     25601     18460     25751     34009     36867     36167      6878      6892     11366     12229     16301     15705 
dram[26]:     21723     20218     36198     35920     23356     19134     25794     20702     37761      6380      7015     11421     12426     12957     18694     17260 
dram[27]:     18568     16876     35613     35189     25405     20163     20605     14877     42210     45052      6878      8115     11366     12229     16301     15705 
dram[28]:     22216     20429     36883     37408     17715     16153     27604     17894     44696     33881      7015      7027     12426     12957     18694     17260 
dram[29]:     19117     16504     37247     35425     17918     19023     32205     24930     35192     33141      6878      7856     11366     12229     16301     15705 
dram[30]:     22270     19854     38946     37055     18835     20212     35820     28184     40359      8064      7015     10936     12426     12957     18882     17352 
dram[31]:     18640     18505     37108     34179     20936     19991     18088     29649     40876     47713      6878      8380     11366     12229     16289     15701 
average row accesses per activate:
dram[0]:  5.318386  5.524138  5.703704  5.994302  6.680000  6.462963  7.079646  7.008474  6.307693  6.658228  6.491979  6.537838  6.264059  5.858124  5.806378  5.273487 
dram[1]:  4.617108  4.670082  5.106173  5.061125  5.557632  5.790997  5.843866  5.829710  5.097297  5.305555  5.263658  5.158508  5.251686  5.196429  4.878151  4.780538 
dram[2]:  5.012821  5.288546  5.861357  6.121037  6.375000  6.951220  6.987288  6.965958  6.210210  6.634921  6.110276  5.780952  6.057143  5.578948  5.315126  5.179012 
dram[3]:  4.628337  4.612576  4.753456  5.307888  5.303571  5.581761  5.760714  5.484429  5.189041  5.376770  5.022676  5.200000  5.555820  4.845511  4.708835  4.642000 
dram[4]:  5.129237  5.396861  5.762431  5.834734  6.048148  6.267658  6.728034  7.314159  6.299694  6.887789  6.019802  6.487936  5.491342  6.355000  5.189796  5.333333 
dram[5]:  4.292543  4.587269  4.792771  5.247475  4.740634  5.435331  5.264407  5.906615  5.322946  5.419540  5.196721  5.099768  5.491765  4.987124  4.972399  4.683570 
dram[6]:  4.919087  4.786585  5.473118  5.232620  5.863309  5.479021  6.887029  6.618853  6.366460  6.679487  6.402116  6.777778  6.208232  5.709172  5.633554  4.561718 
dram[7]:  4.840086  4.690083  5.417755  5.092683  5.206587  5.566456  5.340000  5.442953  5.094594  5.463977  5.059361  5.351089  5.517731  5.114537  5.148889  4.837161 
dram[8]:  5.372768  5.416856  5.620879  6.002857  6.121212  6.098182  7.509091  7.060086  6.387692  6.884489  6.131646  6.552561  5.845622  6.351485  5.215606  5.757303 
dram[9]:  4.636734  4.768085  5.002409  5.430052  5.197102  5.572327  5.742160  5.624138  5.167116  5.244505  5.025000  5.690537  5.067983  5.313636  4.800412  4.795877 
dram[10]:  5.508046  5.403153  6.122449  5.958944  7.086957  6.520913  7.172414  6.890296  6.481250  6.572785  6.467915  6.547170  6.201457  6.994535  5.927570  5.825688 
dram[11]:  4.668050  5.006652  5.121287  5.317135  5.130435  6.013029  5.547039  5.956204  5.270195  5.308540  4.977629  5.504951  5.440559  5.152655  4.825000  5.076419 
dram[12]:  5.579812  5.667470  5.522911  5.944767  6.398496  6.653226  7.043668  7.178261  6.597444  6.685897  6.689560  6.937143  6.459391  6.224939  5.841014  5.642857 
dram[13]:  4.833694  4.800857  4.940334  4.862408  5.220588  5.679054  5.514084  5.646209  5.130435  5.497093  5.061503  5.619289  5.396752  5.060870  5.139689  4.810021 
dram[14]:  5.198276  5.138462  5.903409  5.862170  6.271698  6.648980  7.240000  7.285714  6.467290  6.217262  6.449736  6.425926  5.962704  5.976581  5.402543  5.104418 
dram[15]:  4.711900  4.784067  5.183168  5.439154  5.792332  5.409375  5.532203  5.511945  4.852041  5.298343  4.679325  5.415049  5.165198  5.289593  4.974194  4.737805 
dram[16]:  4.997881  4.830578  5.467915  5.569445  6.121324  6.289963  6.911765  6.774590  6.468750  6.500000  6.371728  5.837264  6.052381  5.168357  5.434042  5.031809 
dram[17]:  4.659044  4.783158  5.122500  5.305128  5.319277  5.851974  5.561644  5.560403  5.269972  4.966667  4.968610  5.184758  4.866388  5.334096  5.091503  5.043384 
dram[18]:  5.431461  4.928118  5.637362  5.151762  6.032374  6.164179  7.110169  6.627531  6.330275  6.777420  6.128463  6.963483  5.964789  6.410579  5.506465  5.500000 
dram[19]:  4.745263  5.081264  5.172932  5.259068  5.532508  5.926422  5.551021  5.678571  5.243169  5.352941  5.163934  5.387560  5.083333  5.174107  4.974249  4.917021 
dram[20]:  5.346667  5.621495  5.968023  6.051051  6.778656  6.546512  6.970339  6.911017  6.482759  6.796116  6.070000  6.471053  5.733485  6.100719  5.575824  6.235294 
dram[21]:  4.860814  4.910480  5.106436  4.887805  5.580060  5.706081  5.363935  5.574468  5.056150  5.511428  5.066514  5.344418  5.061002  5.041215  5.080963  4.906977 
dram[22]:  5.723404  5.975186  5.891667  6.250000  6.439850  6.841085  7.060345  6.966386  6.532916  6.779935  6.474667  6.719346  6.076372  6.645833  5.735294  5.965035 
dram[23]:  4.750528  4.825160  4.957346  5.053709  5.198225  5.416149  5.547619  5.863971  5.416902  5.468572  5.155814  5.323113  5.175556  5.089715  5.047722  4.770020 
dram[24]:  5.557340  6.134518  6.216763  6.248503  6.639215  6.444867  7.091304  7.082970  6.655949  6.740385  6.253886  6.754098  5.997636  6.293827  5.861751  6.120193 
dram[25]:  4.971428  5.210162  5.401555  5.509434  5.628483  5.719745  5.661972  5.883212  5.124661  5.384831  5.130841  5.348341  5.187920  5.377011  5.028322  5.231461 
dram[26]:  5.300885  5.407323  6.048295  5.879880  6.427481  6.719512  7.386364  7.110620  6.870432  7.231034  6.259640  6.525066  5.896313  5.766440  5.511930  5.278008 
dram[27]:  4.604939  4.818763  5.019048  5.517150  5.297935  6.274914  5.525252  5.564626  5.363380  5.234972  5.136574  4.991131  5.211581  5.138462  4.985075  4.907173 
dram[28]:  5.596698  5.579439  5.844875  6.243750  6.507463  6.865306  6.917012  7.056522  6.674121  6.279279  6.077694  6.312020  6.021226  6.322500  5.561135  5.811060 
dram[29]:  4.927790  4.804671  5.215000  5.300505  5.578125  5.732899  5.627986  5.744755  5.203252  5.157333  4.924612  5.113895  5.107221  5.320366  4.927966  4.747433 
dram[30]:  5.307693  5.641510  5.926136  5.976120  6.911290  6.669355  6.887029  6.811475  6.280120  6.678344  5.744681  6.420779  5.661470  5.985849  5.160569  5.541485 
dram[31]:  4.907127  4.674897  5.221945  5.545699  5.582554  5.763935  5.924188  5.563140  5.178862  5.402817  5.184397  5.033632  4.984946  5.030568  4.698189  4.822547 
average row locality = 1083247/194252 = 5.576504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1240      1232      1140      1152      1128      1152      1128      1152      1224      1232      1280      1280      1280      1280      1280      1280 
dram[1]:      1085      1076      1008       987      1008       987      1008       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[2]:      1240      1232      1152      1152      1152      1152      1152      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[3]:      1085      1078      1008      1008      1008      1008      1008      1008      1071      1078      1120      1120      1120      1120      1120      1120 
dram[4]:      1240      1232      1150      1152      1126      1152      1112      1148      1216      1224      1280      1280      1280      1280      1280      1280 
dram[5]:      1064      1078       973       995       966       977       973       973      1064      1071      1120      1120      1120      1120      1120      1120 
dram[6]:      1224      1224      1132      1117      1108      1112      1112      1112      1216      1224      1280      1280      1280      1280      1280      1280 
dram[7]:      1071      1071       994       987       970       977       973       973      1064      1071      1120      1120      1120      1120      1120      1120 
dram[8]:      1224      1232      1136      1152      1128      1129      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[9]:      1085      1078      1008      1008       998       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[10]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[11]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[12]:      1224      1224      1136      1128      1119      1128      1112      1136      1216      1224      1280      1280      1280      1280      1280      1280 
dram[13]:      1071      1071       994       987       987       984       987       973      1071      1071      1120      1120      1120      1120      1120      1120 
dram[14]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[15]:      1071      1074       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[16]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[17]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[18]:      1224      1224      1136      1116      1128      1112      1124      1112      1220      1224      1280      1280      1280      1280      1280      1280 
dram[19]:      1079      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[20]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[21]:      1085      1078      1008      1008      1008      1005       991       995      1071      1071      1120      1120      1120      1120      1120      1120 
dram[22]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[23]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[24]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[25]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[26]:      1224      1224      1136      1128      1128      1123      1128      1112      1224      1224      1280      1280      1280      1280      1280      1280 
dram[27]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[28]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[29]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
dram[30]:      1224      1224      1136      1128      1128      1128      1128      1136      1224      1224      1280      1280      1280      1280      1280      1280 
dram[31]:      1071      1071       994       987       987       987       987       994      1071      1071      1120      1120      1120      1120      1120      1120 
total dram reads = 581134
bank skew: 1280/966 = 1.33
chip skew: 19496/16854 = 1.16
number of total write accesses:
dram[0]:      2640      2750      2051      2218      1326      1425      1135      1198      1952      2063      2691      2704      2987      3020      3015      2950 
dram[1]:      2548      2627      2309      2323      1685      1822      1330      1364      1777      1832      2379      2340      2633      2610      2615      2591 
dram[2]:      2605      2721      1925      2223      1298      1376      1190      1191      1989      2045      2733      2680      3000      2969      2932      2927 
dram[3]:      2551      2591      2278      2346      1704      1722      1393      1290      1785      1796      2394      2366      2639      2631      2643      2633 
dram[4]:      2724      2759      2162      2144      1293      1264      1198      1243      1989      2013      2715      2704      2956      2955      2980      3000 
dram[5]:      2563      2508      2216      2385      1567      1649      1296      1209      1788      1769      2397      2348      2634      2619      2626      2591 
dram[6]:      2666      2655      2088      1987      1273      1132      1274      1196      1974      2037      2687      2723      3015      2974      2983      2985 
dram[7]:      2612      2606      2353      2401      1742      1795      1395      1442      1782      1803      2379      2366      2624      2598      2607      2588 
dram[8]:      2782      2685      2158      2232      1170      1352      1256      1217      2002      2016      2698      2726      2950      3008      2919      3020 
dram[9]:      2583      2497      2355      2382      1742      1740      1480      1418      1864      1842      2378      2399      2578      2620      2601      2623 
dram[10]:      2752      2774      2252      2084      1635      1436      1280      1194      2015      1975      2697      2708      2975      2972      2956      2973 
dram[11]:      2567      2567      2313      2360      1720      1907      1354      1470      1789      1859      2402      2371      2630      2624      2608      2623 
dram[12]:      2716      2666      2149      2138      1399      1325      1181      1218      1988      2041      2690      2716      2996      2977      2967      2924 
dram[13]:      2511      2550      2348      2169      1765      1592      1323      1306      1776      1781      2383      2381      2628      2641      2591      2588 
dram[14]:      2794      2611      2204      2065      1339      1186      1203      1194      2015      2044      2731      2715      2993      2992      2963      2968 
dram[15]:      2570      2631      2372      2314      1832      1693      1430      1398      1806      1835      2375      2417      2641      2645      2590      2625 
dram[16]:      2672      2615      2129      2024      1275      1384      1246      1206      1977      2064      2728      2809      2970      2983      2993      2964 
dram[17]:      2546      2610      2300      2339      1704      1825      1399      1484      1835      1879      2386      2434      2626      2615      2650      2606 
dram[18]:      2796      2613      2145      1835      1350      1294      1320      1244      2009      2042      2696      2809      2991      2944      2988      2885 
dram[19]:      2582      2538      2319      2277      1784      1732      1481      1319      1861      1844      2332      2446      2617      2581      2589      2596 
dram[20]:      2780      2776      2122      2036      1528      1322      1220      1159      2009      2068      2693      2788      2930      2951      2968      2998 
dram[21]:      2576      2509      2285      2191      1879      1519      1432      1273      1807      1869      2345      2451      2586      2625      2621      2589 
dram[22]:      2796      2780      2278      2066      1409      1572      1211      1266      2014      2053      2714      2773      2949      2999      2950      2990 
dram[23]:      2561      2555      2357      2128      1724      1691      1437      1322      1850      1864      2358      2445      2618      2600      2618      2610 
dram[24]:      2798      2774      2355      2218      1421      1330      1201      1192      1971      2092      2666      2801      2921      2970      2980      2945 
dram[25]:      2584      2577      2333      2288      1823      1763      1371      1352      1782      1837      2323      2467      2608      2634      2580      2620 
dram[26]:      2761      2668      2310      1923      1306      1333      1180      1186      2010      2070      2702      2789      2992      2970      2967      2986 
dram[27]:      2497      2594      2405      2382      1761      1923      1467      1436      1816      1834      2385      2468      2627      2627      2626      2611 
dram[28]:      2697      2712      2262      2049      1537      1278      1261      1167      2040      2035      2711      2823      2980      2964      2992      2914 
dram[29]:      2553      2590      2369      2400      1753      1718      1452      1469      1835      1877      2365      2450      2631      2624      2615      2581 
dram[30]:      2803      2748      2180      2004      1473      1256      1223      1257      2024      2040      2704      2795      2979      2969      2963      2967 
dram[31]:      2600      2595      2380      2320      1785      1731      1463      1427      1838      1860      2335      2442      2560      2592      2634      2598 
total dram writes = 1138269
bank skew: 3020/1132 = 2.67
chip skew: 36820/34165 = 1.08
average mf latency per bank:
dram[0]:       3219      3493      3103      3065      3212      3056      3023      2783      2798      2650      2680      2729      2833      3437      3009      3560
dram[1]:       2465      2175      2370      2537      2395      2705      2153      2499      1971      2377      1716      2182      1719      2081      2190      2145
dram[2]:       3326      3466      3092      2716      2852      2743      3028      2704      3042      2773      2848      3040      3106      3658      3286      3783
dram[3]:       2219      2671      2145      2437      2149      2364      2070      2322      2299      2335      2115      2354      2239      2471      2235      2830
dram[4]:       3413      2732      2870      2304      2807      2599      2831      2851      2791      2790      2890      2621      3406      2873      3597      2887
dram[5]:       2836      2359      3072      2188      3121      2428      2706      2447      2585      2251      2366      2163      2305      2234      2369      2461
dram[6]:       2956      4547      3242      4496      3465      4445      2910      3379      2700      2995      2494      3170      2607      3765      2769      4118
dram[7]:       2191      2153      2172      2301      2339      2628      2335      2495      2327      2249      2206      2069      2277      2018      2269      2131
dram[8]:       3995      2691      3741      2221      3849      2688      3115      2886      2878      2810      2943      2653      3540      2792      3932      2587
dram[9]:       2221      2413      1899      2373      2077      2493      2083      2606      2092      2668      2096      2564      2258      2562      2298      2448
dram[10]:       2455      3302      1898      2869      2179      2999      2546      3070      2581      3045      2681      2929      2911      3127      2809      3274
dram[11]:       2576      2106      2935      1760      2985      1879      2642      2056      2465      2019      2229      2066      2214      2215      2276      2320
dram[12]:       2635      3342      2715      2693      3111      2977      2798      3066      2615      2867      2453      2887      2556      3235      2586      3252
dram[13]:       1967      2825      2062      3056      2368      3108      2266      2721      2376      2239      2213      2061      2220      1975      2033      2258
dram[14]:       3366      3598      2895      3262      3161      3295      2905      2950      2858      2820      2843      2699      3364      2854      3364      3229
dram[15]:       2235      2154      2116      2136      2277      2210      2087      2486      2427      2610      2573      2363      2655      2196      2482      2175
dram[16]:       3007      3966      3058      3401      3624      3307      3060      2852      2796      2869      2610      3028      2718      3826      2735      3984
dram[17]:       2376      2373      2543      2301      2649      2640      2164      2648      1910      2779      1743      2587      1884      2635      2095      2491
dram[18]:       3526      3507      3086      3640      3256      3647      2895      3101      2906      2902      3050      2603      3621      2946      3803      3039
dram[19]:       1884      2131      1729      1882      1970      2091      1939      2218      2030      2418      1940      2357      2027      2513      2195      2329
dram[20]:       3473      2409      3257      1974      3154      2323      2823      2650      2561      2596      2350      2624      2927      2875      3402      2875
dram[21]:       2037      2472      1733      2267      1894      2328      2291      2107      2738      1966      2662      1831      2589      1922      2493      2348
dram[22]:       2511      2620      2018      2234      2370      2329      2958      2744      2994      2718      2959      2654      3139      2957      2987      2808
dram[23]:       2175      2574      1959      2701      2127      2568      2309      2500      2234      2355      2163      2211      2181      2202      2189      2289
dram[24]:       3057      2861      2417      2588      2882      2844      2903      2741      3019      2645      3049      2673      3537      3013      3282      2946
dram[25]:       1867      1826      1722      1664      1805      1825      2075      1944      2216      2200      2099      2025      2002      2113      2147      2005
dram[26]:       3018      3900      2661      3726      3167      3434      2768      2942      2538      2883      2477      2972      2824      3472      2987      3700
dram[27]:       2143      2268      2052      2387      2169      2320      2130      2437      2225      2641      2073      2484      2131      2415      2096      2296
dram[28]:       2895      3138      2515      2919      2564      3024      2657      3023      2637      2993      2467      2935      2826      3162      2971      3163
dram[29]:       1813      2157      1530      2080      1841      2112      1934      2180      2311      2255      2312      1984      2324      1961      2235      1996
dram[30]:       3548      2546      3068      2092      3042      2458      2938      2737      3004      2871      3091      2775      3643      2909      3738      2819
dram[31]:       1805      2159      1751      1723      1907      1839      2142      2048      2368      2270      2184      2193      2136      2350      2092      2390
maximum mf latency per bank:
dram[0]:       9754     12374     10607     12019      9855     11881      7628      8713      7774      7836      8312      9141      8791     11842     11791     12174
dram[1]:      10598      9940     10589     10333     10867     10278      8837      7234      5920      5807      6102      7144      7902      8139     10166      9658
dram[2]:      12384     12902     10462     11528      9466      9792      7628      7519      7753      7589      7689     10045     11859     12544     15326     12805
dram[3]:      10851     10862      8546      8988      7620      8535      5884      7490      5893      5807      7173      7267      9598      9607     10741     14827
dram[4]:      10094      9543      9624      9045      8474      8072      7628      7519      7753      7588      9625      9296      9292      9347      9211     16378
dram[5]:       9854     10054      7792      7484      6910      6493      7562      6452      5893      5955      6195      7016      6976      6953     10370     10062
dram[6]:      10693     13433     10117     13285     10674     12894     10693     12454      7841      7594      8422     10839     10229     12856     15686     13399
dram[7]:       8744      9150      9942      9959     10343     10807     10278     10447      5893      5807      7523      7683      8528      8779      8769      8987
dram[8]:      13098     10840     13359     10835     10882      8772      8805      7519      7753      7588     10267      7657     13182     10583     16790     10863
dram[9]:      10355      9688     10489      9943      7940      7913      6987      7395      5893      5807      7022      5796     10514     10310     10378      9656
dram[10]:      11194     12197     10915     12175     10858     12170      7628      7519      7753      7588      8495      8879     10636     12054     10784     17887
dram[11]:      12063     11616     12123     11233     11421     10627      7348      6256      5893      5807      6718      6092     11483     10996     11980     11197
dram[12]:      10687     11934     10174     11107      9486     10646      7628      8788      7753      9371      8905      9536     11764     12645     11751     12885
dram[13]:       9264     11396      9327      9406      9366      8142      5680      7599      5893      6750      6795      6767      8097      8780      9005      8919
dram[14]:      12033     10818     12069     10824     10150      8782      9508      7519      7753      7588      9098      7644     10748      8993     11289     10395
dram[15]:       8766      8971      8871      8846      8530      7178      6854      5985      5893      6366      6195      7327      8634     10642      8694     10500
dram[16]:      11169     12834     11386     13570     10522     11654      8220      9737      8181      8103      8486      9986     10627     12253     16578     12410
dram[17]:      10851     11160     11094     12001      8863      9273      7168      6577      6388      6597      7464      6914      9106     10010     10153     10358
dram[18]:      13746     11514     13751     10946     11734      9250      8947      7824      7798      7886     13769     11532     13929     11546     14295     11474
dram[19]:      10288     10792      9705      9708      8650      8659      6163      6322      5884      5740      8489      8653      9869     10182     11422      9846
dram[20]:      12386      9504     11829      9494     11378      8901      7893      7824      7765      7886     10617      8770     10829      8815     19077      9597
dram[21]:       7622      7944      8858      7658      7114      7137      6302      6209      5884      5740      6881      6854      9389      7638     12232      9604
dram[22]:       8496      8899      9672      9154      7916      8566      7759      7824      7765      7886      7943      8957      8160      9037     14626      8415
dram[23]:       9616     10080      8865      9494      8263      8785      7379      8155      5884      5740      7783      8045      8072      8090      9621     10164
dram[24]:      11553     10665     11704     10740     10205      9121      7759      7824      7765      7886      9123      8301     11172      9724     17771     10041
dram[25]:       8958      8307      8845      8828      7507      8003      5876      5715      5884      5740      6467      6162      7113      7571      8736      7930
dram[26]:      10920     10944      9958     10066     10271     10617      7761      7824      7765      7888      7943     10022      8630      9533     10597     16909
dram[27]:       9381      8842      9327      8642      9320      8568      5876      5715      5884      5740      5851      5807      7304      9729      9380     11292
dram[28]:      10276      8178     10564      8087     10805      8299      9154      7824      7765      7886      9211      7960      9083      8169     12258     12249
dram[29]:       8164      8554      8059      7248      7907      7973      5876      5795      5884      5778      5994      6634      6593      8882      8862      9443
dram[30]:      11412     10096     10809      9019      9954      8223      8180      8801      8824      8827      9575      8854     11218      9469     17446     15278
dram[31]:       8013      8339      7195      7290      6309      6730      6653      6928      7284      7150      7366      7419      6950     10255     10194      8013
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 179): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18105 n_act=5711 n_pre=5698 n_ref_event=0 n_req=34811 n_rd=19456 n_rd_L2_A=0 n_write=0 n_wr_bk=35967 bw_util=0.7182
n_activity=72561 dram_eff=0.7638
bk0: 1240a 50277i bk1: 1232a 47946i bk2: 1136a 56377i bk3: 1152a 54020i bk4: 1128a 59294i bk5: 1152a 57619i bk6: 1128a 62504i bk7: 1152a 63116i bk8: 1224a 58703i bk9: 1232a 57776i bk10: 1280a 52736i bk11: 1280a 49987i bk12: 1280a 47063i bk13: 1280a 44015i bk14: 1280a 43364i bk15: 1280a 44790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835559
Row_Buffer_Locality_read = 0.829153
Row_Buffer_Locality_write = 0.843709
Bank_Level_Parallism = 5.801979
Bank_Level_Parallism_Col = 4.286476
Bank_Level_Parallism_Ready = 2.157408
write_to_read_ratio_blp_rw_average = 0.562448
GrpLevelPara = 3.071378 

BW Util details:
bwutil = 0.718249 
total_CMD = 77164 
util_bw = 55423 
Wasted_Col = 16122 
Wasted_Row = 806 
Idle = 4813 

BW Util Bottlenecks: 
RCDc_limit = 16066 
RCDWRc_limit = 4038 
WTRc_limit = 12111 
RTWc_limit = 17191 
CCDLc_limit = 12881 
rwq = 0 
CCDLc_limit_alone = 10204 
WTRc_limit_alone = 10736 
RTWc_limit_alone = 15889 

Commands details: 
total_CMD = 77164 
n_nop = 18105 
Read = 19456 
Write = 0 
L2_Alloc = 0 
L2_WB = 35967 
n_act = 5711 
n_pre = 5698 
n_ref = 0 
n_req = 34811 
total_req = 55423 

Dual Bus Interface Util: 
issued_total_row = 11409 
issued_total_col = 55423 
Row_Bus_Util =  0.147854 
CoL_Bus_Util = 0.718249 
Either_Row_CoL_Bus_Util = 0.765370 
Issued_on_Two_Bus_Simul_Util = 0.100734 
issued_two_Eff = 0.131614 
queue_avg = 49.364418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.3644
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 189): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21109 n_act=6401 n_pre=6386 n_ref_event=0 n_req=33023 n_rd=17015 n_rd_L2_A=0 n_write=0 n_wr_bk=34653 bw_util=0.6696
n_activity=71422 dram_eff=0.7234
bk0: 1085a 50588i bk1: 1076a 50041i bk2: 1008a 54626i bk3: 987a 54379i bk4: 1008a 58166i bk5: 987a 59198i bk6: 1008a 61228i bk7: 994a 63040i bk8: 1071a 58998i bk9: 1071a 58529i bk10: 1120a 53644i bk11: 1120a 51897i bk12: 1120a 50741i bk13: 1120a 49009i bk14: 1120a 48105i bk15: 1120a 47075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805829
Row_Buffer_Locality_read = 0.805407
Row_Buffer_Locality_write = 0.806280
Bank_Level_Parallism = 5.624340
Bank_Level_Parallism_Col = 3.862207
Bank_Level_Parallism_Ready = 2.005477
write_to_read_ratio_blp_rw_average = 0.581606
GrpLevelPara = 2.907786 

BW Util details:
bwutil = 0.669587 
total_CMD = 77164 
util_bw = 51668 
Wasted_Col = 17618 
Wasted_Row = 1536 
Idle = 6342 

BW Util Bottlenecks: 
RCDc_limit = 16849 
RCDWRc_limit = 6572 
WTRc_limit = 9846 
RTWc_limit = 13665 
CCDLc_limit = 12121 
rwq = 0 
CCDLc_limit_alone = 10188 
WTRc_limit_alone = 8809 
RTWc_limit_alone = 12769 

Commands details: 
total_CMD = 77164 
n_nop = 21109 
Read = 17015 
Write = 0 
L2_Alloc = 0 
L2_WB = 34653 
n_act = 6401 
n_pre = 6386 
n_ref = 0 
n_req = 33023 
total_req = 51668 

Dual Bus Interface Util: 
issued_total_row = 12787 
issued_total_col = 51668 
Row_Bus_Util =  0.165712 
CoL_Bus_Util = 0.669587 
Either_Row_CoL_Bus_Util = 0.726440 
Issued_on_Two_Bus_Simul_Util = 0.108859 
issued_two_Eff = 0.149853 
queue_avg = 46.536961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.537
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 176): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18220 n_act=5894 n_pre=5878 n_ref_event=0 n_req=34760 n_rd=19464 n_rd_L2_A=0 n_write=0 n_wr_bk=35736 bw_util=0.7154
n_activity=72550 dram_eff=0.7609
bk0: 1240a 48473i bk1: 1232a 47183i bk2: 1152a 56273i bk3: 1152a 54518i bk4: 1144a 58233i bk5: 1128a 58746i bk6: 1152a 60992i bk7: 1136a 63888i bk8: 1224a 59600i bk9: 1224a 59010i bk10: 1280a 50657i bk11: 1280a 49655i bk12: 1280a 42793i bk13: 1280a 43689i bk14: 1280a 39617i bk15: 1280a 45617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830124
Row_Buffer_Locality_read = 0.821783
Row_Buffer_Locality_write = 0.840785
Bank_Level_Parallism = 5.948569
Bank_Level_Parallism_Col = 4.371059
Bank_Level_Parallism_Ready = 2.137446
write_to_read_ratio_blp_rw_average = 0.539984
GrpLevelPara = 3.097366 

BW Util details:
bwutil = 0.715360 
total_CMD = 77164 
util_bw = 55200 
Wasted_Col = 16309 
Wasted_Row = 840 
Idle = 4815 

BW Util Bottlenecks: 
RCDc_limit = 16671 
RCDWRc_limit = 4351 
WTRc_limit = 11950 
RTWc_limit = 17032 
CCDLc_limit = 12904 
rwq = 0 
CCDLc_limit_alone = 10444 
WTRc_limit_alone = 10681 
RTWc_limit_alone = 15841 

Commands details: 
total_CMD = 77164 
n_nop = 18220 
Read = 19464 
Write = 0 
L2_Alloc = 0 
L2_WB = 35736 
n_act = 5894 
n_pre = 5878 
n_ref = 0 
n_req = 34760 
total_req = 55200 

Dual Bus Interface Util: 
issued_total_row = 11772 
issued_total_col = 55200 
Row_Bus_Util =  0.152558 
CoL_Bus_Util = 0.715360 
Either_Row_CoL_Bus_Util = 0.763880 
Issued_on_Two_Bus_Simul_Util = 0.104038 
issued_two_Eff = 0.136197 
queue_avg = 49.825474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.8255
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 176): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21199 n_act=6509 n_pre=6495 n_ref_event=0 n_req=33039 n_rd=17080 n_rd_L2_A=0 n_write=0 n_wr_bk=34615 bw_util=0.6699
n_activity=70989 dram_eff=0.7282
bk0: 1085a 50119i bk1: 1078a 49521i bk2: 1008a 53653i bk3: 1008a 53799i bk4: 1008a 55800i bk5: 1008a 57258i bk6: 1008a 61844i bk7: 1008a 62121i bk8: 1071a 59201i bk9: 1078a 58483i bk10: 1120a 52363i bk11: 1120a 51904i bk12: 1120a 51660i bk13: 1120a 46497i bk14: 1120a 47746i bk15: 1120a 41663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802517
Row_Buffer_Locality_read = 0.805386
Row_Buffer_Locality_write = 0.799434
Bank_Level_Parallism = 5.872120
Bank_Level_Parallism_Col = 4.049690
Bank_Level_Parallism_Ready = 1.975065
write_to_read_ratio_blp_rw_average = 0.560533
GrpLevelPara = 2.918235 

BW Util details:
bwutil = 0.669937 
total_CMD = 77164 
util_bw = 51695 
Wasted_Col = 17607 
Wasted_Row = 1194 
Idle = 6668 

BW Util Bottlenecks: 
RCDc_limit = 16512 
RCDWRc_limit = 6719 
WTRc_limit = 11497 
RTWc_limit = 15140 
CCDLc_limit = 13105 
rwq = 0 
CCDLc_limit_alone = 10868 
WTRc_limit_alone = 10234 
RTWc_limit_alone = 14166 

Commands details: 
total_CMD = 77164 
n_nop = 21199 
Read = 17080 
Write = 0 
L2_Alloc = 0 
L2_WB = 34615 
n_act = 6509 
n_pre = 6495 
n_ref = 0 
n_req = 33039 
total_req = 51695 

Dual Bus Interface Util: 
issued_total_row = 13004 
issued_total_col = 51695 
Row_Bus_Util =  0.168524 
CoL_Bus_Util = 0.669937 
Either_Row_CoL_Bus_Util = 0.725273 
Issued_on_Two_Bus_Simul_Util = 0.113187 
issued_two_Eff = 0.156062 
queue_avg = 46.493469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.4935
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 191): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18041 n_act=5879 n_pre=5863 n_ref_event=0 n_req=34810 n_rd=19403 n_rd_L2_A=0 n_write=0 n_wr_bk=36036 bw_util=0.7185
n_activity=72193 dram_eff=0.7679
bk0: 1240a 49778i bk1: 1232a 49071i bk2: 1150a 55159i bk3: 1152a 54146i bk4: 1104a 55427i bk5: 1149a 57360i bk6: 1112a 60914i bk7: 1144a 62917i bk8: 1216a 59600i bk9: 1224a 58368i bk10: 1280a 51715i bk11: 1280a 49783i bk12: 1280a 46385i bk13: 1280a 46835i bk14: 1280a 47336i bk15: 1280a 39679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830830
Row_Buffer_Locality_read = 0.824881
Row_Buffer_Locality_write = 0.838348
Bank_Level_Parallism = 5.905642
Bank_Level_Parallism_Col = 4.330402
Bank_Level_Parallism_Ready = 2.163477
write_to_read_ratio_blp_rw_average = 0.540172
GrpLevelPara = 3.085653 

BW Util details:
bwutil = 0.718457 
total_CMD = 77164 
util_bw = 55439 
Wasted_Col = 15849 
Wasted_Row = 661 
Idle = 5215 

BW Util Bottlenecks: 
RCDc_limit = 15961 
RCDWRc_limit = 4477 
WTRc_limit = 11989 
RTWc_limit = 15028 
CCDLc_limit = 12364 
rwq = 0 
CCDLc_limit_alone = 9949 
WTRc_limit_alone = 10645 
RTWc_limit_alone = 13957 

Commands details: 
total_CMD = 77164 
n_nop = 18041 
Read = 19403 
Write = 0 
L2_Alloc = 0 
L2_WB = 36036 
n_act = 5879 
n_pre = 5863 
n_ref = 0 
n_req = 34810 
total_req = 55439 

Dual Bus Interface Util: 
issued_total_row = 11742 
issued_total_col = 55439 
Row_Bus_Util =  0.152169 
CoL_Bus_Util = 0.718457 
Either_Row_CoL_Bus_Util = 0.766199 
Issued_on_Two_Bus_Simul_Util = 0.104427 
issued_two_Eff = 0.136292 
queue_avg = 49.728359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7284
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 179): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21762 n_act=6449 n_pre=6435 n_ref_event=0 n_req=32540 n_rd=16836 n_rd_L2_A=0 n_write=0 n_wr_bk=34054 bw_util=0.6595
n_activity=71128 dram_eff=0.7155
bk0: 1064a 49266i bk1: 1078a 50088i bk2: 973a 55318i bk3: 981a 53598i bk4: 966a 56208i bk5: 973a 57864i bk6: 973a 60794i bk7: 973a 63000i bk8: 1064a 59361i bk9: 1071a 59041i bk10: 1120a 53316i bk11: 1120a 51084i bk12: 1120a 50975i bk13: 1120a 48540i bk14: 1120a 49901i bk15: 1120a 48432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801361
Row_Buffer_Locality_read = 0.803825
Row_Buffer_Locality_write = 0.798708
Bank_Level_Parallism = 5.670515
Bank_Level_Parallism_Col = 3.884868
Bank_Level_Parallism_Ready = 2.004519
write_to_read_ratio_blp_rw_average = 0.587433
GrpLevelPara = 2.873410 

BW Util details:
bwutil = 0.659504 
total_CMD = 77164 
util_bw = 50890 
Wasted_Col = 18155 
Wasted_Row = 1550 
Idle = 6569 

BW Util Bottlenecks: 
RCDc_limit = 16872 
RCDWRc_limit = 7313 
WTRc_limit = 10088 
RTWc_limit = 15216 
CCDLc_limit = 12573 
rwq = 0 
CCDLc_limit_alone = 10594 
WTRc_limit_alone = 9079 
RTWc_limit_alone = 14246 

Commands details: 
total_CMD = 77164 
n_nop = 21762 
Read = 16836 
Write = 0 
L2_Alloc = 0 
L2_WB = 34054 
n_act = 6449 
n_pre = 6435 
n_ref = 0 
n_req = 32540 
total_req = 50890 

Dual Bus Interface Util: 
issued_total_row = 12884 
issued_total_col = 50890 
Row_Bus_Util =  0.166969 
CoL_Bus_Util = 0.659504 
Either_Row_CoL_Bus_Util = 0.717977 
Issued_on_Two_Bus_Simul_Util = 0.108496 
issued_two_Eff = 0.151114 
queue_avg = 46.243221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2432
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 176): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18366 n_act=6008 n_pre=5993 n_ref_event=0 n_req=34453 n_rd=19252 n_rd_L2_A=0 n_write=0 n_wr_bk=35507 bw_util=0.7096
n_activity=72348 dram_eff=0.7569
bk0: 1224a 48495i bk1: 1224a 46102i bk2: 1132a 54243i bk3: 1112a 53042i bk4: 1104a 58537i bk5: 1112a 55395i bk6: 1112a 62810i bk7: 1112a 62116i bk8: 1216a 59379i bk9: 1224a 57552i bk10: 1280a 51542i bk11: 1280a 51291i bk12: 1280a 46737i bk13: 1280a 43965i bk14: 1280a 38626i bk15: 1280a 42333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825206
Row_Buffer_Locality_read = 0.819414
Row_Buffer_Locality_write = 0.832574
Bank_Level_Parallism = 6.055741
Bank_Level_Parallism_Col = 4.418540
Bank_Level_Parallism_Ready = 2.209829
write_to_read_ratio_blp_rw_average = 0.546637
GrpLevelPara = 3.126164 

BW Util details:
bwutil = 0.709644 
total_CMD = 77164 
util_bw = 54759 
Wasted_Col = 16738 
Wasted_Row = 640 
Idle = 5027 

BW Util Bottlenecks: 
RCDc_limit = 16836 
RCDWRc_limit = 4779 
WTRc_limit = 13471 
RTWc_limit = 17775 
CCDLc_limit = 12438 
rwq = 0 
CCDLc_limit_alone = 9949 
WTRc_limit_alone = 12068 
RTWc_limit_alone = 16689 

Commands details: 
total_CMD = 77164 
n_nop = 18366 
Read = 19252 
Write = 0 
L2_Alloc = 0 
L2_WB = 35507 
n_act = 6008 
n_pre = 5993 
n_ref = 0 
n_req = 34453 
total_req = 54759 

Dual Bus Interface Util: 
issued_total_row = 12001 
issued_total_col = 54759 
Row_Bus_Util =  0.155526 
CoL_Bus_Util = 0.709644 
Either_Row_CoL_Bus_Util = 0.761987 
Issued_on_Two_Bus_Simul_Util = 0.103183 
issued_two_Eff = 0.135413 
queue_avg = 50.095577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.0956
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 187): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20983 n_act=6367 n_pre=6352 n_ref_event=0 n_req=32986 n_rd=16867 n_rd_L2_A=0 n_write=0 n_wr_bk=34958 bw_util=0.6716
n_activity=71170 dram_eff=0.7282
bk0: 1071a 50876i bk1: 1071a 50184i bk2: 994a 54350i bk3: 987a 52857i bk4: 970a 56082i bk5: 973a 56612i bk6: 973a 61352i bk7: 973a 60358i bk8: 1064a 59190i bk9: 1071a 58670i bk10: 1120a 53089i bk11: 1120a 51141i bk12: 1120a 51231i bk13: 1120a 49935i bk14: 1120a 51336i bk15: 1120a 50106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806573
Row_Buffer_Locality_read = 0.807731
Row_Buffer_Locality_write = 0.805357
Bank_Level_Parallism = 5.656489
Bank_Level_Parallism_Col = 3.895511
Bank_Level_Parallism_Ready = 2.023271
write_to_read_ratio_blp_rw_average = 0.602354
GrpLevelPara = 2.900547 

BW Util details:
bwutil = 0.671622 
total_CMD = 77164 
util_bw = 51825 
Wasted_Col = 17642 
Wasted_Row = 1279 
Idle = 6418 

BW Util Bottlenecks: 
RCDc_limit = 16600 
RCDWRc_limit = 6869 
WTRc_limit = 10834 
RTWc_limit = 14465 
CCDLc_limit = 12999 
rwq = 0 
CCDLc_limit_alone = 10564 
WTRc_limit_alone = 9528 
RTWc_limit_alone = 13336 

Commands details: 
total_CMD = 77164 
n_nop = 20983 
Read = 16867 
Write = 0 
L2_Alloc = 0 
L2_WB = 34958 
n_act = 6367 
n_pre = 6352 
n_ref = 0 
n_req = 32986 
total_req = 51825 

Dual Bus Interface Util: 
issued_total_row = 12719 
issued_total_col = 51825 
Row_Bus_Util =  0.164831 
CoL_Bus_Util = 0.671622 
Either_Row_CoL_Bus_Util = 0.728073 
Issued_on_Two_Bus_Simul_Util = 0.108380 
issued_two_Eff = 0.148858 
queue_avg = 45.765823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.7658
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 181): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18159 n_act=5756 n_pre=5740 n_ref_event=0 n_req=34806 n_rd=19376 n_rd_L2_A=0 n_write=0 n_wr_bk=36052 bw_util=0.7183
n_activity=72267 dram_eff=0.767
bk0: 1224a 48972i bk1: 1232a 49123i bk2: 1136a 54269i bk3: 1136a 54386i bk4: 1128a 57026i bk5: 1128a 58275i bk6: 1128a 62793i bk7: 1136a 63508i bk8: 1224a 59797i bk9: 1224a 58672i bk10: 1280a 51962i bk11: 1280a 51091i bk12: 1280a 47017i bk13: 1280a 46277i bk14: 1280a 37811i bk15: 1280a 44924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834293
Row_Buffer_Locality_read = 0.829231
Row_Buffer_Locality_write = 0.840677
Bank_Level_Parallism = 5.884357
Bank_Level_Parallism_Col = 4.340708
Bank_Level_Parallism_Ready = 2.209750
write_to_read_ratio_blp_rw_average = 0.552093
GrpLevelPara = 3.081166 

BW Util details:
bwutil = 0.718314 
total_CMD = 77164 
util_bw = 55428 
Wasted_Col = 15731 
Wasted_Row = 804 
Idle = 5201 

BW Util Bottlenecks: 
RCDc_limit = 15432 
RCDWRc_limit = 4558 
WTRc_limit = 10806 
RTWc_limit = 15789 
CCDLc_limit = 12129 
rwq = 0 
CCDLc_limit_alone = 9852 
WTRc_limit_alone = 9553 
RTWc_limit_alone = 14765 

Commands details: 
total_CMD = 77164 
n_nop = 18159 
Read = 19376 
Write = 0 
L2_Alloc = 0 
L2_WB = 36052 
n_act = 5756 
n_pre = 5740 
n_ref = 0 
n_req = 34806 
total_req = 55428 

Dual Bus Interface Util: 
issued_total_row = 11496 
issued_total_col = 55428 
Row_Bus_Util =  0.148981 
CoL_Bus_Util = 0.718314 
Either_Row_CoL_Bus_Util = 0.764670 
Issued_on_Two_Bus_Simul_Util = 0.102626 
issued_two_Eff = 0.134209 
queue_avg = 49.697151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6972
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 183): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20814 n_act=6434 n_pre=6418 n_ref_event=0 n_req=33162 n_rd=16987 n_rd_L2_A=0 n_write=0 n_wr_bk=34994 bw_util=0.6736
n_activity=71002 dram_eff=0.7321
bk0: 1085a 49742i bk1: 1078a 50974i bk2: 1006a 53298i bk3: 994a 54112i bk4: 994a 54845i bk5: 987a 56320i bk6: 987a 61729i bk7: 994a 61042i bk8: 1071a 58834i bk9: 1071a 57935i bk10: 1120a 52620i bk11: 1120a 52737i bk12: 1120a 50127i bk13: 1120a 47455i bk14: 1120a 48549i bk15: 1120a 45265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805613
Row_Buffer_Locality_read = 0.803273
Row_Buffer_Locality_write = 0.808081
Bank_Level_Parallism = 5.848015
Bank_Level_Parallism_Col = 4.049201
Bank_Level_Parallism_Ready = 2.058502
write_to_read_ratio_blp_rw_average = 0.576829
GrpLevelPara = 2.956706 

BW Util details:
bwutil = 0.673643 
total_CMD = 77164 
util_bw = 51981 
Wasted_Col = 17246 
Wasted_Row = 1247 
Idle = 6690 

BW Util Bottlenecks: 
RCDc_limit = 16668 
RCDWRc_limit = 6683 
WTRc_limit = 11278 
RTWc_limit = 14428 
CCDLc_limit = 12529 
rwq = 0 
CCDLc_limit_alone = 10633 
WTRc_limit_alone = 10358 
RTWc_limit_alone = 13452 

Commands details: 
total_CMD = 77164 
n_nop = 20814 
Read = 16987 
Write = 0 
L2_Alloc = 0 
L2_WB = 34994 
n_act = 6434 
n_pre = 6418 
n_ref = 0 
n_req = 33162 
total_req = 51981 

Dual Bus Interface Util: 
issued_total_row = 12852 
issued_total_col = 51981 
Row_Bus_Util =  0.166554 
CoL_Bus_Util = 0.673643 
Either_Row_CoL_Bus_Util = 0.730263 
Issued_on_Two_Bus_Simul_Util = 0.109935 
issued_two_Eff = 0.150541 
queue_avg = 46.479214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.4792
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 180): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=17985 n_act=5567 n_pre=5553 n_ref_event=0 n_req=34987 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36514 bw_util=0.7241
n_activity=72199 dram_eff=0.7739
bk0: 1224a 50216i bk1: 1224a 49475i bk2: 1136a 54595i bk3: 1128a 56062i bk4: 1128a 57382i bk5: 1128a 57775i bk6: 1128a 63177i bk7: 1136a 60644i bk8: 1224a 58700i bk9: 1224a 58260i bk10: 1280a 51621i bk11: 1280a 50634i bk12: 1280a 48620i bk13: 1280a 46807i bk14: 1280a 47632i bk15: 1280a 39264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840478
Row_Buffer_Locality_read = 0.835072
Row_Buffer_Locality_write = 0.847202
Bank_Level_Parallism = 5.828830
Bank_Level_Parallism_Col = 4.345347
Bank_Level_Parallism_Ready = 2.208308
write_to_read_ratio_blp_rw_average = 0.552585
GrpLevelPara = 3.092755 

BW Util details:
bwutil = 0.724094 
total_CMD = 77164 
util_bw = 55874 
Wasted_Col = 15238 
Wasted_Row = 717 
Idle = 5335 

BW Util Bottlenecks: 
RCDc_limit = 14555 
RCDWRc_limit = 3960 
WTRc_limit = 10144 
RTWc_limit = 15299 
CCDLc_limit = 11874 
rwq = 0 
CCDLc_limit_alone = 9807 
WTRc_limit_alone = 9318 
RTWc_limit_alone = 14058 

Commands details: 
total_CMD = 77164 
n_nop = 17985 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36514 
n_act = 5567 
n_pre = 5553 
n_ref = 0 
n_req = 34987 
total_req = 55874 

Dual Bus Interface Util: 
issued_total_row = 11120 
issued_total_col = 55874 
Row_Bus_Util =  0.144109 
CoL_Bus_Util = 0.724094 
Either_Row_CoL_Bus_Util = 0.766925 
Issued_on_Two_Bus_Simul_Util = 0.101278 
issued_two_Eff = 0.132057 
queue_avg = 49.509449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.5094
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 205): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20992 n_act=6332 n_pre=6316 n_ref_event=0 n_req=33115 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=35050 bw_util=0.6738
n_activity=71186 dram_eff=0.7303
bk0: 1071a 49432i bk1: 1071a 50707i bk2: 994a 54575i bk3: 987a 54515i bk4: 987a 55517i bk5: 987a 57210i bk6: 987a 61616i bk7: 994a 62203i bk8: 1071a 59506i bk9: 1071a 58406i bk10: 1120a 53531i bk11: 1120a 53550i bk12: 1120a 52224i bk13: 1120a 48275i bk14: 1120a 50465i bk15: 1120a 48221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808486
Row_Buffer_Locality_read = 0.811216
Row_Buffer_Locality_write = 0.805618
Bank_Level_Parallism = 5.635077
Bank_Level_Parallism_Col = 3.861410
Bank_Level_Parallism_Ready = 1.961204
write_to_read_ratio_blp_rw_average = 0.590548
GrpLevelPara = 2.879669 

BW Util details:
bwutil = 0.673760 
total_CMD = 77164 
util_bw = 51990 
Wasted_Col = 17499 
Wasted_Row = 1093 
Idle = 6582 

BW Util Bottlenecks: 
RCDc_limit = 16174 
RCDWRc_limit = 6717 
WTRc_limit = 9551 
RTWc_limit = 14331 
CCDLc_limit = 12361 
rwq = 0 
CCDLc_limit_alone = 10550 
WTRc_limit_alone = 8672 
RTWc_limit_alone = 13399 

Commands details: 
total_CMD = 77164 
n_nop = 20992 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 35050 
n_act = 6332 
n_pre = 6316 
n_ref = 0 
n_req = 33115 
total_req = 51990 

Dual Bus Interface Util: 
issued_total_row = 12648 
issued_total_col = 51990 
Row_Bus_Util =  0.163911 
CoL_Bus_Util = 0.673760 
Either_Row_CoL_Bus_Util = 0.727956 
Issued_on_Two_Bus_Simul_Util = 0.109714 
issued_two_Eff = 0.150716 
queue_avg = 46.708233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7082
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 176): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18386 n_act=5552 n_pre=5537 n_ref_event=0 n_req=34671 n_rd=19320 n_rd_L2_A=0 n_write=0 n_wr_bk=35953 bw_util=0.7163
n_activity=72041 dram_eff=0.7672
bk0: 1224a 49905i bk1: 1224a 49745i bk2: 1136a 54016i bk3: 1128a 54533i bk4: 1112a 56925i bk5: 1128a 57182i bk6: 1112a 63818i bk7: 1136a 61222i bk8: 1216a 59487i bk9: 1224a 58777i bk10: 1280a 53609i bk11: 1280a 51194i bk12: 1280a 48449i bk13: 1280a 46155i bk14: 1280a 48036i bk15: 1280a 47371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839541
Row_Buffer_Locality_read = 0.832402
Row_Buffer_Locality_write = 0.848564
Bank_Level_Parallism = 5.692460
Bank_Level_Parallism_Col = 4.218568
Bank_Level_Parallism_Ready = 2.200604
write_to_read_ratio_blp_rw_average = 0.566150
GrpLevelPara = 3.080508 

BW Util details:
bwutil = 0.716306 
total_CMD = 77164 
util_bw = 55273 
Wasted_Col = 15797 
Wasted_Row = 745 
Idle = 5349 

BW Util Bottlenecks: 
RCDc_limit = 15133 
RCDWRc_limit = 4207 
WTRc_limit = 11501 
RTWc_limit = 14847 
CCDLc_limit = 12390 
rwq = 0 
CCDLc_limit_alone = 10213 
WTRc_limit_alone = 10378 
RTWc_limit_alone = 13793 

Commands details: 
total_CMD = 77164 
n_nop = 18386 
Read = 19320 
Write = 0 
L2_Alloc = 0 
L2_WB = 35953 
n_act = 5552 
n_pre = 5537 
n_ref = 0 
n_req = 34671 
total_req = 55273 

Dual Bus Interface Util: 
issued_total_row = 11089 
issued_total_col = 55273 
Row_Bus_Util =  0.143707 
CoL_Bus_Util = 0.716306 
Either_Row_CoL_Bus_Util = 0.761728 
Issued_on_Two_Bus_Simul_Util = 0.098284 
issued_two_Eff = 0.129028 
queue_avg = 49.615791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6158
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 175): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21604 n_act=6318 n_pre=6302 n_ref_event=0 n_req=32670 n_rd=16912 n_rd_L2_A=0 n_write=0 n_wr_bk=34197 bw_util=0.6623
n_activity=71419 dram_eff=0.7156
bk0: 1071a 50924i bk1: 1071a 50254i bk2: 994a 53774i bk3: 987a 54540i bk4: 987a 56228i bk5: 980a 58841i bk6: 987a 62581i bk7: 973a 62134i bk8: 1071a 59346i bk9: 1071a 59313i bk10: 1120a 52856i bk11: 1120a 51940i bk12: 1120a 51751i bk13: 1120a 48895i bk14: 1120a 50756i bk15: 1120a 47643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806201
Row_Buffer_Locality_read = 0.803287
Row_Buffer_Locality_write = 0.809342
Bank_Level_Parallism = 5.570096
Bank_Level_Parallism_Col = 3.825815
Bank_Level_Parallism_Ready = 1.952376
write_to_read_ratio_blp_rw_average = 0.589748
GrpLevelPara = 2.888638 

BW Util details:
bwutil = 0.662343 
total_CMD = 77164 
util_bw = 51109 
Wasted_Col = 18516 
Wasted_Row = 1370 
Idle = 6169 

BW Util Bottlenecks: 
RCDc_limit = 17114 
RCDWRc_limit = 6910 
WTRc_limit = 10370 
RTWc_limit = 16409 
CCDLc_limit = 12681 
rwq = 0 
CCDLc_limit_alone = 10539 
WTRc_limit_alone = 9285 
RTWc_limit_alone = 15352 

Commands details: 
total_CMD = 77164 
n_nop = 21604 
Read = 16912 
Write = 0 
L2_Alloc = 0 
L2_WB = 34197 
n_act = 6318 
n_pre = 6302 
n_ref = 0 
n_req = 32670 
total_req = 51109 

Dual Bus Interface Util: 
issued_total_row = 12620 
issued_total_col = 51109 
Row_Bus_Util =  0.163548 
CoL_Bus_Util = 0.662343 
Either_Row_CoL_Bus_Util = 0.720025 
Issued_on_Two_Bus_Simul_Util = 0.105865 
issued_two_Eff = 0.147030 
queue_avg = 46.916321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.9163
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 184): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18184 n_act=5808 n_pre=5794 n_ref_event=0 n_req=34677 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=35869 bw_util=0.7157
n_activity=72452 dram_eff=0.7623
bk0: 1224a 49599i bk1: 1224a 48852i bk2: 1136a 55621i bk3: 1128a 55117i bk4: 1128a 58555i bk5: 1128a 58235i bk6: 1128a 62962i bk7: 1136a 61468i bk8: 1224a 59330i bk9: 1224a 57726i bk10: 1280a 50979i bk11: 1280a 49796i bk12: 1280a 44004i bk13: 1280a 45693i bk14: 1280a 43620i bk15: 1280a 46704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832144
Row_Buffer_Locality_read = 0.827118
Row_Buffer_Locality_write = 0.838524
Bank_Level_Parallism = 5.829022
Bank_Level_Parallism_Col = 4.268280
Bank_Level_Parallism_Ready = 2.192997
write_to_read_ratio_blp_rw_average = 0.555720
GrpLevelPara = 3.056094 

BW Util details:
bwutil = 0.715735 
total_CMD = 77164 
util_bw = 55229 
Wasted_Col = 16234 
Wasted_Row = 757 
Idle = 4944 

BW Util Bottlenecks: 
RCDc_limit = 16405 
RCDWRc_limit = 4285 
WTRc_limit = 11538 
RTWc_limit = 15378 
CCDLc_limit = 12748 
rwq = 0 
CCDLc_limit_alone = 10289 
WTRc_limit_alone = 10156 
RTWc_limit_alone = 14301 

Commands details: 
total_CMD = 77164 
n_nop = 18184 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 35869 
n_act = 5808 
n_pre = 5794 
n_ref = 0 
n_req = 34677 
total_req = 55229 

Dual Bus Interface Util: 
issued_total_row = 11602 
issued_total_col = 55229 
Row_Bus_Util =  0.150355 
CoL_Bus_Util = 0.715735 
Either_Row_CoL_Bus_Util = 0.764346 
Issued_on_Two_Bus_Simul_Util = 0.101744 
issued_two_Eff = 0.133113 
queue_avg = 49.731766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7318
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 196): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20817 n_act=6450 n_pre=6435 n_ref_event=0 n_req=33130 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=35053 bw_util=0.6738
n_activity=71616 dram_eff=0.726
bk0: 1071a 50911i bk1: 1071a 48900i bk2: 994a 54262i bk3: 987a 55519i bk4: 987a 57777i bk5: 987a 57431i bk6: 987a 61874i bk7: 994a 60891i bk8: 1071a 58341i bk9: 1071a 58648i bk10: 1120a 52539i bk11: 1120a 51304i bk12: 1120a 50672i bk13: 1120a 45663i bk14: 1120a 50229i bk15: 1120a 45054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804934
Row_Buffer_Locality_read = 0.806966
Row_Buffer_Locality_write = 0.802801
Bank_Level_Parallism = 5.729047
Bank_Level_Parallism_Col = 3.934343
Bank_Level_Parallism_Ready = 1.967553
write_to_read_ratio_blp_rw_average = 0.584792
GrpLevelPara = 2.911053 

BW Util details:
bwutil = 0.673799 
total_CMD = 77164 
util_bw = 51993 
Wasted_Col = 17988 
Wasted_Row = 1179 
Idle = 6004 

BW Util Bottlenecks: 
RCDc_limit = 16650 
RCDWRc_limit = 6901 
WTRc_limit = 10528 
RTWc_limit = 15348 
CCDLc_limit = 13147 
rwq = 0 
CCDLc_limit_alone = 10857 
WTRc_limit_alone = 9301 
RTWc_limit_alone = 14285 

Commands details: 
total_CMD = 77164 
n_nop = 20817 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 35053 
n_act = 6450 
n_pre = 6435 
n_ref = 0 
n_req = 33130 
total_req = 51993 

Dual Bus Interface Util: 
issued_total_row = 12885 
issued_total_col = 51993 
Row_Bus_Util =  0.166982 
CoL_Bus_Util = 0.673799 
Either_Row_CoL_Bus_Util = 0.730224 
Issued_on_Two_Bus_Simul_Util = 0.110557 
issued_two_Eff = 0.151401 
queue_avg = 47.177986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.178
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 197): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=17999 n_act=6045 n_pre=6030 n_ref_event=0 n_req=34715 n_rd=19356 n_rd_L2_A=0 n_write=0 n_wr_bk=35911 bw_util=0.7162
n_activity=72320 dram_eff=0.7642
bk0: 1224a 49097i bk1: 1224a 46422i bk2: 1136a 54939i bk3: 1128a 53167i bk4: 1128a 58361i bk5: 1128a 55369i bk6: 1124a 61436i bk7: 1136a 60556i bk8: 1224a 60021i bk9: 1224a 58450i bk10: 1280a 50953i bk11: 1280a 49053i bk12: 1280a 44961i bk13: 1280a 43680i bk14: 1280a 38977i bk15: 1280a 44484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825486
Row_Buffer_Locality_read = 0.815726
Row_Buffer_Locality_write = 0.837831
Bank_Level_Parallism = 6.092506
Bank_Level_Parallism_Col = 4.439035
Bank_Level_Parallism_Ready = 2.175910
write_to_read_ratio_blp_rw_average = 0.548219
GrpLevelPara = 3.111496 

BW Util details:
bwutil = 0.716228 
total_CMD = 77164 
util_bw = 55267 
Wasted_Col = 16325 
Wasted_Row = 522 
Idle = 5050 

BW Util Bottlenecks: 
RCDc_limit = 17498 
RCDWRc_limit = 4295 
WTRc_limit = 13134 
RTWc_limit = 18049 
CCDLc_limit = 12795 
rwq = 0 
CCDLc_limit_alone = 10125 
WTRc_limit_alone = 11794 
RTWc_limit_alone = 16719 

Commands details: 
total_CMD = 77164 
n_nop = 17999 
Read = 19356 
Write = 0 
L2_Alloc = 0 
L2_WB = 35911 
n_act = 6045 
n_pre = 6030 
n_ref = 0 
n_req = 34715 
total_req = 55267 

Dual Bus Interface Util: 
issued_total_row = 12075 
issued_total_col = 55267 
Row_Bus_Util =  0.156485 
CoL_Bus_Util = 0.716228 
Either_Row_CoL_Bus_Util = 0.766744 
Issued_on_Two_Bus_Simul_Util = 0.105969 
issued_two_Eff = 0.138207 
queue_avg = 49.161255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1613
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 186): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20887 n_act=6439 n_pre=6423 n_ref_event=0 n_req=33156 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=35090 bw_util=0.6743
n_activity=70885 dram_eff=0.734
bk0: 1071a 50524i bk1: 1071a 49600i bk2: 994a 54826i bk3: 987a 54875i bk4: 987a 56819i bk5: 987a 58324i bk6: 987a 61639i bk7: 994a 61259i bk8: 1071a 58978i bk9: 1071a 56256i bk10: 1120a 52825i bk11: 1120a 51169i bk12: 1120a 48688i bk13: 1120a 45767i bk14: 1120a 50709i bk15: 1120a 45453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805391
Row_Buffer_Locality_read = 0.804545
Row_Buffer_Locality_write = 0.806278
Bank_Level_Parallism = 5.831152
Bank_Level_Parallism_Col = 4.003965
Bank_Level_Parallism_Ready = 2.053258
write_to_read_ratio_blp_rw_average = 0.589287
GrpLevelPara = 2.939215 

BW Util details:
bwutil = 0.674278 
total_CMD = 77164 
util_bw = 52030 
Wasted_Col = 17219 
Wasted_Row = 1063 
Idle = 6852 

BW Util Bottlenecks: 
RCDc_limit = 16537 
RCDWRc_limit = 6420 
WTRc_limit = 9899 
RTWc_limit = 14297 
CCDLc_limit = 12335 
rwq = 0 
CCDLc_limit_alone = 10276 
WTRc_limit_alone = 8814 
RTWc_limit_alone = 13323 

Commands details: 
total_CMD = 77164 
n_nop = 20887 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 35090 
n_act = 6439 
n_pre = 6423 
n_ref = 0 
n_req = 33156 
total_req = 52030 

Dual Bus Interface Util: 
issued_total_row = 12862 
issued_total_col = 52030 
Row_Bus_Util =  0.166684 
CoL_Bus_Util = 0.674278 
Either_Row_CoL_Bus_Util = 0.729317 
Issued_on_Two_Bus_Simul_Util = 0.111645 
issued_two_Eff = 0.153082 
queue_avg = 45.892658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8927
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 191): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18313 n_act=5810 n_pre=5797 n_ref_event=0 n_req=34635 n_rd=19292 n_rd_L2_A=0 n_write=0 n_wr_bk=35817 bw_util=0.7142
n_activity=72276 dram_eff=0.7625
bk0: 1224a 49686i bk1: 1224a 48480i bk2: 1136a 54663i bk3: 1112a 54601i bk4: 1124a 58898i bk5: 1112a 57552i bk6: 1124a 62979i bk7: 1112a 61658i bk8: 1220a 59223i bk9: 1224a 57312i bk10: 1280a 51306i bk11: 1280a 50409i bk12: 1280a 47163i bk13: 1280a 47116i bk14: 1280a 44408i bk15: 1280a 45029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831882
Row_Buffer_Locality_read = 0.826267
Row_Buffer_Locality_write = 0.838971
Bank_Level_Parallism = 5.812458
Bank_Level_Parallism_Col = 4.233661
Bank_Level_Parallism_Ready = 2.193907
write_to_read_ratio_blp_rw_average = 0.554702
GrpLevelPara = 3.071224 

BW Util details:
bwutil = 0.714180 
total_CMD = 77164 
util_bw = 55109 
Wasted_Col = 16238 
Wasted_Row = 690 
Idle = 5127 

BW Util Bottlenecks: 
RCDc_limit = 16329 
RCDWRc_limit = 4328 
WTRc_limit = 11648 
RTWc_limit = 15281 
CCDLc_limit = 12253 
rwq = 0 
CCDLc_limit_alone = 9851 
WTRc_limit_alone = 10324 
RTWc_limit_alone = 14203 

Commands details: 
total_CMD = 77164 
n_nop = 18313 
Read = 19292 
Write = 0 
L2_Alloc = 0 
L2_WB = 35817 
n_act = 5810 
n_pre = 5797 
n_ref = 0 
n_req = 34635 
total_req = 55109 

Dual Bus Interface Util: 
issued_total_row = 11607 
issued_total_col = 55109 
Row_Bus_Util =  0.150420 
CoL_Bus_Util = 0.714180 
Either_Row_CoL_Bus_Util = 0.762674 
Issued_on_Two_Bus_Simul_Util = 0.101926 
issued_two_Eff = 0.133643 
queue_avg = 49.910336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.9103
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 180): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21247 n_act=6306 n_pre=6291 n_ref_event=0 n_req=32994 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=34764 bw_util=0.6701
n_activity=71180 dram_eff=0.7264
bk0: 1071a 50485i bk1: 1071a 52496i bk2: 994a 55204i bk3: 987a 55452i bk4: 987a 57633i bk5: 987a 58241i bk6: 987a 60648i bk7: 994a 61944i bk8: 1071a 58646i bk9: 1071a 58777i bk10: 1120a 52505i bk11: 1120a 52072i bk12: 1120a 48290i bk13: 1120a 50485i bk14: 1120a 45516i bk15: 1120a 48638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808484
Row_Buffer_Locality_read = 0.809279
Row_Buffer_Locality_write = 0.807642
Bank_Level_Parallism = 5.668469
Bank_Level_Parallism_Col = 3.926570
Bank_Level_Parallism_Ready = 2.034930
write_to_read_ratio_blp_rw_average = 0.597123
GrpLevelPara = 2.917791 

BW Util details:
bwutil = 0.670053 
total_CMD = 77164 
util_bw = 51704 
Wasted_Col = 17612 
Wasted_Row = 1341 
Idle = 6507 

BW Util Bottlenecks: 
RCDc_limit = 16308 
RCDWRc_limit = 6542 
WTRc_limit = 8867 
RTWc_limit = 15424 
CCDLc_limit = 12562 
rwq = 0 
CCDLc_limit_alone = 10479 
WTRc_limit_alone = 7906 
RTWc_limit_alone = 14302 

Commands details: 
total_CMD = 77164 
n_nop = 21247 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 34764 
n_act = 6306 
n_pre = 6291 
n_ref = 0 
n_req = 32994 
total_req = 51704 

Dual Bus Interface Util: 
issued_total_row = 12597 
issued_total_col = 51704 
Row_Bus_Util =  0.163250 
CoL_Bus_Util = 0.670053 
Either_Row_CoL_Bus_Util = 0.724651 
Issued_on_Two_Bus_Simul_Util = 0.108652 
issued_two_Eff = 0.149937 
queue_avg = 46.188351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.1884
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 181): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18164 n_act=5665 n_pre=5649 n_ref_event=0 n_req=34821 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36196 bw_util=0.72
n_activity=72316 dram_eff=0.7682
bk0: 1224a 48742i bk1: 1224a 49887i bk2: 1136a 55966i bk3: 1128a 55626i bk4: 1128a 58431i bk5: 1128a 57108i bk6: 1128a 60294i bk7: 1136a 62531i bk8: 1224a 59877i bk9: 1224a 58629i bk10: 1280a 51941i bk11: 1280a 50990i bk12: 1280a 45456i bk13: 1280a 45919i bk14: 1280a 37192i bk15: 1280a 48456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837011
Row_Buffer_Locality_read = 0.832696
Row_Buffer_Locality_write = 0.842437
Bank_Level_Parallism = 5.856099
Bank_Level_Parallism_Col = 4.333529
Bank_Level_Parallism_Ready = 2.127871
write_to_read_ratio_blp_rw_average = 0.546119
GrpLevelPara = 3.084933 

BW Util details:
bwutil = 0.719973 
total_CMD = 77164 
util_bw = 55556 
Wasted_Col = 15935 
Wasted_Row = 628 
Idle = 5045 

BW Util Bottlenecks: 
RCDc_limit = 15191 
RCDWRc_limit = 4176 
WTRc_limit = 10739 
RTWc_limit = 16936 
CCDLc_limit = 13173 
rwq = 0 
CCDLc_limit_alone = 10764 
WTRc_limit_alone = 9672 
RTWc_limit_alone = 15594 

Commands details: 
total_CMD = 77164 
n_nop = 18164 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36196 
n_act = 5665 
n_pre = 5649 
n_ref = 0 
n_req = 34821 
total_req = 55556 

Dual Bus Interface Util: 
issued_total_row = 11314 
issued_total_col = 55556 
Row_Bus_Util =  0.146623 
CoL_Bus_Util = 0.719973 
Either_Row_CoL_Bus_Util = 0.764605 
Issued_on_Two_Bus_Simul_Util = 0.101991 
issued_two_Eff = 0.133390 
queue_avg = 49.993183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.9932
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 165): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21424 n_act=6381 n_pre=6367 n_ref_event=0 n_req=32963 n_rd=16989 n_rd_L2_A=0 n_write=0 n_wr_bk=34520 bw_util=0.6675
n_activity=71060 dram_eff=0.7249
bk0: 1085a 50647i bk1: 1078a 51462i bk2: 1008a 55212i bk3: 1001a 54889i bk4: 987a 55569i bk5: 987a 58418i bk6: 987a 61119i bk7: 994a 60726i bk8: 1071a 59264i bk9: 1071a 58819i bk10: 1120a 52829i bk11: 1120a 52627i bk12: 1120a 47022i bk13: 1120a 50463i bk14: 1120a 45249i bk15: 1120a 50414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805952
Row_Buffer_Locality_read = 0.808862
Row_Buffer_Locality_write = 0.802842
Bank_Level_Parallism = 5.724984
Bank_Level_Parallism_Col = 3.968951
Bank_Level_Parallism_Ready = 1.995612
write_to_read_ratio_blp_rw_average = 0.571367
GrpLevelPara = 2.911287 

BW Util details:
bwutil = 0.667526 
total_CMD = 77164 
util_bw = 51509 
Wasted_Col = 17457 
Wasted_Row = 1390 
Idle = 6808 

BW Util Bottlenecks: 
RCDc_limit = 16185 
RCDWRc_limit = 6877 
WTRc_limit = 10043 
RTWc_limit = 13797 
CCDLc_limit = 12730 
rwq = 0 
CCDLc_limit_alone = 10688 
WTRc_limit_alone = 8981 
RTWc_limit_alone = 12817 

Commands details: 
total_CMD = 77164 
n_nop = 21424 
Read = 16989 
Write = 0 
L2_Alloc = 0 
L2_WB = 34520 
n_act = 6381 
n_pre = 6367 
n_ref = 0 
n_req = 32963 
total_req = 51509 

Dual Bus Interface Util: 
issued_total_row = 12748 
issued_total_col = 51509 
Row_Bus_Util =  0.165207 
CoL_Bus_Util = 0.667526 
Either_Row_CoL_Bus_Util = 0.722358 
Issued_on_Two_Bus_Simul_Util = 0.110375 
issued_two_Eff = 0.152799 
queue_avg = 44.584690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.5847
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 187): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=17740 n_act=5547 n_pre=5532 n_ref_event=0 n_req=35078 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36664 bw_util=0.726
n_activity=72364 dram_eff=0.7742
bk0: 1224a 50186i bk1: 1224a 51420i bk2: 1136a 55241i bk3: 1128a 56340i bk4: 1128a 59379i bk5: 1128a 56681i bk6: 1128a 64911i bk7: 1136a 61489i bk8: 1224a 60121i bk9: 1224a 58583i bk10: 1280a 52189i bk11: 1280a 50562i bk12: 1280a 47965i bk13: 1280a 47519i bk14: 1280a 40755i bk15: 1280a 47717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841549
Row_Buffer_Locality_read = 0.833833
Row_Buffer_Locality_write = 0.851092
Bank_Level_Parallism = 5.667832
Bank_Level_Parallism_Col = 4.197366
Bank_Level_Parallism_Ready = 2.240843
write_to_read_ratio_blp_rw_average = 0.561488
GrpLevelPara = 3.046403 

BW Util details:
bwutil = 0.726038 
total_CMD = 77164 
util_bw = 56024 
Wasted_Col = 15377 
Wasted_Row = 686 
Idle = 5077 

BW Util Bottlenecks: 
RCDc_limit = 15333 
RCDWRc_limit = 3680 
WTRc_limit = 9971 
RTWc_limit = 13059 
CCDLc_limit = 11909 
rwq = 0 
CCDLc_limit_alone = 9760 
WTRc_limit_alone = 8810 
RTWc_limit_alone = 12071 

Commands details: 
total_CMD = 77164 
n_nop = 17740 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36664 
n_act = 5547 
n_pre = 5532 
n_ref = 0 
n_req = 35078 
total_req = 56024 

Dual Bus Interface Util: 
issued_total_row = 11079 
issued_total_col = 56024 
Row_Bus_Util =  0.143577 
CoL_Bus_Util = 0.726038 
Either_Row_CoL_Bus_Util = 0.770100 
Issued_on_Two_Bus_Simul_Util = 0.099515 
issued_two_Eff = 0.129224 
queue_avg = 49.387653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.3877
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 185): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21260 n_act=6395 n_pre=6379 n_ref_event=0 n_req=32985 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=34590 bw_util=0.6678
n_activity=70909 dram_eff=0.7267
bk0: 1071a 49822i bk1: 1071a 51030i bk2: 994a 53942i bk3: 987a 55546i bk4: 987a 56858i bk5: 987a 58663i bk6: 987a 61999i bk7: 994a 62375i bk8: 1071a 59197i bk9: 1071a 58507i bk10: 1120a 53640i bk11: 1120a 52408i bk12: 1120a 49539i bk13: 1120a 49255i bk14: 1120a 49954i bk15: 1120a 46616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805747
Row_Buffer_Locality_read = 0.804664
Row_Buffer_Locality_write = 0.806896
Bank_Level_Parallism = 5.667336
Bank_Level_Parallism_Col = 3.888806
Bank_Level_Parallism_Ready = 2.055191
write_to_read_ratio_blp_rw_average = 0.590893
GrpLevelPara = 2.923397 

BW Util details:
bwutil = 0.667798 
total_CMD = 77164 
util_bw = 51530 
Wasted_Col = 17381 
Wasted_Row = 1349 
Idle = 6904 

BW Util Bottlenecks: 
RCDc_limit = 17009 
RCDWRc_limit = 6460 
WTRc_limit = 8897 
RTWc_limit = 14384 
CCDLc_limit = 11631 
rwq = 0 
CCDLc_limit_alone = 9833 
WTRc_limit_alone = 8006 
RTWc_limit_alone = 13477 

Commands details: 
total_CMD = 77164 
n_nop = 21260 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 34590 
n_act = 6395 
n_pre = 6379 
n_ref = 0 
n_req = 32985 
total_req = 51530 

Dual Bus Interface Util: 
issued_total_row = 12774 
issued_total_col = 51530 
Row_Bus_Util =  0.165544 
CoL_Bus_Util = 0.667798 
Either_Row_CoL_Bus_Util = 0.724483 
Issued_on_Two_Bus_Simul_Util = 0.108859 
issued_two_Eff = 0.150258 
queue_avg = 45.279121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.2791
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 175): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=17825 n_act=5538 n_pre=5523 n_ref_event=0 n_req=35018 n_rd=19348 n_rd_L2_A=0 n_write=0 n_wr_bk=36503 bw_util=0.7238
n_activity=72517 dram_eff=0.7702
bk0: 1224a 49885i bk1: 1224a 51644i bk2: 1136a 54857i bk3: 1128a 55845i bk4: 1124a 58331i bk5: 1128a 58028i bk6: 1128a 63595i bk7: 1131a 60318i bk8: 1221a 59694i bk9: 1224a 58881i bk10: 1280a 52322i bk11: 1280a 50587i bk12: 1280a 43138i bk13: 1280a 46829i bk14: 1280a 40138i bk15: 1280a 48573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841506
Row_Buffer_Locality_read = 0.833592
Row_Buffer_Locality_write = 0.851320
Bank_Level_Parallism = 5.763493
Bank_Level_Parallism_Col = 4.299586
Bank_Level_Parallism_Ready = 2.202754
write_to_read_ratio_blp_rw_average = 0.549125
GrpLevelPara = 3.078357 

BW Util details:
bwutil = 0.723796 
total_CMD = 77164 
util_bw = 55851 
Wasted_Col = 15706 
Wasted_Row = 779 
Idle = 4828 

BW Util Bottlenecks: 
RCDc_limit = 15424 
RCDWRc_limit = 4000 
WTRc_limit = 10201 
RTWc_limit = 14745 
CCDLc_limit = 11990 
rwq = 0 
CCDLc_limit_alone = 9858 
WTRc_limit_alone = 9138 
RTWc_limit_alone = 13676 

Commands details: 
total_CMD = 77164 
n_nop = 17825 
Read = 19348 
Write = 0 
L2_Alloc = 0 
L2_WB = 36503 
n_act = 5538 
n_pre = 5523 
n_ref = 0 
n_req = 35018 
total_req = 55851 

Dual Bus Interface Util: 
issued_total_row = 11061 
issued_total_col = 55851 
Row_Bus_Util =  0.143344 
CoL_Bus_Util = 0.723796 
Either_Row_CoL_Bus_Util = 0.768999 
Issued_on_Two_Bus_Simul_Util = 0.098142 
issued_two_Eff = 0.127623 
queue_avg = 48.841648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8416
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 213): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=21257 n_act=6200 n_pre=6185 n_ref_event=0 n_req=33037 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=34935 bw_util=0.6723
n_activity=71103 dram_eff=0.7296
bk0: 1071a 52367i bk1: 1071a 51951i bk2: 994a 55720i bk3: 987a 56205i bk4: 987a 57335i bk5: 987a 60025i bk6: 987a 62739i bk7: 994a 63677i bk8: 1071a 59294i bk9: 1071a 58855i bk10: 1120a 52746i bk11: 1120a 52286i bk12: 1120a 49224i bk13: 1120a 50497i bk14: 1120a 48808i bk15: 1120a 49889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812296
Row_Buffer_Locality_read = 0.816175
Row_Buffer_Locality_write = 0.808213
Bank_Level_Parallism = 5.479723
Bank_Level_Parallism_Col = 3.793907
Bank_Level_Parallism_Ready = 2.006458
write_to_read_ratio_blp_rw_average = 0.609940
GrpLevelPara = 2.872046 

BW Util details:
bwutil = 0.672269 
total_CMD = 77164 
util_bw = 51875 
Wasted_Col = 17002 
Wasted_Row = 1572 
Idle = 6715 

BW Util Bottlenecks: 
RCDc_limit = 15555 
RCDWRc_limit = 6333 
WTRc_limit = 8251 
RTWc_limit = 13144 
CCDLc_limit = 12316 
rwq = 0 
CCDLc_limit_alone = 10425 
WTRc_limit_alone = 7411 
RTWc_limit_alone = 12093 

Commands details: 
total_CMD = 77164 
n_nop = 21257 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 34935 
n_act = 6200 
n_pre = 6185 
n_ref = 0 
n_req = 33037 
total_req = 51875 

Dual Bus Interface Util: 
issued_total_row = 12385 
issued_total_col = 51875 
Row_Bus_Util =  0.160502 
CoL_Bus_Util = 0.672269 
Either_Row_CoL_Bus_Util = 0.724522 
Issued_on_Two_Bus_Simul_Util = 0.108250 
issued_two_Eff = 0.149409 
queue_avg = 44.195675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.1957
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 197): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18313 n_act=5703 n_pre=5689 n_ref_event=0 n_req=34729 n_rd=19312 n_rd_L2_A=0 n_write=0 n_wr_bk=36054 bw_util=0.7175
n_activity=72034 dram_eff=0.7686
bk0: 1224a 49177i bk1: 1224a 50586i bk2: 1136a 55914i bk3: 1120a 56487i bk4: 1128a 60301i bk5: 1112a 58656i bk6: 1128a 64554i bk7: 1112a 63015i bk8: 1224a 60159i bk9: 1224a 58467i bk10: 1280a 52577i bk11: 1280a 50941i bk12: 1280a 46478i bk13: 1280a 46133i bk14: 1280a 48193i bk15: 1280a 38945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835472
Row_Buffer_Locality_read = 0.829545
Row_Buffer_Locality_write = 0.842924
Bank_Level_Parallism = 5.696083
Bank_Level_Parallism_Col = 4.165185
Bank_Level_Parallism_Ready = 2.152928
write_to_read_ratio_blp_rw_average = 0.554262
GrpLevelPara = 3.025666 

BW Util details:
bwutil = 0.717511 
total_CMD = 77164 
util_bw = 55366 
Wasted_Col = 15610 
Wasted_Row = 777 
Idle = 5411 

BW Util Bottlenecks: 
RCDc_limit = 15421 
RCDWRc_limit = 4306 
WTRc_limit = 9767 
RTWc_limit = 13608 
CCDLc_limit = 12287 
rwq = 0 
CCDLc_limit_alone = 10424 
WTRc_limit_alone = 8813 
RTWc_limit_alone = 12699 

Commands details: 
total_CMD = 77164 
n_nop = 18313 
Read = 19312 
Write = 0 
L2_Alloc = 0 
L2_WB = 36054 
n_act = 5703 
n_pre = 5689 
n_ref = 0 
n_req = 34729 
total_req = 55366 

Dual Bus Interface Util: 
issued_total_row = 11392 
issued_total_col = 55366 
Row_Bus_Util =  0.147634 
CoL_Bus_Util = 0.717511 
Either_Row_CoL_Bus_Util = 0.762674 
Issued_on_Two_Bus_Simul_Util = 0.102470 
issued_two_Eff = 0.134356 
queue_avg = 50.543827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.5438
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 184): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20689 n_act=6422 n_pre=6409 n_ref_event=0 n_req=33292 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=35317 bw_util=0.6772
n_activity=71316 dram_eff=0.7328
bk0: 1071a 51667i bk1: 1071a 50345i bk2: 994a 53329i bk3: 987a 55568i bk4: 987a 57161i bk5: 987a 58329i bk6: 987a 62291i bk7: 994a 61278i bk8: 1071a 59012i bk9: 1071a 58486i bk10: 1120a 53317i bk11: 1120a 51537i bk12: 1120a 50676i bk13: 1120a 46384i bk14: 1120a 50962i bk15: 1120a 45012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806609
Row_Buffer_Locality_read = 0.809445
Row_Buffer_Locality_write = 0.803659
Bank_Level_Parallism = 5.678150
Bank_Level_Parallism_Col = 3.897393
Bank_Level_Parallism_Ready = 1.990547
write_to_read_ratio_blp_rw_average = 0.590460
GrpLevelPara = 2.893864 

BW Util details:
bwutil = 0.677220 
total_CMD = 77164 
util_bw = 52257 
Wasted_Col = 17349 
Wasted_Row = 1278 
Idle = 6280 

BW Util Bottlenecks: 
RCDc_limit = 16525 
RCDWRc_limit = 6602 
WTRc_limit = 9143 
RTWc_limit = 14056 
CCDLc_limit = 12458 
rwq = 0 
CCDLc_limit_alone = 10547 
WTRc_limit_alone = 8168 
RTWc_limit_alone = 13120 

Commands details: 
total_CMD = 77164 
n_nop = 20689 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 35317 
n_act = 6422 
n_pre = 6409 
n_ref = 0 
n_req = 33292 
total_req = 52257 

Dual Bus Interface Util: 
issued_total_row = 12831 
issued_total_col = 52257 
Row_Bus_Util =  0.166282 
CoL_Bus_Util = 0.677220 
Either_Row_CoL_Bus_Util = 0.731883 
Issued_on_Two_Bus_Simul_Util = 0.111619 
issued_two_Eff = 0.152510 
queue_avg = 47.247719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2477
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 177): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=18041 n_act=5668 n_pre=5652 n_ref_event=0 n_req=34873 n_rd=19353 n_rd_L2_A=0 n_write=0 n_wr_bk=36277 bw_util=0.7209
n_activity=72211 dram_eff=0.7704
bk0: 1224a 50610i bk1: 1224a 50576i bk2: 1136a 54740i bk3: 1128a 55721i bk4: 1128a 58119i bk5: 1128a 57935i bk6: 1128a 62113i bk7: 1129a 62951i bk8: 1224a 59775i bk9: 1224a 57782i bk10: 1280a 51639i bk11: 1280a 49439i bk12: 1280a 47235i bk13: 1280a 46927i bk14: 1280a 43855i bk15: 1280a 44000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837140
Row_Buffer_Locality_read = 0.828924
Row_Buffer_Locality_write = 0.847428
Bank_Level_Parallism = 5.785162
Bank_Level_Parallism_Col = 4.268444
Bank_Level_Parallism_Ready = 2.197034
write_to_read_ratio_blp_rw_average = 0.551224
GrpLevelPara = 3.040199 

BW Util details:
bwutil = 0.720932 
total_CMD = 77164 
util_bw = 55630 
Wasted_Col = 15618 
Wasted_Row = 662 
Idle = 5254 

BW Util Bottlenecks: 
RCDc_limit = 15613 
RCDWRc_limit = 4138 
WTRc_limit = 10828 
RTWc_limit = 13697 
CCDLc_limit = 12529 
rwq = 0 
CCDLc_limit_alone = 10439 
WTRc_limit_alone = 9733 
RTWc_limit_alone = 12702 

Commands details: 
total_CMD = 77164 
n_nop = 18041 
Read = 19353 
Write = 0 
L2_Alloc = 0 
L2_WB = 36277 
n_act = 5668 
n_pre = 5652 
n_ref = 0 
n_req = 34873 
total_req = 55630 

Dual Bus Interface Util: 
issued_total_row = 11320 
issued_total_col = 55630 
Row_Bus_Util =  0.146701 
CoL_Bus_Util = 0.720932 
Either_Row_CoL_Bus_Util = 0.766199 
Issued_on_Two_Bus_Simul_Util = 0.101433 
issued_two_Eff = 0.132385 
queue_avg = 49.674149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6741
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 185): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20841 n_act=6414 n_pre=6399 n_ref_event=0 n_req=33218 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=35123 bw_util=0.6747
n_activity=71207 dram_eff=0.7312
bk0: 1071a 51363i bk1: 1071a 50539i bk2: 994a 55128i bk3: 987a 54193i bk4: 987a 57910i bk5: 987a 58075i bk6: 987a 62394i bk7: 994a 61770i bk8: 1071a 59332i bk9: 1071a 57491i bk10: 1120a 53377i bk11: 1120a 51684i bk12: 1120a 50605i bk13: 1120a 47583i bk14: 1120a 46606i bk15: 1120a 45647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806449
Row_Buffer_Locality_read = 0.806848
Row_Buffer_Locality_write = 0.806032
Bank_Level_Parallism = 5.718096
Bank_Level_Parallism_Col = 3.919911
Bank_Level_Parallism_Ready = 1.999866
write_to_read_ratio_blp_rw_average = 0.586794
GrpLevelPara = 2.898478 

BW Util details:
bwutil = 0.674706 
total_CMD = 77164 
util_bw = 52063 
Wasted_Col = 17524 
Wasted_Row = 1079 
Idle = 6498 

BW Util Bottlenecks: 
RCDc_limit = 16730 
RCDWRc_limit = 6597 
WTRc_limit = 8436 
RTWc_limit = 14161 
CCDLc_limit = 12712 
rwq = 0 
CCDLc_limit_alone = 10901 
WTRc_limit_alone = 7593 
RTWc_limit_alone = 13193 

Commands details: 
total_CMD = 77164 
n_nop = 20841 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 35123 
n_act = 6414 
n_pre = 6399 
n_ref = 0 
n_req = 33218 
total_req = 52063 

Dual Bus Interface Util: 
issued_total_row = 12813 
issued_total_col = 52063 
Row_Bus_Util =  0.166049 
CoL_Bus_Util = 0.674706 
Either_Row_CoL_Bus_Util = 0.729913 
Issued_on_Two_Bus_Simul_Util = 0.110842 
issued_two_Eff = 0.151856 
queue_avg = 46.916737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.9167
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 180): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=17871 n_act=5820 n_pre=5806 n_ref_event=0 n_req=34876 n_rd=19360 n_rd_L2_A=0 n_write=0 n_wr_bk=36224 bw_util=0.7203
n_activity=72466 dram_eff=0.767
bk0: 1224a 48820i bk1: 1224a 51043i bk2: 1136a 55787i bk3: 1128a 56554i bk4: 1128a 58203i bk5: 1128a 60759i bk6: 1128a 62903i bk7: 1136a 62935i bk8: 1224a 59016i bk9: 1224a 58903i bk10: 1280a 51578i bk11: 1280a 50603i bk12: 1280a 47811i bk13: 1280a 47536i bk14: 1280a 37789i bk15: 1280a 39760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832759
Row_Buffer_Locality_read = 0.826601
Row_Buffer_Locality_write = 0.840474
Bank_Level_Parallism = 5.808528
Bank_Level_Parallism_Col = 4.262026
Bank_Level_Parallism_Ready = 2.146283
write_to_read_ratio_blp_rw_average = 0.540574
GrpLevelPara = 3.049086 

BW Util details:
bwutil = 0.720336 
total_CMD = 77164 
util_bw = 55584 
Wasted_Col = 15764 
Wasted_Row = 861 
Idle = 4955 

BW Util Bottlenecks: 
RCDc_limit = 16570 
RCDWRc_limit = 4098 
WTRc_limit = 10428 
RTWc_limit = 14143 
CCDLc_limit = 12076 
rwq = 0 
CCDLc_limit_alone = 10095 
WTRc_limit_alone = 9361 
RTWc_limit_alone = 13229 

Commands details: 
total_CMD = 77164 
n_nop = 17871 
Read = 19360 
Write = 0 
L2_Alloc = 0 
L2_WB = 36224 
n_act = 5820 
n_pre = 5806 
n_ref = 0 
n_req = 34876 
total_req = 55584 

Dual Bus Interface Util: 
issued_total_row = 11626 
issued_total_col = 55584 
Row_Bus_Util =  0.150666 
CoL_Bus_Util = 0.720336 
Either_Row_CoL_Bus_Util = 0.768402 
Issued_on_Two_Bus_Simul_Util = 0.102600 
issued_two_Eff = 0.133523 
queue_avg = 48.850784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.8508
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 190): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77164 n_nop=20972 n_act=6409 n_pre=6393 n_ref_event=0 n_req=33116 n_rd=16940 n_rd_L2_A=0 n_write=0 n_wr_bk=35018 bw_util=0.6733
n_activity=71634 dram_eff=0.7253
bk0: 1071a 51394i bk1: 1071a 50208i bk2: 994a 55419i bk3: 987a 56252i bk4: 987a 58169i bk5: 987a 57403i bk6: 987a 62434i bk7: 994a 61944i bk8: 1071a 59121i bk9: 1071a 58396i bk10: 1120a 52519i bk11: 1120a 49923i bk12: 1120a 48815i bk13: 1120a 48341i bk14: 1120a 44737i bk15: 1120a 48593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806087
Row_Buffer_Locality_read = 0.807851
Row_Buffer_Locality_write = 0.804232
Bank_Level_Parallism = 5.682396
Bank_Level_Parallism_Col = 3.929114
Bank_Level_Parallism_Ready = 2.007044
write_to_read_ratio_blp_rw_average = 0.596461
GrpLevelPara = 2.891450 

BW Util details:
bwutil = 0.673345 
total_CMD = 77164 
util_bw = 51958 
Wasted_Col = 17561 
Wasted_Row = 1579 
Idle = 6066 

BW Util Bottlenecks: 
RCDc_limit = 16683 
RCDWRc_limit = 6463 
WTRc_limit = 9558 
RTWc_limit = 14350 
CCDLc_limit = 12956 
rwq = 0 
CCDLc_limit_alone = 10717 
WTRc_limit_alone = 8416 
RTWc_limit_alone = 13253 

Commands details: 
total_CMD = 77164 
n_nop = 20972 
Read = 16940 
Write = 0 
L2_Alloc = 0 
L2_WB = 35018 
n_act = 6409 
n_pre = 6393 
n_ref = 0 
n_req = 33116 
total_req = 51958 

Dual Bus Interface Util: 
issued_total_row = 12802 
issued_total_col = 51958 
Row_Bus_Util =  0.165906 
CoL_Bus_Util = 0.673345 
Either_Row_CoL_Bus_Util = 0.728215 
Issued_on_Two_Bus_Simul_Util = 0.111036 
issued_two_Eff = 0.152477 
queue_avg = 45.500183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26076, Miss = 19441, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 4125
L2_cache_bank[1]: Access = 26650, Miss = 19823, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 3901
L2_cache_bank[2]: Access = 25560, Miss = 19132, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 393
L2_cache_bank[3]: Access = 25692, Miss = 19239, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 2190
L2_cache_bank[4]: Access = 26145, Miss = 19540, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 2522
L2_cache_bank[5]: Access = 26596, Miss = 19810, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 7397
L2_cache_bank[6]: Access = 25695, Miss = 19174, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 2531
L2_cache_bank[7]: Access = 25550, Miss = 19158, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2030
L2_cache_bank[8]: Access = 26262, Miss = 19559, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 2719
L2_cache_bank[9]: Access = 26402, Miss = 19610, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 3243
L2_cache_bank[10]: Access = 25129, Miss = 18748, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 2958
L2_cache_bank[11]: Access = 25289, Miss = 19010, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 986
L2_cache_bank[12]: Access = 26199, Miss = 19447, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2376
L2_cache_bank[13]: Access = 25918, Miss = 19298, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 2622
L2_cache_bank[14]: Access = 25621, Miss = 19112, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 2875
L2_cache_bank[15]: Access = 25789, Miss = 19244, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 1274
L2_cache_bank[16]: Access = 26280, Miss = 19529, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 2395
L2_cache_bank[17]: Access = 26401, Miss = 19564, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 5672
L2_cache_bank[18]: Access = 25835, Miss = 19323, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 2052
L2_cache_bank[19]: Access = 25729, Miss = 19176, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 1119
L2_cache_bank[20]: Access = 26726, Miss = 19830, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 4648
L2_cache_bank[21]: Access = 26403, Miss = 19591, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2518
L2_cache_bank[22]: Access = 25577, Miss = 19083, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 2150
L2_cache_bank[23]: Access = 25907, Miss = 19332, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 2990
L2_cache_bank[24]: Access = 26324, Miss = 19569, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 3149
L2_cache_bank[25]: Access = 26227, Miss = 19477, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 2450
L2_cache_bank[26]: Access = 25493, Miss = 19049, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 2752
L2_cache_bank[27]: Access = 25124, Miss = 18814, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 1087
L2_cache_bank[28]: Access = 26338, Miss = 19520, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 2858
L2_cache_bank[29]: Access = 26159, Miss = 19533, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 5664
L2_cache_bank[30]: Access = 25773, Miss = 19207, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 2521
L2_cache_bank[31]: Access = 25607, Miss = 19074, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 1300
L2_cache_bank[32]: Access = 26272, Miss = 19510, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 1748
L2_cache_bank[33]: Access = 26424, Miss = 19619, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 4063
L2_cache_bank[34]: Access = 25617, Miss = 19097, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 4497
L2_cache_bank[35]: Access = 25921, Miss = 19288, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 675
L2_cache_bank[36]: Access = 26483, Miss = 19654, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 3979
L2_cache_bank[37]: Access = 26056, Miss = 19416, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 3574
L2_cache_bank[38]: Access = 25648, Miss = 19162, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[39]: Access = 25472, Miss = 19069, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 2909
L2_cache_bank[40]: Access = 26573, Miss = 19782, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 1922
L2_cache_bank[41]: Access = 26365, Miss = 19648, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 7134
L2_cache_bank[42]: Access = 25588, Miss = 19191, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[43]: Access = 25294, Miss = 18993, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 2229
L2_cache_bank[44]: Access = 26626, Miss = 19775, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 5622
L2_cache_bank[45]: Access = 26716, Miss = 19784, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 7274
L2_cache_bank[46]: Access = 25656, Miss = 19160, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 681
L2_cache_bank[47]: Access = 25487, Miss = 19047, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 1507
L2_cache_bank[48]: Access = 26613, Miss = 19738, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 1860
L2_cache_bank[49]: Access = 26551, Miss = 19658, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 4851
L2_cache_bank[50]: Access = 25570, Miss = 19200, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 200
L2_cache_bank[51]: Access = 25515, Miss = 19084, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 2044
L2_cache_bank[52]: Access = 26487, Miss = 19660, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2822
L2_cache_bank[53]: Access = 26203, Miss = 19525, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 2461
L2_cache_bank[54]: Access = 25762, Miss = 19227, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 1966
L2_cache_bank[55]: Access = 25983, Miss = 19371, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 1436
L2_cache_bank[56]: Access = 26717, Miss = 19804, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 2953
L2_cache_bank[57]: Access = 26384, Miss = 19672, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 6954
L2_cache_bank[58]: Access = 25816, Miss = 19256, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 1793
L2_cache_bank[59]: Access = 25823, Miss = 19297, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 1411
L2_cache_bank[60]: Access = 26610, Miss = 19717, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 1812
L2_cache_bank[61]: Access = 26398, Miss = 19630, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 3192
L2_cache_bank[62]: Access = 25829, Miss = 19298, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 653
L2_cache_bank[63]: Access = 25716, Miss = 19244, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 874
L2_total_cache_accesses = 1664651
L2_total_cache_misses = 1240592
L2_total_cache_miss_rate = 0.7453
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 174755
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 155444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 174755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 427413
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 424059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 161693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 496042
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 582857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1081794
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 174755
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.088

icnt_total_pkts_mem_to_simt=1662550
icnt_total_pkts_simt_to_mem=1692694
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1692694
Req_Network_cycles = 102764
Req_Network_injected_packets_per_cycle =      16.4717 
Req_Network_conflicts_per_cycle =      45.2223
Req_Network_conflicts_per_cycle_util =      47.6248
Req_Bank_Level_Parallism =      17.2332
Req_Network_in_buffer_full_per_cycle =      20.6658
Req_Network_in_buffer_avg_util =     223.8715
Req_Network_out_buffer_full_per_cycle =       6.0209
Req_Network_out_buffer_avg_util =     210.4342

Reply_Network_injected_packets_num = 1662594
Reply_Network_cycles = 102764
Reply_Network_injected_packets_per_cycle =       16.1788
Reply_Network_conflicts_per_cycle =        3.3801
Reply_Network_conflicts_per_cycle_util =       3.6808
Reply_Bank_Level_Parallism =      17.6176
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2022
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 18 sec (738 sec)
gpgpu_simulation_rate = 94313 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8143884x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
