{
"result":{
"query":":facetid:toc:\"db/conf/isca/isca2020.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"609.61"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"83",
"@dc":"83",
"@oc":"83",
"@id":"39097716",
"text":":facetid:toc:db/conf/isca/isca2020.bht"
}
},
"hits":{
"@total":"83",
"@computed":"83",
"@sent":"83",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"1204483",
"info":{"authors":{"author":[{"@pid":"157/2815-1","text":"Chang Hyun Park 0001"},{"@pid":"43/5138","text":"Sanghoon Cha"},{"@pid":"91/7201","text":"Bokyeong Kim"},{"@pid":"94/8239","text":"Youngjin Kwon"},{"@pid":"58/6781","text":"David Black-Schaffer"},{"@pid":"83/5240","text":"Jaehyuk Huh"}]},"title":"Perforated Page: Supporting Fragmented Memory Allocation for Large Pages.","venue":"ISCA","pages":"913-925","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/0001CKKBH20","doi":"10.1109/ISCA45697.2020.00079","ee":"https://doi.org/10.1109/ISCA45697.2020.00079","url":"https://dblp.org/rec/conf/isca/0001CKKBH20"},
"url":"URL#1204483"
},
{
"@score":"1",
"@id":"1204484",
"info":{"authors":{"author":[{"@pid":"81/1232-2","text":"Jian Weng 0002"},{"@pid":"175/5266","text":"Sihao Liu"},{"@pid":"241/6206","text":"Vidushi Dadu"},{"@pid":"242/9000","text":"Zhengrong Wang"},{"@pid":"77/10335","text":"Preyas Shah"},{"@pid":"58/11098","text":"Tony Nowatzki"}]},"title":"DSAGEN: Synthesizing Programmable Spatial Accelerators.","venue":"ISCA","pages":"268-281","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/0002LDWSN20","doi":"10.1109/ISCA45697.2020.00032","ee":"https://doi.org/10.1109/ISCA45697.2020.00032","url":"https://dblp.org/rec/conf/isca/0002LDWSN20"},
"url":"URL#1204484"
},
{
"@score":"1",
"@id":"1204485",
"info":{"authors":{"author":[{"@pid":"84/6889-48","text":"Jie Zhang 0048"},{"@pid":"115/6279","text":"Myoungsoo Jung"}]},"title":"ZnG: Architecting GPU Multi-Processors with New Flash for Scalable Data Analysis.","venue":"ISCA","pages":"1064-1075","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/0004J20","doi":"10.1109/ISCA45697.2020.00090","ee":"https://doi.org/10.1109/ISCA45697.2020.00090","url":"https://dblp.org/rec/conf/isca/0004J20"},
"url":"URL#1204485"
},
{
"@score":"1",
"@id":"1204486",
"info":{"authors":{"author":[{"@pid":"32/3092","text":"Bülent Abali"},{"@pid":"66/894","text":"Bart Blaner"},{"@pid":"40/5161","text":"John J. Reilly"},{"@pid":"54/6175","text":"Matthias Klein"},{"@pid":"59/6930","text":"Ashutosh Mishra"},{"@pid":"270/3949","text":"Craig B. Agricola"},{"@pid":"137/8901","text":"Bedri Sendir"},{"@pid":"18/2863","text":"Alper Buyuktosunoglu"},{"@pid":"j/CJacobi2","text":"Christian Jacobi 0002"},{"@pid":"99/6366","text":"William J. Starke"},{"@pid":"270/3884","text":"Haren Myneni"},{"@pid":"210/2947","text":"Charlie Wang"}]},"title":"Data Compression Accelerator on IBM POWER9 and z15 Processors : Industrial Product.","venue":"ISCA","pages":"1-14","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AbaliBRKMASBJSM20","doi":"10.1109/ISCA45697.2020.00012","ee":"https://doi.org/10.1109/ISCA45697.2020.00012","url":"https://dblp.org/rec/conf/isca/AbaliBRKMASBJSM20"},
"url":"URL#1204486"
},
{
"@score":"1",
"@id":"1204487",
"info":{"authors":{"author":[{"@pid":"58/2989","text":"Dennis Abts"},{"@pid":"95/1492","text":"Jonathan Ross"},{"@pid":"270/3947","text":"Jonathan Sparling"},{"@pid":"270/3824","text":"Mark Wong-VanHaren"},{"@pid":"270/3969","text":"Max Baker"},{"@pid":"128/5389","text":"Tom Hawkins"},{"@pid":"96/2573","text":"Andrew Bell"},{"@pid":"35/6081","text":"John Thompson"},{"@pid":"02/6790","text":"Temesghen Kahsai"},{"@pid":"25/6131","text":"Garrin Kimmell"},{"@pid":"270/3938","text":"Jennifer Hwang"},{"@pid":"165/2369","text":"Rebekah Leslie-Hurd"},{"@pid":"270/3942","text":"Michael Bye"},{"@pid":"270/3909","text":"E. R. Creswick"},{"@pid":"270/3907","text":"Matthew Boyd"},{"@pid":"270/3896","text":"Mahitha Venigalla"},{"@pid":"270/3891","text":"Evan Laforge"},{"@pid":"38/4650","text":"Jon Purdy"},{"@pid":"54/4180","text":"Purushotham Kamath"},{"@pid":"153/9767","text":"Dinesh Maheshwari"},{"@pid":"270/3893","text":"Michael Beidler"},{"@pid":"36/2737","text":"Geert Rosseel"},{"@pid":"147/4457","text":"Omar Ahmad"},{"@pid":"270/3847","text":"Gleb Gagarin"},{"@pid":"270/3912","text":"Richard Czekalski"},{"@pid":"63/10367","text":"Ashay Rane"},{"@pid":"270/3968","text":"Sahil Parmar"},{"@pid":"71/62","text":"Jeff Werner"},{"@pid":"84/5546","text":"Jim Sproch"},{"@pid":"215/8216","text":"Adrian Macias"},{"@pid":"270/3929","text":"Brian Kurtz"}]},"title":"Think Fast: A Tensor Streaming Processor (TSP) for Accelerating Deep Learning Workloads.","venue":"ISCA","pages":"145-158","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AbtsRSWBHBTKKHL20","doi":"10.1109/ISCA45697.2020.00023","ee":"https://doi.org/10.1109/ISCA45697.2020.00023","url":"https://dblp.org/rec/conf/isca/AbtsRSWBHBTKKHL20"},
"url":"URL#1204487"
},
{
"@score":"1",
"@id":"1204488",
"info":{"authors":{"author":[{"@pid":"270/3902","text":"Narasimha Adiga"},{"@pid":"130/7611","text":"James Bonanno"},{"@pid":"58/9995","text":"Adam Collura"},{"@pid":"52/7224","text":"Matthias Heizmann"},{"@pid":"95/10930","text":"Brian R. Prasky"},{"@pid":"130/7767","text":"Anthony Saporito"}]},"title":"The IBM z15 High Frequency Mainframe Branch Predictor Industrial Product.","venue":"ISCA","pages":"27-39","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AdigaBCHPS20","doi":"10.1109/ISCA45697.2020.00014","ee":"https://doi.org/10.1109/ISCA45697.2020.00014","url":"https://dblp.org/rec/conf/isca/AdigaBCHPS20"},
"url":"URL#1204488"
},
{
"@score":"1",
"@id":"1204489",
"info":{"authors":{"author":[{"@pid":"181/0549","text":"Sam Ainsworth 0001"},{"@pid":"62/1131","text":"Timothy M. Jones 0001"}]},"title":"MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State.","venue":"ISCA","pages":"132-144","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Ainsworth020","doi":"10.1109/ISCA45697.2020.00022","ee":"https://doi.org/10.1109/ISCA45697.2020.00022","url":"https://dblp.org/rec/conf/isca/Ainsworth020"},
"url":"URL#1204489"
},
{
"@score":"1",
"@id":"1204490",
"info":{"authors":{"author":[{"@pid":"263/5580","text":"Chloe Alverti"},{"@pid":"11/11145","text":"Stratos Psomadakis"},{"@pid":"41/9693","text":"Vasileios Karakostas"},{"@pid":"17/9796","text":"Jayneel Gandhi"},{"@pid":"71/7432","text":"Konstantinos Nikas"},{"@pid":"74/3246","text":"Georgios I. Goumas"},{"@pid":"24/4627","text":"Nectarios Koziris"}]},"title":"Enhancing and Exploiting Contiguity for Fast Memory Virtualization.","venue":"ISCA","pages":"515-528","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlvertiPKGNGK20","doi":"10.1109/ISCA45697.2020.00050","ee":"https://doi.org/10.1109/ISCA45697.2020.00050","url":"https://dblp.org/rec/conf/isca/AlvertiPKGNGK20"},
"url":"URL#1204490"
},
{
"@score":"1",
"@id":"1204491",
"info":{"authors":{"author":[{"@pid":"200/9876-1","text":"Ali Ansari 0001"},{"@pid":"49/4847","text":"Pejman Lotfi-Kamran"},{"@pid":"36/139","text":"Hamid Sarbazi-Azad"}]},"title":"Divide and Conquer Frontend Bottleneck.","venue":"ISCA","pages":"65-78","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AnsariLS20","doi":"10.1109/ISCA45697.2020.00017","ee":"https://doi.org/10.1109/ISCA45697.2020.00017","url":"https://dblp.org/rec/conf/isca/AnsariLS20"},
"url":"URL#1204491"
},
{
"@score":"1",
"@id":"1204492",
"info":{"authors":{"author":[{"@pid":"149/0008","text":"Mario Badr"},{"@pid":"270/3834","text":"Carlo Delconte"},{"@pid":"248/8951","text":"Isak Edo"},{"@pid":"180/6664","text":"Radhika Jagtap"},{"@pid":"69/4863","text":"Matteo Andreozzi"},{"@pid":"61/5482","text":"Natalie D. Enright Jerger"}]},"title":"Mocktails: Capturing the Memory Behaviour of Proprietary Mobile Architectures.","venue":"ISCA","pages":"460-472","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BadrDEJAJ20","doi":"10.1109/ISCA45697.2020.00046","ee":"https://doi.org/10.1109/ISCA45697.2020.00046","url":"https://dblp.org/rec/conf/isca/BadrDEJAJ20"},
"url":"URL#1204492"
},
{
"@score":"1",
"@id":"1204493",
"info":{"authors":{"author":[{"@pid":"250/8937","text":"Eunjin Baek"},{"@pid":"173/9795","text":"Dongup Kwon"},{"@pid":"04/2187","text":"Jangwoo Kim"}]},"title":"A Multi-Neural Network Acceleration Architecture.","venue":"ISCA","pages":"940-953","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BaekKK20","doi":"10.1109/ISCA45697.2020.00081","ee":"https://doi.org/10.1109/ISCA45697.2020.00081","url":"https://dblp.org/rec/conf/isca/BaekKK20"},
"url":"URL#1204493"
},
{
"@score":"1",
"@id":"1204494",
"info":{"authors":{"author":[{"@pid":"211/9987","text":"Sumeet Bandishte"},{"@pid":"46/6130","text":"Jayesh Gaur"},{"@pid":"270/3905","text":"Zeev Sperber"},{"@pid":"72/2991","text":"Lihu Rappoport"},{"@pid":"86/6783","text":"Adi Yoaz"},{"@pid":"36/1380","text":"Sreenivas Subramoney"}]},"title":"Focused Value Prediction.","venue":"ISCA","pages":"79-91","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BandishteGSRYS20","doi":"10.1109/ISCA45697.2020.00018","ee":"https://doi.org/10.1109/ISCA45697.2020.00018","url":"https://dblp.org/rec/conf/isca/BandishteGSRYS20"},
"url":"URL#1204494"
},
{
"@score":"1",
"@id":"1204495",
"info":{"authors":{"author":[{"@pid":"270/3843","text":"Nathaniel Bleier"},{"@pid":"270/3851","text":"Muhammad Husnain Mubarik"},{"@pid":"214/9904","text":"Farhan Rasheed"},{"@pid":"214/9897","text":"Jasmin Aghassi-Hagmann"},{"@pid":"55/3589","text":"Mehdi B. Tahoori"},{"@pid":"98/4371-2","text":"Rakesh Kumar 0002"}]},"title":"Printed Microprocessors.","venue":"ISCA","pages":"213-226","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BleierMRATK20","doi":"10.1109/ISCA45697.2020.00028","ee":"https://doi.org/10.1109/ISCA45697.2020.00028","url":"https://dblp.org/rec/conf/isca/BleierMRATK20"},
"url":"URL#1204495"
},
{
"@score":"1",
"@id":"1204496",
"info":{"authors":{"author":[{"@pid":"242/9155","text":"Ilkwon Byun"},{"@pid":"242/9233","text":"Dongmoon Min"},{"@pid":"202/9972","text":"Gyu-hyeon Lee"},{"@pid":"260/5740","text":"Seongmin Na"},{"@pid":"04/2187","text":"Jangwoo Kim"}]},"title":"CryoCore: A Fast and Dense Processor Architecture for Cryogenic Computing.","venue":"ISCA","pages":"335-348","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ByunMLNK20","doi":"10.1109/ISCA45697.2020.00037","ee":"https://doi.org/10.1109/ISCA45697.2020.00037","url":"https://dblp.org/rec/conf/isca/ByunMLNK20"},
"url":"URL#1204496"
},
{
"@score":"1",
"@id":"1204497",
"info":{"authors":{"author":[{"@pid":"28/3792","text":"Miao Cai"},{"@pid":"237/7561","text":"Chance C. Coats"},{"@pid":"51/494-6","text":"Jian Huang 0006"}]},"title":"HOOP: Efficient Hardware-Assisted Out-of-Place Update for Non-Volatile Memory.","venue":"ISCA","pages":"584-596","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/CaiCH20","doi":"10.1109/ISCA45697.2020.00055","ee":"https://doi.org/10.1109/ISCA45697.2020.00055","url":"https://dblp.org/rec/conf/isca/CaiCH20"},
"url":"URL#1204497"
},
{
"@score":"1",
"@id":"1204498",
"info":{"authors":{"author":[{"@pid":"264/9212","text":"Nagadastagiri Challapalle"},{"@pid":"217/1551","text":"Sahithi Rampalli"},{"@pid":"163/3673","text":"Linghao Song"},{"@pid":"29/11469","text":"Nandhini Chandramoorthy"},{"@pid":"13/3711","text":"Karthik Swaminathan"},{"@pid":"11/2192","text":"John Sampson"},{"@pid":"80/1641","text":"Yiran Chen 0001"},{"@pid":"v/NarayananVijaykrishnan","text":"Vijaykrishnan Narayanan"}]},"title":"GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures.","venue":"ISCA","pages":"433-445","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChallapalleRSCS20","doi":"10.1109/ISCA45697.2020.00044","ee":"https://doi.org/10.1109/ISCA45697.2020.00044","url":"https://dblp.org/rec/conf/isca/ChallapalleRSCS20"},
"url":"URL#1204498"
},
{
"@score":"1",
"@id":"1204499",
"info":{"authors":{"author":[{"@pid":"270/3890","text":"Adarsh Chauhan"},{"@pid":"46/6130","text":"Jayesh Gaur"},{"@pid":"270/3905","text":"Zeev Sperber"},{"@pid":"250/9022","text":"Franck Sala"},{"@pid":"72/2991","text":"Lihu Rappoport"},{"@pid":"86/6783","text":"Adi Yoaz"},{"@pid":"36/1380","text":"Sreenivas Subramoney"}]},"title":"Auto-Predication of Critical Branches.","venue":"ISCA","pages":"92-104","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChauhanGSSRYS20","doi":"10.1109/ISCA45697.2020.00019","ee":"https://doi.org/10.1109/ISCA45697.2020.00019","url":"https://dblp.org/rec/conf/isca/ChauhanGSSRYS20"},
"url":"URL#1204499"
},
{
"@score":"1",
"@id":"1204500",
"info":{"authors":{"author":[{"@pid":"65/4423-58","text":"Chen Chen 0058"},{"@pid":"61/3649","text":"Xiaoyan Xiang"},{"@pid":"52/5716","text":"Chang Liu"},{"@pid":"270/3818","text":"Yunhai Shang"},{"@pid":"48/7610","text":"Ren Guo"},{"@pid":"59/9902","text":"Dongqi Liu"},{"@pid":"75/5278","text":"Yimin Lu"},{"@pid":"189/8909","text":"Ziyi Hao"},{"@pid":"205/7880","text":"Jiahui Luo"},{"@pid":"40/1798","text":"Zhijian Chen"},{"@pid":"10/10465","text":"Chunqiang Li"},{"@pid":"13/2109","text":"Yu Pu"},{"@pid":"144/6717","text":"Jianyi Meng"},{"@pid":"40/4081","text":"Xiaolang Yan"},{"@pid":"157/8128","text":"Yuan Xie"},{"@pid":"28/3949","text":"Xiaoning Qi"}]},"title":"Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product.","venue":"ISCA","pages":"52-64","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChenXLSGLLHLCLP20","doi":"10.1109/ISCA45697.2020.00016","ee":"https://doi.org/10.1109/ISCA45697.2020.00016","url":"https://dblp.org/rec/conf/isca/ChenXLSGLLHLCLP20"},
"url":"URL#1204500"
},
{
"@score":"1",
"@id":"1204501",
"info":{"authors":{"author":[{"@pid":"232/0135","text":"Jinglei Cheng"},{"@pid":"270/3878","text":"Haoqing Deng"},{"@pid":"42/5189","text":"Xuehai Qian"}]},"title":"AccQOC: Accelerating Quantum Optimal Control Based Pulse Generation.","venue":"ISCA","pages":"543-555","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChengDQ20","doi":"10.1109/ISCA45697.2020.00052","ee":"https://doi.org/10.1109/ISCA45697.2020.00052","url":"https://dblp.org/rec/conf/isca/ChengDQ20"},
"url":"URL#1204501"
},
{
"@score":"1",
"@id":"1204502",
"info":{"authors":{"author":[{"@pid":"214/9818","text":"Shenghsun Cho"},{"@pid":"02/2724","text":"Han Chen"},{"@pid":"243/1073","text":"Sergey Madaminov"},{"@pid":"46/4377","text":"Michael Ferdman"},{"@pid":"92/1970","text":"Peter A. Milder"}]},"title":"Flick: Fast and Lightweight ISA-Crossing Call for Heterogeneous-ISA Environments.","venue":"ISCA","pages":"187-198","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoCMFM20","doi":"10.1109/ISCA45697.2020.00026","ee":"https://doi.org/10.1109/ISCA45697.2020.00026","url":"https://dblp.org/rec/conf/isca/ChoCMFM20"},
"url":"URL#1204502"
},
{
"@score":"1",
"@id":"1204503",
"info":{"authors":{"author":[{"@pid":"167/7820","text":"Benjamin Y. Cho"},{"@pid":"163/0021","text":"Yongkee Kwon"},{"@pid":"184/8252","text":"Sangkug Lym"},{"@pid":"95/2048","text":"Mattan Erez"}]},"title":"Near Data Acceleration with Concurrent Host Access.","venue":"ISCA","pages":"818-831","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoKLE20","doi":"10.1109/ISCA45697.2020.00072","ee":"https://doi.org/10.1109/ISCA45697.2020.00072","url":"https://dblp.org/rec/conf/isca/ChoKLE20"},
"url":"URL#1204503"
},
{
"@score":"1",
"@id":"1204504",
"info":{"authors":{"author":[{"@pid":"184/8246","text":"Esha Choukse"},{"@pid":"82/9635","text":"Michael B. Sullivan 0001"},{"@pid":"13/434","text":"Mike O&apos;Connor"},{"@pid":"95/2048","text":"Mattan Erez"},{"@pid":"04/1535","text":"Jeff Pool"},{"@pid":"12/9118","text":"David W. Nellans"},{"@pid":"k/StephenWKeckler","text":"Stephen W. Keckler"}]},"title":"Buddy Compression: Enabling Larger Memory for Deep Learning and HPC Workloads on GPUs.","venue":"ISCA","pages":"926-939","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoukseSOEPNK20","doi":"10.1109/ISCA45697.2020.00080","ee":"https://doi.org/10.1109/ISCA45697.2020.00080","url":"https://dblp.org/rec/conf/isca/ChoukseSOEPNK20"},
"url":"URL#1204504"
},
{
"@score":"1",
"@id":"1204505",
"info":{"authors":{"author":[{"@pid":"64/3901-1","text":"Yongshan Ding 0001"},{"@pid":"230/4486","text":"Xin-Chuan Wu"},{"@pid":"159/0063","text":"Adam Holmes"},{"@pid":"270/3873","text":"Ash Wiseth"},{"@pid":"f/DianaFranklin","text":"Diana Franklin"},{"@pid":"m/MargaretMartonosi","text":"Margaret Martonosi"},{"@pid":"c/FTChong","text":"Frederic T. Chong"}]},"title":"SQUARE: Strategic Quantum Ancilla Reuse for Modular Quantum Programs via Cost-Effective Uncomputation.","venue":"ISCA","pages":"570-583","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DingWHWFMC20","doi":"10.1109/ISCA45697.2020.00054","ee":"https://doi.org/10.1109/ISCA45697.2020.00054","url":"https://dblp.org/rec/conf/isca/DingWHWFMC20"},
"url":"URL#1204505"
},
{
"@score":"1",
"@id":"1204506",
"info":{"authors":{"author":[{"@pid":"189/1203","text":"Alexandru Dutu"},{"@pid":"27/9796","text":"Matthew D. Sinclair"},{"@pid":"79/413","text":"Bradford M. Beckmann"},{"@pid":"w/DavidAWood","text":"David A. Wood 0001"},{"@pid":"247/5256","text":"Marcus Chow"}]},"title":"Independent Forward Progress of Work-groups.","venue":"ISCA","pages":"1022-1035","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DutuSB0C20","doi":"10.1109/ISCA45697.2020.00087","ee":"https://doi.org/10.1109/ISCA45697.2020.00087","url":"https://dblp.org/rec/conf/isca/DutuSB0C20"},
"url":"URL#1204506"
},
{
"@score":"1",
"@id":"1204507",
"info":{"authors":{"author":[{"@pid":"146/9586","text":"R. David Evans"},{"@pid":"266/0913","text":"Lufei Liu"},{"@pid":"a/TorMAamodt","text":"Tor M. Aamodt"}]},"title":"JPEG-ACT: Accelerating Deep Learning via Transform-based Lossy Compression.","venue":"ISCA","pages":"860-873","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/EvansLA20","doi":"10.1109/ISCA45697.2020.00075","ee":"https://doi.org/10.1109/ISCA45697.2020.00075","url":"https://dblp.org/rec/conf/isca/EvansLA20"},
"url":"URL#1204507"
},
{
"@score":"1",
"@id":"1204508",
"info":{"authors":{"author":[{"@pid":"217/0635","text":"Ben Feinberg"},{"@pid":"270/3869","text":"Benjamin C. Heyman"},{"@pid":"228/3455","text":"Darya Mikhailenko"},{"@pid":"198/1917-1","text":"Ryan Wong 0001"},{"@pid":"270/3963","text":"An C. Ho"},{"@pid":"i/EnginIpek","text":"Engin Ipek"}]},"title":"Commutative Data Reordering: A New Technique to Reduce Data Movement Energy on Sparse Inference Workloads.","venue":"ISCA","pages":"1076-1088","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/FeinbergHMWHI20","doi":"10.1109/ISCA45697.2020.00091","ee":"https://doi.org/10.1109/ISCA45697.2020.00091","url":"https://dblp.org/rec/conf/isca/FeinbergHMWHI20"},
"url":"URL#1204508"
},
{
"@score":"1",
"@id":"1204509",
"info":{"authors":{"author":[{"@pid":"175/0549","text":"Vaibhav Gogte"},{"@pid":"66/9854","text":"William Wang"},{"@pid":"72/8290","text":"Stephan Diestelhorst"},{"@pid":"c/PeterMChen","text":"Peter M. Chen"},{"@pid":"27/3820","text":"Satish Narayanasamy"},{"@pid":"01/1282","text":"Thomas F. Wenisch"}]},"title":"Relaxed Persist Ordering Using Strand Persistency.","venue":"ISCA","pages":"652-665","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GogteWDCNW20","doi":"10.1109/ISCA45697.2020.00060","ee":"https://doi.org/10.1109/ISCA45697.2020.00060","url":"https://dblp.org/rec/conf/isca/GogteWDCNW20"},
"url":"URL#1204509"
},
{
"@score":"1",
"@id":"1204510",
"info":{"authors":{"author":[{"@pid":"13/6645","text":"Brian Grayson"},{"@pid":"14/46","text":"Jeff Rupley"},{"@pid":"237/8138","text":"Gerald D. Zuraski"},{"@pid":"73/1651","text":"Eric Quinnell"},{"@pid":"96/2151","text":"Daniel A. Jiménez"},{"@pid":"10/2746","text":"Tarun Nakra"},{"@pid":"270/3940","text":"Paul Kitchin"},{"@pid":"270/3967","text":"Ryan Hensley"},{"@pid":"96/91","text":"Edward Brekelbaum"},{"@pid":"40/9848","text":"Vikas Sinha"},{"@pid":"69/8762","text":"Ankit Ghiya"}]},"title":"Evolution of the Samsung Exynos CPU Microarchitecture.","venue":"ISCA","pages":"40-51","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GraysonRZQJNKHB20","doi":"10.1109/ISCA45697.2020.00015","ee":"https://doi.org/10.1109/ISCA45697.2020.00015","url":"https://dblp.org/rec/conf/isca/GraysonRZQJNKHB20"},
"url":"URL#1204510"
},
{
"@score":"1",
"@id":"1204511",
"info":{"authors":{"author":[{"@pid":"33/5231","text":"Peng Gu"},{"@pid":"145/6282","text":"Xinfeng Xie"},{"@pid":"127/9591","text":"Yufei Ding"},{"@pid":"151/5469","text":"Guoyang Chen"},{"@pid":"19/949-3","text":"Weifeng Zhang 0003"},{"@pid":"53/8189","text":"Dimin Niu"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"}]},"title":"iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture.","venue":"ISCA","pages":"804-817","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GuXDCZNX20","doi":"10.1109/ISCA45697.2020.00071","ee":"https://doi.org/10.1109/ISCA45697.2020.00071","url":"https://dblp.org/rec/conf/isca/GuXDCZNX20"},
"url":"URL#1204511"
},
{
"@score":"1",
"@id":"1204512",
"info":{"authors":{"author":[{"@pid":"79/8759","text":"Udit Gupta"},{"@pid":"256/1552","text":"Samuel Hsia"},{"@pid":"152/3578","text":"Vikram Saraph"},{"@pid":"07/1021-20","text":"Xiaodong Wang 0020"},{"@pid":"135/8203","text":"Brandon Reagen"},{"@pid":"21/5583","text":"Gu-Yeon Wei"},{"@pid":"168/5992","text":"Hsien-Hsin S. Lee"},{"@pid":"30/135","text":"David Brooks 0001"},{"@pid":"26/9655","text":"Carole-Jean Wu"}]},"title":"DeepRecSys: A System for Optimizing End-To-End At-Scale Neural Recommendation Inference.","venue":"ISCA","pages":"982-995","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GuptaHSWRWL0W20","doi":"10.1109/ISCA45697.2020.00084","ee":"https://doi.org/10.1109/ISCA45697.2020.00084","url":"https://dblp.org/rec/conf/isca/GuptaHSWRWL0W20"},
"url":"URL#1204512"
},
{
"@score":"1",
"@id":"1204513",
"info":{"authors":{"author":[{"@pid":"270/3946","text":"Faruk Guvenilir"},{"@pid":"p/YaleNPatt","text":"Yale N. Patt"}]},"title":"Tailored Page Sizes.","venue":"ISCA","pages":"900-912","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GuvenilirP20","doi":"10.1109/ISCA45697.2020.00078","ee":"https://doi.org/10.1109/ISCA45697.2020.00078","url":"https://dblp.org/rec/conf/isca/GuvenilirP20"},
"url":"URL#1204513"
},
{
"@score":"1",
"@id":"1204514",
"info":{"authors":{"author":[{"@pid":"218/1227","text":"Jawad Haj-Yahya"},{"@pid":"178/2725","text":"Mohammed Alser"},{"@pid":"148/9733","text":"Jeremie S. Kim"},{"@pid":"147/4019","text":"Abdullah Giray Yaglikçi"},{"@pid":"163/0027","text":"Nandita Vijaykumar"},{"@pid":"51/7846","text":"Efraim Rotem"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors.","venue":"ISCA","pages":"227-240","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Haj-YahyaAKYVRM20","doi":"10.1109/ISCA45697.2020.00029","ee":"https://doi.org/10.1109/ISCA45697.2020.00029","url":"https://dblp.org/rec/conf/isca/Haj-YahyaAKYVRM20"},
"url":"URL#1204514"
},
{
"@score":"1",
"@id":"1204515",
"info":{"authors":{"author":[{"@pid":"202/2465","text":"Nastaran Hajinazar"},{"@pid":"201/1831","text":"Pratyush Patel"},{"@pid":"147/0857","text":"Minesh Patel"},{"@pid":"250/8887","text":"Konstantinos Kanellopoulos"},{"@pid":"94/7357","text":"Saugata Ghose"},{"@pid":"117/0573","text":"Rachata Ausavarungnirun"},{"@pid":"197/9584","text":"Geraldo F. Oliveira"},{"@pid":"36/248","text":"Jonathan Appavoo"},{"@pid":"117/0561","text":"Vivek Seshadri"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework.","venue":"ISCA","pages":"1050-1063","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HajinazarPPKGAO20","doi":"10.1109/ISCA45697.2020.00089","ee":"https://doi.org/10.1109/ISCA45697.2020.00089","url":"https://dblp.org/rec/conf/isca/HajinazarPPKGAO20"},
"url":"URL#1204515"
},
{
"@score":"1",
"@id":"1204516",
"info":{"authors":{"author":[{"@pid":"130/7622","text":"Tae Jun Ham"},{"@pid":"191/0533","text":"David Bruns-Smith"},{"@pid":"238/2083","text":"Brendan Sweeney"},{"@pid":"185/6602-1","text":"Yejin Lee 0001"},{"@pid":"270/3933","text":"Seong Hoon Seo"},{"@pid":"270/3831","text":"U. Gyeong Song"},{"@pid":"149/4002","text":"Young H. Oh"},{"@pid":"a/KrsteAsanovic","text":"Krste Asanovic"},{"@pid":"21/4685","text":"Jae W. Lee"},{"@pid":"23/3943","text":"Lisa Wu Wills"}]},"title":"Genesis: A Hardware Acceleration Framework for Genomic Data Analysis.","venue":"ISCA","pages":"254-267","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HamBSLSSOALW20","doi":"10.1109/ISCA45697.2020.00031","ee":"https://doi.org/10.1109/ISCA45697.2020.00031","url":"https://dblp.org/rec/conf/isca/HamBSLSSOALW20"},
"url":"URL#1204516"
},
{
"@score":"1",
"@id":"1204517",
"info":{"authors":{"author":[{"@pid":"09/3951","text":"G. Glenn Henry"},{"@pid":"89/6815","text":"Parviz Palangpour"},{"@pid":"04/7066","text":"Michael Thomson"},{"@pid":"252/5619","text":"J. Scott Gardner"},{"@pid":"270/3858","text":"Bryce Arden"},{"@pid":"115/6240","text":"Jim Donahue"},{"@pid":"270/3922","text":"Kimble Houck"},{"@pid":"270/3927","text":"Jonathan Johnson"},{"@pid":"58/5014","text":"Kyle O&apos;Brien"},{"@pid":"270/3964","text":"Scott Petersen"},{"@pid":"270/3879","text":"Benjamin Seroussi"},{"@pid":"270/3921","text":"Tyler Walker"}]},"title":"High-Performance Deep-Learning Coprocessor Integrated into x86 SoC with Server-Class CPUs Industrial Product.","venue":"ISCA","pages":"15-26","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HenryPTGADHJOPS20","doi":"10.1109/ISCA45697.2020.00013","ee":"https://doi.org/10.1109/ISCA45697.2020.00013","url":"https://dblp.org/rec/conf/isca/HenryPTGADHJOPS20"},
"url":"URL#1204517"
},
{
"@score":"1",
"@id":"1204518",
"info":{"authors":{"author":[{"@pid":"159/0063","text":"Adam Holmes"},{"@pid":"176/6942","text":"Mohammad Reza Jokar"},{"@pid":"169/9032","text":"Ghasem Pasandi"},{"@pid":"64/3901-1","text":"Yongshan Ding 0001"},{"@pid":"p/MassoudPedram","text":"Massoud Pedram"},{"@pid":"c/FTChong","text":"Frederic T. Chong"}]},"title":"NISQ+: Boosting quantum computing power by approximating quantum error correction.","venue":"ISCA","pages":"556-569","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HolmesJPDPC20","doi":"10.1109/ISCA45697.2020.00053","ee":"https://doi.org/10.1109/ISCA45697.2020.00053","url":"https://dblp.org/rec/conf/isca/HolmesJPDPC20"},
"url":"URL#1204518"
},
{
"@score":"1",
"@id":"1204519",
"info":{"authors":{"author":[{"@pid":"270/3959","text":"Naorin Hossain"},{"@pid":"162/9999","text":"Caroline Trippel"},{"@pid":"m/MargaretMartonosi","text":"Margaret Martonosi"}]},"title":"TransForm: Formally Specifying Transistency Models and Synthesizing Enhanced Litmus Tests.","venue":"ISCA","pages":"874-887","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HossainTM20","doi":"10.1109/ISCA45697.2020.00076","ee":"https://doi.org/10.1109/ISCA45697.2020.00076","url":"https://dblp.org/rec/conf/isca/HossainTM20"},
"url":"URL#1204519"
},
{
"@score":"1",
"@id":"1204520",
"info":{"authors":{"author":[{"@pid":"264/9899","text":"Ranggi Hwang"},{"@pid":"27/6169","text":"Taehun Kim"},{"@pid":"217/0552","text":"Youngeun Kwon"},{"@pid":"02/8105","text":"Minsoo Rhu"}]},"title":"Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations.","venue":"ISCA","pages":"968-981","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HwangKKR20","doi":"10.1109/ISCA45697.2020.00083","ee":"https://doi.org/10.1109/ISCA45697.2020.00083","url":"https://dblp.org/rec/conf/isca/HwangKKR20"},
"url":"URL#1204520"
},
{
"@score":"1",
"@id":"1204521",
"info":{"authors":{"author":[{"@pid":"213/1128","text":"Jaeyoung Jang"},{"@pid":"227/6030","text":"Sungjun Jung"},{"@pid":"270/3955","text":"Sunmin Jeong"},{"@pid":"81/4136-1","text":"Jun Heo 0001"},{"@pid":"166/8877","text":"Hoon Shin"},{"@pid":"130/7622","text":"Tae Jun Ham"},{"@pid":"21/4685","text":"Jae W. Lee"}]},"title":"A Specialized Architecture for Object Serialization with Applications to Big Data Analytics.","venue":"ISCA","pages":"322-334","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JangJJHSHL20","doi":"10.1109/ISCA45697.2020.00036","ee":"https://doi.org/10.1109/ISCA45697.2020.00036","url":"https://dblp.org/rec/conf/isca/JangJJHSHL20"},
"url":"URL#1204521"
},
{
"@score":"1",
"@id":"1204522",
"info":{"authors":{"author":[{"@pid":"11/10954","text":"Gangwon Jo"},{"@pid":"202/9987","text":"Heehoon Kim"},{"@pid":"42/10833","text":"Jeesoo Lee"},{"@pid":"30/880","text":"Jaejin Lee"}]},"title":"SOFF: An OpenCL High-Level Synthesis Framework for FPGAs.","venue":"ISCA","pages":"295-308","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JoKLL20","doi":"10.1109/ISCA45697.2020.00034","ee":"https://doi.org/10.1109/ISCA45697.2020.00034","url":"https://dblp.org/rec/conf/isca/JoKLL20"},
"url":"URL#1204522"
},
{
"@score":"1",
"@id":"1204523",
"info":{"authors":{"author":[{"@pid":"245/7176","text":"Aditya K. Kamath"},{"@pid":"270/3828","text":"Alvin A. George"},{"@pid":"12/6041","text":"Arkaprava Basu"}]},"title":"ScoRD: A Scoped Race Detector for GPUs.","venue":"ISCA","pages":"1036-1049","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KamathGB20","doi":"10.1109/ISCA45697.2020.00088","ee":"https://doi.org/10.1109/ISCA45697.2020.00088","url":"https://dblp.org/rec/conf/isca/KamathGB20"},
"url":"URL#1204523"
},
{
"@score":"1",
"@id":"1204524",
"info":{"authors":{"author":[{"@pid":"161/0198","text":"Ioannis Karageorgos"},{"@pid":"270/3823","text":"Karthik Sriram"},{"@pid":"173/9812","text":"Ján Veselý"},{"@pid":"74/4000","text":"Michael Wu"},{"@pid":"270/3844","text":"Marc Powell"},{"@pid":"119/4271","text":"David A. Borton"},{"@pid":"m/RajitManohar","text":"Rajit Manohar"},{"@pid":"78/4478","text":"Abhishek Bhattacharjee"}]},"title":"Hardware-Software Co-Design for Brain-Computer Interfaces.","venue":"ISCA","pages":"391-404","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KarageorgosSVWP20","doi":"10.1109/ISCA45697.2020.00041","ee":"https://doi.org/10.1109/ISCA45697.2020.00041","url":"https://dblp.org/rec/conf/isca/KarageorgosSVWP20"},
"url":"URL#1204524"
},
{
"@score":"1",
"@id":"1204525",
"info":{"authors":{"author":[{"@pid":"129/2402","text":"Rajat Kateja"},{"@pid":"42/7272","text":"Nathan Beckmann"},{"@pid":"g/GregoryRGanger","text":"Gregory R. Ganger"}]},"title":"TVARAK: Software-Managed Hardware Offload for Redundancy in Direct-Access NVM Storage.","venue":"ISCA","pages":"624-637","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KatejaBG20","doi":"10.1109/ISCA45697.2020.00058","ee":"https://doi.org/10.1109/ISCA45697.2020.00058","url":"https://dblp.org/rec/conf/isca/KatejaBG20"},
"url":"URL#1204525"
},
{
"@score":"1",
"@id":"1204526",
"info":{"authors":{"author":[{"@pid":"179/7574","text":"Liu Ke"},{"@pid":"79/8759","text":"Udit Gupta"},{"@pid":"167/7820","text":"Benjamin Youngjae Cho"},{"@pid":"30/135","text":"David Brooks 0001"},{"@pid":"57/5163","text":"Vikas Chandra"},{"@pid":"217/0471","text":"Utku Diril"},{"@pid":"21/6375","text":"Amin Firoozshahian"},{"@pid":"77/1117","text":"Kim M. Hazelwood"},{"@pid":"177/3681","text":"Bill Jia"},{"@pid":"168/5992","text":"Hsien-Hsin S. Lee"},{"@pid":"70/1726-4","text":"Meng Li 0004"},{"@pid":"220/3122","text":"Bert Maher"},{"@pid":"87/8721","text":"Dheevatsa Mudigere"},{"@pid":"79/2042","text":"Maxim Naumov"},{"@pid":"230/8127","text":"Martin Schatz"},{"@pid":"22/4090","text":"Mikhail Smelyanskiy"},{"@pid":"07/1021-20","text":"Xiaodong Wang 0020"},{"@pid":"135/8203","text":"Brandon Reagen"},{"@pid":"26/9655","text":"Carole-Jean Wu"},{"@pid":"53/1682","text":"Mark Hempstead"},{"@pid":"36/31-1","text":"Xuan Zhang 0001"}]},"title":"RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing.","venue":"ISCA","pages":"790-803","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KeGC0CDFHJL0MMN20","doi":"10.1109/ISCA45697.2020.00070","ee":"https://doi.org/10.1109/ISCA45697.2020.00070","url":"https://dblp.org/rec/conf/isca/KeGC0CDFHJL0MMN20"},
"url":"URL#1204526"
},
{
"@score":"1",
"@id":"1204527",
"info":{"authors":{"author":[{"@pid":"157/6537","text":"Mahmoud Khairy"},{"@pid":"270/3944","text":"Zhesheng Shen"},{"@pid":"a/TorMAamodt","text":"Tor M. Aamodt"},{"@pid":"55/11281","text":"Timothy G. Rogers"}]},"title":"Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling.","venue":"ISCA","pages":"473-486","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KhairySAR20","doi":"10.1109/ISCA45697.2020.00047","ee":"https://doi.org/10.1109/ISCA45697.2020.00047","url":"https://dblp.org/rec/conf/isca/KhairySAR20"},
"url":"URL#1204527"
},
{
"@score":"1",
"@id":"1204528",
"info":{"authors":{"author":[{"@pid":"148/9733","text":"Jeremie S. Kim"},{"@pid":"147/0857","text":"Minesh Patel"},{"@pid":"147/4019","text":"Abdullah Giray Yaglikçi"},{"@pid":"147/4013","text":"Hasan Hassan"},{"@pid":"250/8903","text":"Roknoddin Azizi"},{"@pid":"06/10860-1","text":"Lois Orosa 0001"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques.","venue":"ISCA","pages":"638-651","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimPYHAOM20","doi":"10.1109/ISCA45697.2020.00059","ee":"https://doi.org/10.1109/ISCA45697.2020.00059","url":"https://dblp.org/rec/conf/isca/KimPYHAOM20"},
"url":"URL#1204528"
},
{
"@score":"1",
"@id":"1204529",
"info":{"authors":{"author":[{"@pid":"148/6611","text":"Benjamin Klenk"},{"@pid":"06/4489-9","text":"Nan Jiang 0009"},{"@pid":"36/800","text":"Greg Thorson"},{"@pid":"54/10926","text":"Larry Dennison"}]},"title":"An In-Network Architecture for Accelerating Shared-Memory Multiprocessor Collectives.","venue":"ISCA","pages":"996-1009","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KlenkJTD20","doi":"10.1109/ISCA45697.2020.00085","ee":"https://doi.org/10.1109/ISCA45697.2020.00085","url":"https://dblp.org/rec/conf/isca/KlenkJTD20"},
"url":"URL#1204529"
},
{
"@score":"1",
"@id":"1204530",
"info":{"authors":{"author":[{"@pid":"177/8591","text":"Alexey Lavrov"},{"@pid":"49/4239","text":"David Wentzlaff"}]},"title":"HyperTRIO: Hyper-Tenant Translation of I/O Addresses.","venue":"ISCA","pages":"487-500","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LavrovW20","doi":"10.1109/ISCA45697.2020.00048","ee":"https://doi.org/10.1109/ISCA45697.2020.00048","url":"https://dblp.org/rec/conf/isca/LavrovW20"},
"url":"URL#1204530"
},
{
"@score":"1",
"@id":"1204531",
"info":{"authors":{"author":[{"@pid":"244/9237","text":"Gyusun Lee"},{"@pid":"187/4102-1","text":"Wenjing Jin 0001"},{"@pid":"244/9272","text":"Wonsuk Song"},{"@pid":"244/9187","text":"Jeonghun Gong"},{"@pid":"119/3995","text":"Jonghyun Bae"},{"@pid":"130/7622","text":"Tae Jun Ham"},{"@pid":"21/4685","text":"Jae W. Lee"},{"@pid":"57/1613","text":"Jinkyu Jeong"}]},"title":"A Case for Hardware-Based Demand Paging.","venue":"ISCA","pages":"1103-1116","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LeeJSGBHLJ20","doi":"10.1109/ISCA45697.2020.00093","ee":"https://doi.org/10.1109/ISCA45697.2020.00093","url":"https://dblp.org/rec/conf/isca/LeeJSGBHLJ20"},
"url":"URL#1204531"
},
{
"@score":"1",
"@id":"1204532",
"info":{"authors":{"author":[{"@pid":"69/8130","text":"Weitao Li"},{"@pid":"04/383-11","text":"Pengfei Xu 0011"},{"@pid":"50/2082-13","text":"Yang Zhao 0013"},{"@pid":"154/1110","text":"Haitong Li"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"120/6981","text":"Yingyan Lin"}]},"title":"Timely: Pushing Data Movements And Interfaces In Pim Accelerators Towards Local And In Time Domain.","venue":"ISCA","pages":"832-845","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Li0ZL0L20","doi":"10.1109/ISCA45697.2020.00073","ee":"https://doi.org/10.1109/ISCA45697.2020.00073","url":"https://dblp.org/rec/conf/isca/Li0ZL0L20"},
"url":"URL#1204532"
},
{
"@score":"1",
"@id":"1204533",
"info":{"authors":{"author":[{"@pid":"266/1450","text":"Haocong Luo"},{"@pid":"237/7886","text":"Taha Shahroodi"},{"@pid":"147/4013","text":"Hasan Hassan"},{"@pid":"147/0857","text":"Minesh Patel"},{"@pid":"147/4019","text":"Abdullah Giray Yaglikçi"},{"@pid":"06/10860-1","text":"Lois Orosa 0001"},{"@pid":"123/2642-1","text":"Jisung Park 0001"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off.","venue":"ISCA","pages":"666-679","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LuoSHPYOPM20","doi":"10.1109/ISCA45697.2020.00061","ee":"https://doi.org/10.1109/ISCA45697.2020.00061","url":"https://dblp.org/rec/conf/isca/LuoSHPYOPM20"},
"url":"URL#1204533"
},
{
"@score":"1",
"@id":"1204534",
"info":{"authors":{"author":[{"@pid":"165/5180","text":"Prakash Murali"},{"@pid":"270/3932","text":"Dripto M. Debroy"},{"@pid":"90/5806","text":"Kenneth R. Brown"},{"@pid":"m/MargaretMartonosi","text":"Margaret Martonosi"}]},"title":"Architecting Noisy Intermediate-Scale Trapped Ion Quantum Computers.","venue":"ISCA","pages":"529-542","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/MuraliDBM20","doi":"10.1109/ISCA45697.2020.00051","ee":"https://doi.org/10.1109/ISCA45697.2020.00051","url":"https://dblp.org/rec/conf/isca/MuraliDBM20"},
"url":"URL#1204534"
},
{
"@score":"1",
"@id":"1204535",
"info":{"authors":{"author":[{"@pid":"42/10515","text":"Surya Narayanan"},{"@pid":"208/0333","text":"Karl Taht"},{"@pid":"20/6518","text":"Rajeev Balasubramonian"},{"@pid":"196/3714","text":"Edouard Giacomin"},{"@pid":"48/9513","text":"Pierre-Emmanuel Gaillardon"}]},"title":"SpinalFlow: An Architecture and Dataflow Tailored for Spiking Neural Networks.","venue":"ISCA","pages":"349-362","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NarayananTBGG20","doi":"10.1109/ISCA45697.2020.00038","ee":"https://doi.org/10.1109/ISCA45697.2020.00038","url":"https://dblp.org/rec/conf/isca/NarayananTBGG20"},
"url":"URL#1204535"
},
{
"@score":"1",
"@id":"1204536",
"info":{"authors":{"author":[{"@pid":"217/6692","text":"Nicolai Oswald"},{"@pid":"24/1972","text":"Vijay Nagarajan"},{"@pid":"27/2064","text":"Daniel J. Sorin"}]},"title":"HieraGen: Automated Generation of Concurrent, Hierarchical Cache Coherence Protocols.","venue":"ISCA","pages":"888-899","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/OswaldNS20","doi":"10.1109/ISCA45697.2020.00077","ee":"https://doi.org/10.1109/ISCA45697.2020.00077","url":"https://dblp.org/rec/conf/isca/OswaldNS20"},
"url":"URL#1204536"
},
{
"@score":"1",
"@id":"1204537",
"info":{"authors":{"author":[{"@pid":"270/3928","text":"Samuel Pakalapati"},{"@pid":"118/8964","text":"Biswabandan Panda"}]},"title":"Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Spatial Hardware Prefetching.","venue":"ISCA","pages":"118-131","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PakalapatiP20","doi":"10.1109/ISCA45697.2020.00021","ee":"https://doi.org/10.1109/ISCA45697.2020.00021","url":"https://dblp.org/rec/conf/isca/PakalapatiP20"},
"url":"URL#1204537"
},
{
"@score":"1",
"@id":"1204538",
"info":{"authors":{"author":[{"@pid":"227/0785","text":"Joongun Park"},{"@pid":"270/3821","text":"Naegyeong Kang"},{"@pid":"49/6795-1","text":"Taehoon Kim 0001"},{"@pid":"94/8239","text":"Youngjin Kwon"},{"@pid":"83/5240","text":"Jaehyuk Huh"}]},"title":"Nested Enclave: Supporting Fine-grained Hierarchical Isolation with SGX.","venue":"ISCA","pages":"776-789","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ParkKKKH20","doi":"10.1109/ISCA45697.2020.00069","ee":"https://doi.org/10.1109/ISCA45697.2020.00069","url":"https://dblp.org/rec/conf/isca/ParkKKKH20"},
"url":"URL#1204538"
},
{
"@score":"1",
"@id":"1204539",
"info":{"authors":{"author":[{"@pid":"88/2610","text":"Vijay Janapa Reddi"},{"@pid":"47/4023","text":"Christine Cheng"},{"@pid":"83/10723","text":"David Kanter"},{"@pid":"47/739","text":"Peter Mattson"},{"@pid":"252/5045","text":"Guenther Schmuelling"},{"@pid":"26/9655","text":"Carole-Jean Wu"},{"@pid":"73/3812","text":"Brian Anderson"},{"@pid":"50/11278","text":"Maximilien Breughe"},{"@pid":"252/5380","text":"Mark Charlebois"},{"@pid":"228/6609","text":"William Chou"},{"@pid":"252/5504","text":"Ramesh Chukka"},{"@pid":"222/1849","text":"Cody Coleman"},{"@pid":"12/10723","text":"Sam Davis"},{"@pid":"49/8337","text":"Pan Deng"},{"@pid":"06/1767","text":"Greg Diamos"},{"@pid":"96/9662","text":"Jared Duke"},{"@pid":"91/7182","text":"Dave Fick"},{"@pid":"252/5619","text":"J. Scott Gardner"},{"@pid":"155/1915","text":"Itay Hubara"},{"@pid":"04/310","text":"Sachin Idgunji"},{"@pid":"42/4418","text":"Thomas B. Jablin"},{"@pid":"252/5150","text":"Jeff Jiao"},{"@pid":"39/10957","text":"Tom St. John"},{"@pid":"164/1303","text":"Pankaj Kanwar"},{"@pid":"76/1630","text":"David Lee"},{"@pid":"249/9328","text":"Jeffery Liao"},{"@pid":"40/1088","text":"Anton Lokhmotov"},{"@pid":"155/9885","text":"Francisco Massa"},{"@pid":"55/8611","text":"Peng Meng"},{"@pid":"37/357","text":"Paulius Micikevicius"},{"@pid":"42/7355","text":"Colin Osborne"},{"@pid":"118/8979","text":"Gennady Pekhimenko"},{"@pid":"252/5457","text":"Arun Tejusve Raghunath Rajan"},{"@pid":"252/5409","text":"Dilip Sequeira"},{"@pid":"19/4292","text":"Ashish Sirasao"},{"@pid":"51/394","text":"Fei Sun"},{"@pid":"179/3388","text":"Hanlin Tang"},{"@pid":"04/7066","text":"Michael Thomson"},{"@pid":"252/5421","text":"Frank Wei"},{"@pid":"77/4064","text":"Ephrem Wu"},{"@pid":"232/1985","text":"Lingjie Xu"},{"@pid":"79/5192","text":"Koichi Yamada"},{"@pid":"47/2129","text":"Bing Yu"},{"@pid":"79/6808","text":"George Yuan"},{"@pid":"252/5630","text":"Aaron Zhong"},{"@pid":"23/8011","text":"Peizhao Zhang"},{"@pid":"39/10084","text":"Yuchen Zhou"}]},"title":"MLPerf Inference Benchmark.","venue":"ISCA","pages":"446-459","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ReddiCKMSWABCCC20","doi":"10.1109/ISCA45697.2020.00045","ee":"https://doi.org/10.1109/ISCA45697.2020.00045","url":"https://dblp.org/rec/conf/isca/ReddiCKMSWABCCC20"},
"url":"URL#1204539"
},
{
"@score":"1",
"@id":"1204540",
"info":{"authors":{"author":[{"@pid":"270/3974","text":"Nikola Samardzic"},{"@pid":"214/9831","text":"Weikang Qiao"},{"@pid":"270/3883","text":"Vaibhav Aggarwal"},{"@pid":"c/MCFrankChang","text":"Mau-Chung Frank Chang"},{"@pid":"c/JasonCong","text":"Jason Cong"}]},"title":"Bonsai: High-Performance Adaptive Merge Tree Sorting.","venue":"ISCA","pages":"282-294","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SamardzicQACC20","doi":"10.1109/ISCA45697.2020.00033","ee":"https://doi.org/10.1109/ISCA45697.2020.00033","url":"https://dblp.org/rec/conf/isca/SamardzicQACC20"},
"url":"URL#1204540"
},
{
"@score":"1",
"@id":"1204541",
"info":{"authors":{"author":[{"@pid":"202/8434","text":"Rasool Sharifi"},{"@pid":"76/11029","text":"Ashish Venkat"}]},"title":"CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities.","venue":"ISCA","pages":"762-775","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SharifiV20","doi":"10.1109/ISCA45697.2020.00068","ee":"https://doi.org/10.1109/ISCA45697.2020.00068","url":"https://dblp.org/rec/conf/isca/SharifiV20"},
"url":"URL#1204541"
},
{
"@score":"1",
"@id":"1204542",
"info":{"authors":{"author":[{"@pid":"213/5077","text":"Sonali Singh"},{"@pid":"139/7923","text":"Anup Sarma"},{"@pid":"190/6807","text":"Nicholas Jao"},{"@pid":"169/7812","text":"Ashutosh Pattnaik"},{"@pid":"224/0390","text":"Sen Lu"},{"@pid":"254/1246","text":"Kezhou Yang"},{"@pid":"12/10604","text":"Abhronil Sengupta"},{"@pid":"v/NarayananVijaykrishnan","text":"Vijaykrishnan Narayanan"},{"@pid":"d/ChitaRDas","text":"Chita R. Das"}]},"title":"NEBULA: A Neuromorphic Spin-Based Ultra-Low Power Architecture for SNNs and ANNs.","venue":"ISCA","pages":"363-376","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SinghSJPLYSND20","doi":"10.1109/ISCA45697.2020.00039","ee":"https://doi.org/10.1109/ISCA45697.2020.00039","url":"https://dblp.org/rec/conf/isca/SinghSJPLYSND20"},
"url":"URL#1204542"
},
{
"@score":"1",
"@id":"1204543",
"info":{"authors":{"author":[{"@pid":"191/7793-2","text":"Dimitrios Skarlatos 0002"},{"@pid":"202/9982","text":"Umur Darbaz"},{"@pid":"178/3211","text":"Bhargava Gopireddy"},{"@pid":"18/1402","text":"Nam Sung Kim"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"BabelFish: Fusing Address Translations for Containers.","venue":"ISCA","pages":"501-514","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SkarlatosDGKT20","doi":"10.1109/ISCA45697.2020.00049","ee":"https://doi.org/10.1109/ISCA45697.2020.00049","url":"https://dblp.org/rec/conf/isca/SkarlatosDGKT20"},
"url":"URL#1204543"
},
{
"@score":"1",
"@id":"1204544",
"info":{"authors":{"author":[{"@pid":"220/4324","text":"Zhuoran Song"},{"@pid":"270/3852","text":"Bangqi Fu"},{"@pid":"254/0425","text":"Feiyang Wu"},{"@pid":"270/3830","text":"Zhaoming Jiang"},{"@pid":"45/4954-2","text":"Li Jiang 0002"},{"@pid":"23/8030","text":"Naifeng Jing"},{"@pid":"88/6436","text":"Xiaoyao Liang"}]},"title":"DRQ: Dynamic Region-based Quantization for Deep Neural Network Acceleration.","venue":"ISCA","pages":"1010-1021","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SongFWJ0JL20","doi":"10.1109/ISCA45697.2020.00086","ee":"https://doi.org/10.1109/ISCA45697.2020.00086","url":"https://dblp.org/rec/conf/isca/SongFWJ0JL20"},
"url":"URL#1204544"
},
{
"@score":"1",
"@id":"1204545",
"info":{"authors":{"author":[{"@pid":"119/3699","text":"Vinesh Srinivasan"},{"@pid":"88/9322","text":"Rangeen Basu Roy Chowdhury"},{"@pid":"87/6036","text":"Eric Rotenberg"}]},"title":"Slipstream Processors Revisited: Exploiting Branch Sets.","venue":"ISCA","pages":"105-117","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SrinivasanCR20","doi":"10.1109/ISCA45697.2020.00020","ee":"https://doi.org/10.1109/ISCA45697.2020.00020","url":"https://dblp.org/rec/conf/isca/SrinivasanCR20"},
"url":"URL#1204545"
},
{
"@score":"1",
"@id":"1204546",
"info":{"authors":{"author":[{"@pid":"148/4025","text":"Mark Sutherland"},{"@pid":"45/7178-3","text":"Siddharth Gupta 0003"},{"@pid":"f/BabakFalsafi","text":"Babak Falsafi"},{"@pid":"36/5512","text":"Virendra J. Marathe"},{"@pid":"04/3696","text":"Dionisios N. Pnevmatikatos"},{"@pid":"142/3203","text":"Alexandros Daglis"}]},"title":"The NEBULA RPC-Optimized Architecture.","venue":"ISCA","pages":"199-212","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SutherlandGFMPD20","doi":"10.1109/ISCA45697.2020.00027","ee":"https://doi.org/10.1109/ISCA45697.2020.00027","url":"https://dblp.org/rec/conf/isca/SutherlandGFMPD20"},
"url":"URL#1204546"
},
{
"@score":"1",
"@id":"1204547",
"info":{"authors":{"author":[{"@pid":"43/7646","text":"Meysam Taassori"},{"@pid":"20/6518","text":"Rajeev Balasubramonian"},{"@pid":"24/3570","text":"Siddhartha Chhabra"},{"@pid":"77/5087","text":"Alaa R. Alameldeen"},{"@pid":"270/3839","text":"Manjula Peddireddy"},{"@pid":"91/4118","text":"Rajat Agarwal"},{"@pid":"02/1650","text":"Ryan Stutsman"}]},"title":"Compact Leakage-Free Support for Integrity and Reliability.","venue":"ISCA","pages":"735-748","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TaassoriBCAPAS20","doi":"10.1109/ISCA45697.2020.00066","ee":"https://doi.org/10.1109/ISCA45697.2020.00066","url":"https://dblp.org/rec/conf/isca/TaassoriBCAPAS20"},
"url":"URL#1204547"
},
{
"@score":"1",
"@id":"1204548",
"info":{"authors":{"author":[{"@pid":"174/8281","text":"Mohammadkazem Taram"},{"@pid":"76/11029","text":"Ashish Venkat"},{"@pid":"t/DeanMTullsen","text":"Dean M. Tullsen"}]},"title":"Packet Chasing: Spying on Network Packets over a Cache Side-Channel.","venue":"ISCA","pages":"721-734","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TaramVT20","doi":"10.1109/ISCA45697.2020.00065","ee":"https://doi.org/10.1109/ISCA45697.2020.00065","url":"https://dblp.org/rec/conf/isca/TaramVT20"},
"url":"URL#1204548"
},
{
"@score":"1",
"@id":"1204549",
"info":{"authors":{"author":[{"@pid":"180/3700","text":"Matthew Vilim"},{"@pid":"173/9807","text":"Alexander Rucker"},{"@pid":"76/10181-1","text":"Yaqi Zhang 0001"},{"@pid":"26/11413","text":"Sophia Liu"},{"@pid":"o/KunleOlukotun","text":"Kunle Olukotun"}]},"title":"Gorgon: Accelerating Machine Learning from Relational Data.","venue":"ISCA","pages":"309-321","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/VilimRZLO20","doi":"10.1109/ISCA45697.2020.00035","ee":"https://doi.org/10.1109/ISCA45697.2020.00035","url":"https://dblp.org/rec/conf/isca/VilimRZLO20"},
"url":"URL#1204549"
},
{
"@score":"1",
"@id":"1204550",
"info":{"authors":{"author":[{"@pid":"184/8290","text":"Moyang Wang"},{"@pid":"122/4949","text":"Tuan Ta"},{"@pid":"31/6230","text":"Lin Cheng"},{"@pid":"20/4601","text":"Christopher Batten"}]},"title":"Efficiently Supporting Dynamic Task Parallelism on Heterogeneous Cache-Coherent Systems.","venue":"ISCA","pages":"173-186","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangTCB20","doi":"10.1109/ISCA45697.2020.00025","ee":"https://doi.org/10.1109/ISCA45697.2020.00025","url":"https://dblp.org/rec/conf/isca/WangTCB20"},
"url":"URL#1204550"
},
{
"@score":"1",
"@id":"1204551",
"info":{"authors":{"author":[{"@pid":"07/7742","text":"Xueliang Wei"},{"@pid":"48/5939-1","text":"Dan Feng 0001"},{"@pid":"11/4740-1","text":"Wei Tong 0001"},{"@pid":"97/6737","text":"Jingning Liu"},{"@pid":"207/3470","text":"Liuqing Ye"}]},"title":"MorLog: Morphable Hardware Logging for Atomic Persistence in Non-Volatile Main Memory.","venue":"ISCA","pages":"610-623","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Wei0TLY20","doi":"10.1109/ISCA45697.2020.00057","ee":"https://doi.org/10.1109/ISCA45697.2020.00057","url":"https://dblp.org/rec/conf/isca/Wei0TLY20"},
"url":"URL#1204551"
},
{
"@score":"1",
"@id":"1204552",
"info":{"authors":{"author":[{"@pid":"52/328-16","text":"Di Wu 0016"},{"@pid":"127/3636","text":"Jingjie Li"},{"@pid":"270/3836","text":"Ruokai Yin"},{"@pid":"185/5809","text":"Hsuan Hsiao"},{"@pid":"76/2864-1","text":"Younghyun Kim 0001"},{"@pid":"157/2774","text":"Joshua San Miguel"}]},"title":"UGEMM: Unary Computing Architecture for GEMM Applications.","venue":"ISCA","pages":"377-390","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WuLYHKM20","doi":"10.1109/ISCA45697.2020.00040","ee":"https://doi.org/10.1109/ISCA45697.2020.00040","url":"https://dblp.org/rec/conf/isca/WuLYHKM20"},
"url":"URL#1204552"
},
{
"@score":"1",
"@id":"1204553",
"info":{"authors":{"author":[{"@pid":"76/934","text":"Zhenyu Xu"},{"@pid":"270/3838","text":"Thomas Mauldin"},{"@pid":"202/5570","text":"Zheyi Yao"},{"@pid":"207/0319","text":"Shuyi Pei"},{"@pid":"64/5099","text":"Tao Wei"},{"@pid":"47/3749-1","text":"Qing Yang 0001"}]},"title":"A Bus Authentication and Anti-Probing Architecture Extending Hardware Trusted Computing Base Off CPU Chips and Beyond.","venue":"ISCA","pages":"749-761","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/XuMYPWY20","doi":"10.1109/ISCA45697.2020.00067","ee":"https://doi.org/10.1109/ISCA45697.2020.00067","url":"https://dblp.org/rec/conf/isca/XuMYPWY20"},
"url":"URL#1204553"
},
{
"@score":"1",
"@id":"1204554",
"info":{"authors":{"author":[{"@pid":"78/10373-1","text":"Yuanchao Xu 0001"},{"@pid":"89/10957","text":"Chencheng Ye"},{"@pid":"11/2624","text":"Yan Solihin"},{"@pid":"36/4172","text":"Xipeng Shen"}]},"title":"Hardware-Based Domain Virtualization for Intra-Process Isolation of Persistent Memory Objects.","venue":"ISCA","pages":"680-692","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/XuYSS20","doi":"10.1109/ISCA45697.2020.00062","ee":"https://doi.org/10.1109/ISCA45697.2020.00062","url":"https://dblp.org/rec/conf/isca/XuYSS20"},
"url":"URL#1204554"
},
{
"@score":"1",
"@id":"1204555",
"info":{"authors":{"author":[{"@pid":"83/89","text":"Yifan Yang"},{"@pid":"193/3911","text":"Zhaoshi Li"},{"@pid":"90/5987","text":"Yangdong Deng"},{"@pid":"90/9499","text":"Zhiwei Liu"},{"@pid":"98/3428","text":"Shouyi Yin"},{"@pid":"39/6160","text":"Shaojun Wei"},{"@pid":"55/17","text":"Leibo Liu"}]},"title":"GraphABCD: Scaling Out Graph Analytics with Asynchronous Block Coordinate Descent.","venue":"ISCA","pages":"419-432","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YangLDLYWL20","doi":"10.1109/ISCA45697.2020.00043","ee":"https://doi.org/10.1109/ISCA45697.2020.00043","url":"https://dblp.org/rec/conf/isca/YangLDLYWL20"},
"url":"URL#1204555"
},
{
"@score":"1",
"@id":"1204556",
"info":{"authors":{"author":[{"@pid":"201/4856","text":"Victor A. Ying"},{"@pid":"38/7914","text":"Mark C. Jeffrey"},{"@pid":"67/2030-3","text":"Daniel Sánchez 0003"}]},"title":"T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware.","venue":"ISCA","pages":"159-172","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YingJ020","doi":"10.1109/ISCA45697.2020.00024","ee":"https://doi.org/10.1109/ISCA45697.2020.00024","url":"https://dblp.org/rec/conf/isca/YingJ020"},
"url":"URL#1204556"
},
{
"@score":"1",
"@id":"1204557",
"info":{"authors":{"author":[{"@pid":"268/6688","text":"Joohyeong Yoon"},{"@pid":"135/0712","text":"Won Seob Jeong"},{"@pid":"r/WonWooRo","text":"Won Woo Ro"}]},"title":"Check-In: In-Storage Checkpointing for Key-Value Store System Leveraging Flash-Based SSDs.","venue":"ISCA","pages":"693-706","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YoonJR20","doi":"10.1109/ISCA45697.2020.00063","ee":"https://doi.org/10.1109/ISCA45697.2020.00063","url":"https://dblp.org/rec/conf/isca/YoonJR20"},
"url":"URL#1204557"
},
{
"@score":"1",
"@id":"1204558",
"info":{"authors":{"author":[{"@pid":"218/6153","text":"Jiyong Yu"},{"@pid":"270/3863","text":"Namrata Mantri"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"},{"@pid":"40/944","text":"Adam Morrison 0001"},{"@pid":"25/8166","text":"Christopher W. Fletcher"}]},"title":"Speculative Data-Oblivious Execution: Mobilizing Safe Prediction For Safe and Efficient Speculative Execution.","venue":"ISCA","pages":"707-720","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YuMT0F20","doi":"10.1109/ISCA45697.2020.00064","ee":"https://doi.org/10.1109/ISCA45697.2020.00064","url":"https://dblp.org/rec/conf/isca/YuMT0F20"},
"url":"URL#1204558"
},
{
"@score":"1",
"@id":"1204559",
"info":{"authors":{"author":[{"@pid":"187/8249","text":"Yue Zha"},{"@pid":"181/2820-73","text":"Jing Li 0073"}]},"title":"Hyper-Ap: Enhancing Associative Processing Through A Full-Stack Optimization.","venue":"ISCA","pages":"846-859","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhaL20","doi":"10.1109/ISCA45697.2020.00074","ee":"https://doi.org/10.1109/ISCA45697.2020.00074","url":"https://dblp.org/rec/conf/isca/ZhaL20"},
"url":"URL#1204559"
},
{
"@score":"1",
"@id":"1204560",
"info":{"authors":{"author":[{"@pid":"50/2082-13","text":"Yang Zhao 0013"},{"@pid":"94/3802","text":"Xiaohan Chen"},{"@pid":"33/4822-36","text":"Yue Wang 0036"},{"@pid":"249/5403","text":"Chaojian Li"},{"@pid":"230/4247","text":"Haoran You"},{"@pid":"244/8166","text":"Yonggan Fu"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"119/4026","text":"Zhangyang Wang"},{"@pid":"120/6981","text":"Yingyan Lin"}]},"title":"SmartExchange: Trading Higher-cost Memory Storage/Access for Lower-cost Computation.","venue":"ISCA","pages":"954-967","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhaoCWLYF0WL20","doi":"10.1109/ISCA45697.2020.00082","ee":"https://doi.org/10.1109/ISCA45697.2020.00082","url":"https://dblp.org/rec/conf/isca/ZhaoCWLYF0WL20"},
"url":"URL#1204560"
},
{
"@score":"1",
"@id":"1204561",
"info":{"authors":{"author":[{"@pid":"172/2692-1","text":"Shulin Zhao 0001"},{"@pid":"99/5971-5","text":"Haibo Zhang 0005"},{"@pid":"252/1368","text":"Sandeepa Bhuyan"},{"@pid":"263/7470","text":"Cyan Subhra Mishra"},{"@pid":"236/6777-1","text":"Ziyu Ying 0001"},{"@pid":"k/MahmutTKandemir","text":"Mahmut T. Kandemir"},{"@pid":"72/3356","text":"Anand Sivasubramaniam"},{"@pid":"d/ChitaRDas","text":"Chita R. Das"}]},"title":"Déjà View: Spatio-Temporal Compute Reuse for&apos; Energy-Efficient 360° VR Video Streaming.","venue":"ISCA","pages":"241-253","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhaoZBMYKSD20","doi":"10.1109/ISCA45697.2020.00030","ee":"https://doi.org/10.1109/ISCA45697.2020.00030","url":"https://dblp.org/rec/conf/isca/ZhaoZBMYKSD20"},
"url":"URL#1204561"
},
{
"@score":"1",
"@id":"1204562",
"info":{"authors":{"author":[{"@pid":"207/1838","text":"Bojian Zheng"},{"@pid":"163/0027","text":"Nandita Vijaykumar"},{"@pid":"118/8979","text":"Gennady Pekhimenko"}]},"title":"Echo: Compiler-based GPU Memory Footprint Reduction for LSTM RNN Training.","venue":"ISCA","pages":"1089-1102","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhengVP20","doi":"10.1109/ISCA45697.2020.00092","ee":"https://doi.org/10.1109/ISCA45697.2020.00092","url":"https://dblp.org/rec/conf/isca/ZhengVP20"},
"url":"URL#1204562"
},
{
"@score":"1",
"@id":"1204563",
"info":{"authors":{"author":[{"@pid":"97/97","text":"Jian Zhou"},{"@pid":"147/0999","text":"Amro Awad"},{"@pid":"w/JunWang1","text":"Jun Wang 0001"}]},"title":"Lelantus: Fine-Granularity Copy-On-Write Operations for Secure Non-Volatile Memories.","venue":"ISCA","pages":"597-609","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhouAW20","doi":"10.1109/ISCA45697.2020.00056","ee":"https://doi.org/10.1109/ISCA45697.2020.00056","url":"https://dblp.org/rec/conf/isca/ZhouAW20"},
"url":"URL#1204563"
},
{
"@score":"1",
"@id":"1204564",
"info":{"authors":{"author":[{"@pid":"124/0340","text":"Xinhui Zhu"},{"@pid":"174/4873","text":"Weixiang Jiang"},{"@pid":"31/6019","text":"Fangming Liu"},{"@pid":"151/8940","text":"Qixia Zhang"},{"@pid":"26/4737","text":"Li Pan"},{"@pid":"45/3274","text":"Qiong Chen"},{"@pid":"242/9416","text":"Ziyang Jia"}]},"title":"Heat to Power: Thermal Energy Harvesting and Recycling for Warm Water-Cooled Datacenters.","venue":"ISCA","pages":"405-418","year":"2020","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhuJLZPCJ20","doi":"10.1109/ISCA45697.2020.00042","ee":"https://doi.org/10.1109/ISCA45697.2020.00042","url":"https://dblp.org/rec/conf/isca/ZhuJLZPCJ20"},
"url":"URL#1204564"
},
{
"@score":"1",
"@id":"1264025",
"info":{"title":"47th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2020, Valencia, Spain, May 30 - June 3, 2020","venue":"ISCA","publisher":"IEEE","year":"2020","type":"Editorship","key":"conf/isca/2020","doi":"10.1109/ISCA45697.2020","ee":"https://doi.org/10.1109/ISCA45697.2020","url":"https://dblp.org/rec/conf/isca/2020"},
"url":"URL#1264025"
}
]
}
}
}