{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:07:23 2017 " "Info: Processing started: Fri Oct 27 22:07:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Switchclock " "Info: Assuming node \"Switchclock\" is an undefined clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Switchclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PWMclock " "Info: Assuming node \"PWMclock\" is an undefined clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PWMclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Breathclock " "Info: Assuming node \"Breathclock\" is an undefined clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Breathclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "RsvCount " "Info: Detected ripple clock \"RsvCount\" as buffer" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RsvCount" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Switchclock register LEDRefresh:LEDPoint\|lcount\[2\] register LEDRefresh:LEDPoint\|Lineout\[1\] 247.04 MHz 4.048 ns Internal " "Info: Clock \"Switchclock\" has Internal fmax of 247.04 MHz between source register \"LEDRefresh:LEDPoint\|lcount\[2\]\" and destination register \"LEDRefresh:LEDPoint\|Lineout\[1\]\" (period= 4.048 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.339 ns + Longest register register " "Info: + Longest register to register delay is 3.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDRefresh:LEDPoint\|lcount\[2\] 1 REG LC_X9_Y7_N6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N6; Fanout = 33; REG Node = 'LEDRefresh:LEDPoint\|lcount\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(1.061 ns) 3.339 ns LEDRefresh:LEDPoint\|Lineout\[1\] 2 REG LC_X4_Y7_N0 1 " "Info: 2: + IC(2.278 ns) + CELL(1.061 ns) = 3.339 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; REG Node = 'LEDRefresh:LEDPoint\|Lineout\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { LEDRefresh:LEDPoint|lcount[2] LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 31.78 % ) " "Info: Total cell delay = 1.061 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 68.22 % ) " "Info: Total interconnect delay = 2.278 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { LEDRefresh:LEDPoint|lcount[2] LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { LEDRefresh:LEDPoint|lcount[2] {} LEDRefresh:LEDPoint|Lineout[1] {} } { 0.000ns 2.278ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"Switchclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|Lineout\[1\] 2 REG LC_X4_Y7_N0 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; REG Node = 'LEDRefresh:LEDPoint\|Lineout\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|Lineout[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"Switchclock\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|lcount\[2\] 2 REG LC_X9_Y7_N6 33 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N6; Fanout = 33; REG Node = 'LEDRefresh:LEDPoint\|lcount\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|Lineout[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { LEDRefresh:LEDPoint|lcount[2] LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { LEDRefresh:LEDPoint|lcount[2] {} LEDRefresh:LEDPoint|Lineout[1] {} } { 0.000ns 2.278ns } { 0.000ns 1.061ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|Lineout[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PWMclock register LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[2\] register LEDRefresh:LEDPoint\|PWM:PWMGen\|output 156.76 MHz 6.379 ns Internal " "Info: Clock \"PWMclock\" has Internal fmax of 156.76 MHz between source register \"LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[2\]\" and destination register \"LEDRefresh:LEDPoint\|PWM:PWMGen\|output\" (period= 6.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.670 ns + Longest register register " "Info: + Longest register to register delay is 5.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[2\] 1 REG LC_X10_Y4_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N2; Fanout = 5; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDRefresh:LEDPoint|PWM:PWMGen|count[2] } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.668 ns) + CELL(0.747 ns) 3.415 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~27 2 COMB LC_X9_Y5_N2 1 " "Info: 2: + IC(2.668 ns) + CELL(0.747 ns) = 3.415 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~27'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[2] LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.538 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~22 3 COMB LC_X9_Y5_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.538 ns; Loc. = LC_X9_Y5_N3; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~22'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.799 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~17 4 COMB LC_X9_Y5_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.799 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~17'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.774 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0 5 COMB LC_X9_Y5_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 4.774 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.670 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|output 6 REG LC_X9_Y5_N8 10 " "Info: 6: + IC(0.305 ns) + CELL(0.591 ns) = 5.670 ns; Loc. = LC_X9_Y5_N8; Fanout = 10; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.697 ns ( 47.57 % ) " "Info: Total cell delay = 2.697 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.973 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.973 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[2] LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.670 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[2] {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 2.668ns 0.000ns 0.000ns 0.000ns 0.305ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PWMclock destination 3.699 ns + Shortest register " "Info: + Shortest clock path from clock \"PWMclock\" to destination register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns PWMclock 1 CLK PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 9; CLK Node = 'PWMclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWMclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|output 2 REG LC_X9_Y5_N8 10 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X9_Y5_N8; Fanout = 10; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PWMclock source 3.699 ns - Longest register " "Info: - Longest clock path from clock \"PWMclock\" to source register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns PWMclock 1 CLK PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 9; CLK Node = 'PWMclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWMclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[2\] 2 REG LC_X10_Y4_N2 5 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X10_Y4_N2; Fanout = 5; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[2] } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|count[2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|count[2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[2] LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.670 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[2] {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 2.668ns 0.000ns 0.000ns 0.000ns 0.305ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.591ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|count[2] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Breathclock register BreathCount\[5\] register BreathCount\[7\] 74.89 MHz 13.353 ns Internal " "Info: Clock \"Breathclock\" has Internal fmax of 74.89 MHz between source register \"BreathCount\[5\]\" and destination register \"BreathCount\[7\]\" (period= 13.353 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.644 ns + Longest register register " "Info: + Longest register to register delay is 12.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BreathCount\[5\] 1 REG LC_X11_Y5_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N4; Fanout = 7; REG Node = 'BreathCount\[5\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BreathCount[5] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(0.511 ns) 3.145 ns Equal1~0 2 COMB LC_X9_Y6_N9 1 " "Info: 2: + IC(2.634 ns) + CELL(0.511 ns) = 3.145 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { BreathCount[5] Equal1~0 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.740 ns) 4.613 ns Equal1~2 3 COMB LC_X9_Y6_N7 2 " "Info: 3: + IC(0.728 ns) + CELL(0.740 ns) = 4.613 ns; Loc. = LC_X9_Y6_N7; Fanout = 2; COMB Node = 'Equal1~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { Equal1~0 Equal1~2 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.200 ns) 6.575 ns Add0~19 4 COMB LC_X10_Y5_N9 21 " "Info: 4: + IC(1.762 ns) + CELL(0.200 ns) = 6.575 ns; Loc. = LC_X10_Y5_N9; Fanout = 21; COMB Node = 'Add0~19'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { Equal1~2 Add0~19 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.747 ns) 8.158 ns Add0~14 5 COMB LC_X10_Y5_N1 2 " "Info: 5: + IC(0.836 ns) + CELL(0.747 ns) = 8.158 ns; Loc. = LC_X10_Y5_N1; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Add0~19 Add0~14 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.281 ns Add0~12 6 COMB LC_X10_Y5_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 8.281 ns; Loc. = LC_X10_Y5_N2; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~14 Add0~12 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.404 ns Add0~10 7 COMB LC_X10_Y5_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.404 ns; Loc. = LC_X10_Y5_N3; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~12 Add0~10 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 8.665 ns Add0~8 8 COMB LC_X10_Y5_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 8.665 ns; Loc. = LC_X10_Y5_N4; Fanout = 4; COMB Node = 'Add0~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add0~10 Add0~8 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 9.640 ns Add0~1 9 COMB LC_X10_Y5_N7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.975 ns) = 9.640 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add0~8 Add0~1 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(1.183 ns) 12.644 ns BreathCount\[7\] 10 REG LC_X9_Y6_N5 6 " "Info: 10: + IC(1.821 ns) + CELL(1.183 ns) = 12.644 ns; Loc. = LC_X9_Y6_N5; Fanout = 6; REG Node = 'BreathCount\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { Add0~1 BreathCount[7] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.863 ns ( 38.46 % ) " "Info: Total cell delay = 4.863 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.781 ns ( 61.54 % ) " "Info: Total interconnect delay = 7.781 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.644 ns" { BreathCount[5] Equal1~0 Equal1~2 Add0~19 Add0~14 Add0~12 Add0~10 Add0~8 Add0~1 BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.644 ns" { BreathCount[5] {} Equal1~0 {} Equal1~2 {} Add0~19 {} Add0~14 {} Add0~12 {} Add0~10 {} Add0~8 {} Add0~1 {} BreathCount[7] {} } { 0.000ns 2.634ns 0.728ns 1.762ns 0.836ns 0.000ns 0.000ns 0.000ns 0.000ns 1.821ns } { 0.000ns 0.511ns 0.740ns 0.200ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Breathclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"Breathclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Breathclock 1 CLK PIN_20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'Breathclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns BreathCount\[7\] 2 REG LC_X9_Y6_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N5; Fanout = 6; REG Node = 'BreathCount\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Breathclock source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"Breathclock\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Breathclock 1 CLK PIN_20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'Breathclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns BreathCount\[5\] 2 REG LC_X11_Y5_N4 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y5_N4; Fanout = 7; REG Node = 'BreathCount\[5\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Breathclock BreathCount[5] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.644 ns" { BreathCount[5] Equal1~0 Equal1~2 Add0~19 Add0~14 Add0~12 Add0~10 Add0~8 Add0~1 BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.644 ns" { BreathCount[5] {} Equal1~0 {} Equal1~2 {} Add0~19 {} Add0~14 {} Add0~12 {} Add0~10 {} Add0~8 {} Add0~1 {} BreathCount[7] {} } { 0.000ns 2.634ns 0.728ns 1.762ns 0.836ns 0.000ns 0.000ns 0.000ns 0.000ns 1.821ns } { 0.000ns 0.511ns 0.740ns 0.200ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 1.183ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[5] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LEDRefresh:LEDPoint\|lcount\[2\] LEDEnable Switchclock 3.020 ns register " "Info: tsu for register \"LEDRefresh:LEDPoint\|lcount\[2\]\" (data pin = \"LEDEnable\", clock pin = \"Switchclock\") is 3.020 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.506 ns + Longest pin register " "Info: + Longest pin to register delay is 6.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LEDEnable 1 PIN PIN_53 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 15; PIN Node = 'LEDEnable'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDEnable } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.511 ns) 4.050 ns LEDRefresh:LEDPoint\|process_0~0 2 COMB LC_X9_Y6_N8 19 " "Info: 2: + IC(2.407 ns) + CELL(0.511 ns) = 4.050 ns; Loc. = LC_X9_Y6_N8; Fanout = 19; COMB Node = 'LEDRefresh:LEDPoint\|process_0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { LEDEnable LEDRefresh:LEDPoint|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.591 ns) 6.506 ns LEDRefresh:LEDPoint\|lcount\[2\] 3 REG LC_X9_Y7_N6 33 " "Info: 3: + IC(1.865 ns) + CELL(0.591 ns) = 6.506 ns; Loc. = LC_X9_Y7_N6; Fanout = 33; REG Node = 'LEDRefresh:LEDPoint\|lcount\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { LEDRefresh:LEDPoint|process_0~0 LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 34.34 % ) " "Info: Total cell delay = 2.234 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.272 ns ( 65.66 % ) " "Info: Total interconnect delay = 4.272 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { LEDEnable LEDRefresh:LEDPoint|process_0~0 LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { LEDEnable {} LEDEnable~combout {} LEDRefresh:LEDPoint|process_0~0 {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 2.407ns 1.865ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"Switchclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|lcount\[2\] 2 REG LC_X9_Y7_N6 33 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N6; Fanout = 33; REG Node = 'LEDRefresh:LEDPoint\|lcount\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { LEDEnable LEDRefresh:LEDPoint|process_0~0 LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.506 ns" { LEDEnable {} LEDEnable~combout {} LEDRefresh:LEDPoint|process_0~0 {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 2.407ns 1.865ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Breathclock Columnout\[9\] IMGSel\[0\] 23.581 ns register " "Info: tco from clock \"Breathclock\" to destination pin \"Columnout\[9\]\" through register \"IMGSel\[0\]\" is 23.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Breathclock source 8.957 ns + Longest register " "Info: + Longest clock path from clock \"Breathclock\" to source register is 8.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Breathclock 1 CLK PIN_20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'Breathclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns RsvCount 2 REG LC_X11_Y5_N0 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N0; Fanout = 5; REG Node = 'RsvCount'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { Breathclock RsvCount } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.844 ns) + CELL(0.918 ns) 8.957 ns IMGSel\[0\] 3 REG LC_X9_Y8_N7 24 " "Info: 3: + IC(3.844 ns) + CELL(0.918 ns) = 8.957 ns; Loc. = LC_X9_Y8_N7; Fanout = 24; REG Node = 'IMGSel\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { RsvCount IMGSel[0] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.68 % ) " "Info: Total cell delay = 3.375 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.582 ns ( 62.32 % ) " "Info: Total interconnect delay = 5.582 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.957 ns" { Breathclock RsvCount IMGSel[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.957 ns" { Breathclock {} Breathclock~combout {} RsvCount {} IMGSel[0] {} } { 0.000ns 0.000ns 1.738ns 3.844ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.248 ns + Longest register pin " "Info: + Longest register to pin delay is 14.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IMGSel\[0\] 1 REG LC_X9_Y8_N7 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N7; Fanout = 24; REG Node = 'IMGSel\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IMGSel[0] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.740 ns) 2.774 ns LEDRefresh:LEDPoint\|Mux0~9 2 COMB LC_X5_Y8_N3 5 " "Info: 2: + IC(2.034 ns) + CELL(0.740 ns) = 2.774 ns; Loc. = LC_X5_Y8_N3; Fanout = 5; COMB Node = 'LEDRefresh:LEDPoint\|Mux0~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { IMGSel[0] LEDRefresh:LEDPoint|Mux0~9 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.511 ns) 4.562 ns LEDRefresh:LEDPoint\|Mux14~0 3 COMB LC_X5_Y8_N2 2 " "Info: 3: + IC(1.277 ns) + CELL(0.511 ns) = 4.562 ns; Loc. = LC_X5_Y8_N2; Fanout = 2; COMB Node = 'LEDRefresh:LEDPoint\|Mux14~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { LEDRefresh:LEDPoint|Mux0~9 LEDRefresh:LEDPoint|Mux14~0 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.068 ns) + CELL(0.511 ns) 8.141 ns LEDRefresh:LEDPoint\|Columnout\[9\]~59 4 COMB LC_X9_Y4_N7 1 " "Info: 4: + IC(3.068 ns) + CELL(0.511 ns) = 8.141 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[9\]~59'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.579 ns" { LEDRefresh:LEDPoint|Mux14~0 LEDRefresh:LEDPoint|Columnout[9]~59 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.785 ns) + CELL(2.322 ns) 14.248 ns Columnout\[9\] 5 PIN PIN_6 0 " "Info: 5: + IC(3.785 ns) + CELL(2.322 ns) = 14.248 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'Columnout\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { LEDRefresh:LEDPoint|Columnout[9]~59 Columnout[9] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.084 ns ( 28.66 % ) " "Info: Total cell delay = 4.084 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.164 ns ( 71.34 % ) " "Info: Total interconnect delay = 10.164 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.248 ns" { IMGSel[0] LEDRefresh:LEDPoint|Mux0~9 LEDRefresh:LEDPoint|Mux14~0 LEDRefresh:LEDPoint|Columnout[9]~59 Columnout[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.248 ns" { IMGSel[0] {} LEDRefresh:LEDPoint|Mux0~9 {} LEDRefresh:LEDPoint|Mux14~0 {} LEDRefresh:LEDPoint|Columnout[9]~59 {} Columnout[9] {} } { 0.000ns 2.034ns 1.277ns 3.068ns 3.785ns } { 0.000ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.957 ns" { Breathclock RsvCount IMGSel[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.957 ns" { Breathclock {} Breathclock~combout {} RsvCount {} IMGSel[0] {} } { 0.000ns 0.000ns 1.738ns 3.844ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.248 ns" { IMGSel[0] LEDRefresh:LEDPoint|Mux0~9 LEDRefresh:LEDPoint|Mux14~0 LEDRefresh:LEDPoint|Columnout[9]~59 Columnout[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.248 ns" { IMGSel[0] {} LEDRefresh:LEDPoint|Mux0~9 {} LEDRefresh:LEDPoint|Mux14~0 {} LEDRefresh:LEDPoint|Columnout[9]~59 {} Columnout[9] {} } { 0.000ns 2.034ns 1.277ns 3.068ns 3.785ns } { 0.000ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LEDEnable Columnout\[6\] 12.569 ns Longest " "Info: Longest tpd from source pin \"LEDEnable\" to destination pin \"Columnout\[6\]\" is 12.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LEDEnable 1 PIN PIN_53 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 15; PIN Node = 'LEDEnable'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDEnable } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.750 ns) + CELL(0.914 ns) 5.796 ns LEDRefresh:LEDPoint\|Columnout\[6\]~75 2 COMB LC_X13_Y3_N7 1 " "Info: 2: + IC(3.750 ns) + CELL(0.914 ns) = 5.796 ns; Loc. = LC_X13_Y3_N7; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[6\]~75'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.664 ns" { LEDEnable LEDRefresh:LEDPoint|Columnout[6]~75 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.451 ns) + CELL(2.322 ns) 12.569 ns Columnout\[6\] 3 PIN PIN_8 0 " "Info: 3: + IC(4.451 ns) + CELL(2.322 ns) = 12.569 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'Columnout\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.773 ns" { LEDRefresh:LEDPoint|Columnout[6]~75 Columnout[6] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 34.75 % ) " "Info: Total cell delay = 4.368 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.201 ns ( 65.25 % ) " "Info: Total interconnect delay = 8.201 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.569 ns" { LEDEnable LEDRefresh:LEDPoint|Columnout[6]~75 Columnout[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.569 ns" { LEDEnable {} LEDEnable~combout {} LEDRefresh:LEDPoint|Columnout[6]~75 {} Columnout[6] {} } { 0.000ns 0.000ns 3.750ns 4.451ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDRefresh:LEDPoint\|lcount\[1\] LEDEnable Switchclock -1.148 ns register " "Info: th for register \"LEDRefresh:LEDPoint\|lcount\[1\]\" (data pin = \"LEDEnable\", clock pin = \"Switchclock\") is -1.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"Switchclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|lcount\[1\] 2 REG LC_X9_Y7_N8 36 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N8; Fanout = 36; REG Node = 'LEDRefresh:LEDPoint\|lcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.188 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LEDEnable 1 PIN PIN_53 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 15; PIN Node = 'LEDEnable'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDEnable } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(1.183 ns) 5.188 ns LEDRefresh:LEDPoint\|lcount\[1\] 2 REG LC_X9_Y7_N8 36 " "Info: 2: + IC(2.873 ns) + CELL(1.183 ns) = 5.188 ns; Loc. = LC_X9_Y7_N8; Fanout = 36; REG Node = 'LEDRefresh:LEDPoint\|lcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.056 ns" { LEDEnable LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.62 % ) " "Info: Total cell delay = 2.315 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 55.38 % ) " "Info: Total interconnect delay = 2.873 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { LEDEnable LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { LEDEnable {} LEDEnable~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 2.873ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { LEDEnable LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { LEDEnable {} LEDEnable~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 2.873ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:07:23 2017 " "Info: Processing ended: Fri Oct 27 22:07:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
