/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/num_por_3.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/num_por_3.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity num_por_3
-- Compiling architecture rtl of num_por_3

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/hdl/det_sec_011.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/hdl/det_sec_011.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity det_011
-- Compiling architecture rtl of det_011

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/modelsim/tb_num_por_3.vhd {2 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/modelsim/tb_num_por_3.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_num_por_3
-- Compiling architecture test of tb_num_por_3
** Warning: /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P6/modelsim/tb_num_por_3.vhd(13): (vcom-1207) An abstract literal and an identifier must have a separator between them.
-- Loading entity num_por_3

} {} {}}
