---
layout: default
title: zenn-articles
---

# ã€Semiconductorã€‘â±ï¸ 25. Does OpenLane STA Lie?  
## The Real Reasons SDF, GLS, and Physical Reality Diverge

topics: ["OpenLane", "ASIC", "STA", "Timing", "EDA"]

---

## ğŸ§­ Introduction: STA Passed â€” Yet It Still Doesnâ€™t Work

If you use OpenLane long enough,  
you will inevitably encounter this situation:

- âœ… STA reports PASS  
- âœ… No Setup / Hold violations  
- âŒ Yet simulation or silicon does not work  

At this point, many people think:

> ğŸ¤” **â€œIs STA lying?â€**

Let us start with the conclusion.

> â— **STA does not lie.**  
> However, **it does not tell the whole truth either.**

Based on  
OpenLane Guide **Phase 3: Integration & Timing Truth**,  
this article explains:

- What STA actually guarantees  
- How much SDF / GLS can be trusted  
- The real cause of â€œSTA passed but it doesnâ€™t workâ€  

â€”by organizing the relationship between **logic, physics, and assumptions**.

ğŸ”— OpenLane official repository  
[https://github.com/The-OpenROAD-Project/OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)

ğŸ”— Structured guide (source material)  
[https://samizo-aitl.github.io/openlane-guide/](https://samizo-aitl.github.io/openlane-guide/)

---

## ğŸ§  What STA Really Is: A Calculation Based on Assumptions

STA (Static Timing Analysis) is  
**an analysis performed with time frozen**.

It relies on the following assumptions:

- ğŸ“ Cell delays match the models  
- ğŸ§µ Interconnect delays match estimates  
- â± Clocks arrive as expected  
- ğŸ” Data transitions follow logic  

In other words, STA computes:

> ğŸ“Š **Worst-case timing in a world where all assumptions hold true**

---

## â± The Physical Meaning of Setup and Hold

Setup and Hold are not equations.  
They are **physical phenomena**.

- Setup violation  
  â†’ Data arrives too late  
- Hold violation  
  â†’ Data arrives too early  

These are determined by:

- Wire length  
- Buffer stages  
- Clock skew  

> âš ï¸ STA can only compute timing  
> **under the assumption that the physical world matches expectations**.

---

## ğŸ”— What Does SDF Actually Convey?

SDF (Standard Delay Format) provides:

- â± Cell delays  
- ğŸ§µ Interconnect delays  

as **timing annotations**.

However, note this carefully:

> â— **SDF only represents an â€œaverageâ€ physical picture**

It does *not* include:

- IR drop  
- Crosstalk  
- Local temperature gradients  

---

## ğŸ§ª What GLS Guarantees â€” and What It Does Not

Gate-Level Simulation (GLS) is widely misunderstood.

> ğŸ¤” â€œIf GLS passes, weâ€™re safe, right?â€

**No.**

GLS only guarantees:

- ğŸ” Logical correctness of the netlist  
- â± Delays are applied as described in the SDF  

> âŒ **It does not reproduce full silicon behavior.**

---

## âš ï¸ The Truth Behind â€œSTA Passed, but It Doesnâ€™t Workâ€

In most cases, the root cause is one of the following:

1. ğŸ“‰ Underestimated interconnect delay  
2. âš¡ Increased delay due to IR drop  
3. ğŸ”Š Delay variation from crosstalk  
4. ğŸŒ¡ Effects of temperature gradients  
5. ğŸ” Local failures in the clock tree  

These are all:

> ğŸ“Œ **Physical effects outside STAâ€™s assumptions**

STA did not lie.  
**Reality violated the assumptions.**

---

## ğŸ§± The Limits of Timing Visibility in OpenLane

OpenLane is an open-source flow.

- Not all commercial EDA corrections are included  
- It is not designed for bleeding-edge nodes  
- Physical variation is simplified  

Therefore:

> ğŸ§  **OpenLane STA represents â€œeducational and validation-level truthâ€**

It is *not* a final sign-off guarantee for mass production.

---

## ğŸ§  What Is Timing, Ultimately?

Here is the final conclusion:

> â± **Timing is a collection of statistics and assumptions**

STA is powerfulâ€”but not omnipotent.

What designers must do is:

- Understand the assumptions  
- Question the physical reality  
- Inspect the layout  

---

## ğŸ“ Summary

- â± STA does not lie  
- âš ï¸ It operates in a world of assumptions  
- ğŸ”— SDF / GLS are inherently limited  
- ğŸ§± Physical reality breaks assumptions  
- ğŸ‘€ The layout is the final truth  

This is the conclusion of  
**Phase 3: Integration & Timing Truth**.

---

## â–¶ï¸ Next Article

Next is the **final article (Article 26)**.

- ğŸ’¥ Common failure patterns  
- ğŸ”€ How to use OpenLane1 vs OpenLane2  
- â™»ï¸ Version pinning and reproducibility  
- ğŸ§­ Why this guide is structured in this order  

We will summarize how to  
**use OpenLane without breaking it**.
