{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720760088690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720760088695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 12:54:48 2024 " "Processing started: Fri Jul 12 12:54:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720760088695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760088695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color_recognize_guess -c color_recognize_guess " "Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_guess -c color_recognize_guess" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760088695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720760089062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720760089062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HSVComparator.v(26) " "Verilog HDL information at HSVComparator.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/rtl_guess/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/HSVComparator.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720760097709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_guess/hsvcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/hsvcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSVComparator " "Found entity 1: HSVComparator" {  } { { "../../rtl/rtl_guess/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/HSVComparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760097710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_guess/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../../rtl/rtl_guess/test_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760097712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_guess/rgb_hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/rgb_hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_hsv " "Found entity 1: rgb_hsv" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760097714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(21) " "Verilog HDL Declaration information at i2c_ctrl.v(21): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720760097717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_ADDR reg_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"REG_ADDR\" differs only in case from object \"reg_addr\" in the same scope" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720760097717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_guess/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760097717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_guess/cls381_top_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/cls381_top_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_top_multi " "Found entity 1: cls381_top_multi" {  } { { "../../rtl/rtl_guess/cls381_top_multi.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760097719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_guess/cls381_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/cls381_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_cfg_ctrl " "Found entity 1: cls381_cfg_ctrl" {  } { { "../../rtl/rtl_guess/cls381_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760097721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_g rgb_hsv.v(25) " "Verilog HDL Implicit Net warning at rgb_hsv.v(25): created implicit net for \"r_g\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_b rgb_hsv.v(26) " "Verilog HDL Implicit Net warning at rgb_hsv.v(26): created implicit net for \"r_b\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g_b rgb_hsv.v(27) " "Verilog HDL Implicit Net warning at rgb_hsv.v(27): created implicit net for \"g_b\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720760097789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_top_multi cls381_top_multi:cls381_top_inst " "Elaborating entity \"cls381_top_multi\" for hierarchy \"cls381_top_multi:cls381_top_inst\"" {  } { { "../../rtl/rtl_guess/test_top.v" "cls381_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../../rtl/rtl_guess/cls381_top_multi.v" "i2c_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097803 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720760097805 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"reg_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720760097805 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720760097805 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(520) " "Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 520 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720760097810 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097816 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097817 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097817 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097817 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097817 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097817 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_guess/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760097818 "|test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_cfg_ctrl cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst " "Elaborating entity \"cls381_cfg_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst\"" {  } { { "../../rtl/rtl_guess/cls381_top_multi.v" "cls381_cfg_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_hsv rgb_hsv:rgb_hsv_get_inst " "Elaborating entity \"rgb_hsv\" for hierarchy \"rgb_hsv:rgb_hsv_get_inst\"" {  } { { "../../rtl/rtl_guess/test_top.v" "rgb_hsv_get_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 rgb_hsv.v(114) " "Verilog HDL assignment warning at rgb_hsv.v(114): truncated value with size 14 to match size of target (8)" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720760097849 "|test_top|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_hsv.v(125) " "Verilog HDL Case Statement information at rgb_hsv.v(125): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720760097849 "|test_top|rgb_hsv:rgb_hsv_get_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb_hsv.v(161) " "Verilog HDL assignment warning at rgb_hsv.v(161): truncated value with size 16 to match size of target (8)" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720760097849 "|test_top|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSVComparator HSVComparator:HSVComparator_inst " "Elaborating entity \"HSVComparator\" for hierarchy \"HSVComparator:HSVComparator_inst\"" {  } { { "../../rtl/rtl_guess/test_top.v" "HSVComparator_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760097863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HSVComparator.v(36) " "Verilog HDL assignment warning at HSVComparator.v(36): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/rtl_guess/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/HSVComparator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720760097864 "|test_top|HSVComparator:HSVComparator_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv2_s\[8\] " "Net \"hsv2_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv2_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv2_v\[8\] " "Net \"hsv2_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv2_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097894 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720760097894 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv1_s\[8\] " "Net \"hsv1_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv1_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv1_v\[8\] " "Net \"hsv1_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv1_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv2_s\[8\] " "Net \"hsv2_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv2_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097894 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv2_v\[8\] " "Net \"hsv2_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv2_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097894 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720760097894 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv1_s\[8\] " "Net \"hsv1_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv1_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097895 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv1_v\[8\] " "Net \"hsv1_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv1_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097895 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv2_s\[8\] " "Net \"hsv2_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv2_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097895 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsv2_v\[8\] " "Net \"hsv2_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_guess/test_top.v" "hsv2_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720760097895 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720760097895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b24 " "Found entity 1: altsyncram_0b24" {  } { { "db/altsyncram_0b24.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/altsyncram_0b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760099473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760099473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760099646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760099646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760099724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760099724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760099826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760099826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760099873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760099873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760099941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760099941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760100022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760100022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760100070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760100070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760100131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760100131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760100178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760100178 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760100557 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720760100643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.12.12:55:04 Progress: Loading sld0bbc22f8/alt_sld_fab_wrapper_hw.tcl " "2024.07.12.12:55:04 Progress: Loading sld0bbc22f8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760104257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760107103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760107229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760111059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760111133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760111202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760111289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760111293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760111294 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720760111960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0bbc22f8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0bbc22f8/alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760112131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760112189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760112191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760112238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112300 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760112300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760112348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760112348 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb_hsv:rgb_hsv_get_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb_hsv:rgb_hsv_get_inst\|Div0\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720760113619 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb_hsv:rgb_hsv_get_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb_hsv:rgb_hsv_get_inst\|Div1\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720760113619 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb_hsv:rgb_hsv_set_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb_hsv:rgb_hsv_set_inst\|Div0\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720760113619 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rgb_hsv:rgb_hsv_set_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rgb_hsv:rgb_hsv_set_inst\|Div1\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720760113619 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720760113619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760113671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0 " "Instantiated megafunction \"rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113671 ""}  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720760113671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760113900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Instantiated megafunction \"rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760113900 ""}  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720760113900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_guess/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720760113991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760113991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760114032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Instantiated megafunction \"rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114032 ""}  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720760114032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760114050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Instantiated megafunction \"rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720760114050 ""}  } { { "../../rtl/rtl_guess/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720760114050 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720760114315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760114876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720760115506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/FPGA/color_recognize/prj/prj_guess/output_files/color_recognize_guess.map.smsg " "Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_guess/output_files/color_recognize_guess.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760115665 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 189 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1720760116399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720760116435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720760116435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2851 " "Implemented 2851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720760116665 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720760116665 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720760116665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2761 " "Implemented 2761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720760116665 ""} { "Info" "ICUT_CUT_TM_RAMS" "78 " "Implemented 78 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720760116665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720760116665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720760116689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 12:55:16 2024 " "Processing ended: Fri Jul 12 12:55:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720760116689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720760116689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720760116689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720760116689 ""}
