; generated by Component: ARM Compiler 5.06 update 7 (build 960) Tool: ArmCC [4d365d]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\06_project\stm32f4xx_hal_tim.o --asm_dir=.\06_Project\temp\ --list_dir=.\06_Project\temp\ --depend=.\06_project\stm32f4xx_hal_tim.d --cpu=Cortex-M4.fp.sp --apcs=interwork -O0 --diag_suppress=9931 -I../Core/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc -I../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F4xx/Include -I../Drivers/CMSIS/Include -I../APP/Key/Inc -I../APP/Led/Inc -I../Middlewares/Third_Party/FreeRTOS/Source/include -I../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2 -I../Middlewares/Third_Party/FreeRTOS/Source/portable/RVDS/ARM_CM4F -I..\BSP\led\adaption -I..\BSP\led\driver -I..\BSP\led\handler -I.\RTE\_06_Project -IF:\software\ARM_ENV\Keil\Packs\ARM\CMSIS\5.9.0\CMSIS\Core\Include -IF:\software\ARM_ENV\Keil\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include -D__MICROLIB -D__UVISION_VERSION=538 -D_RTE_ -DSTM32F411xE -D_RTE_ -DUSE_HAL_DRIVER -DSTM32F411xE --omf_browse=.\06_project\stm32f4xx_hal_tim.crf ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c]
                          THUMB

                          AREA ||i.HAL_TIM_Base_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_DeInit PROC
;;;325      */
;;;326    HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;327    {
000002  4604              MOV      r4,r0
;;;328      /* Check the parameters */
;;;329      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;330    
;;;331      htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;332    
;;;333      /* Disable the TIM Peripheral Clock */
;;;334      __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L1.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L1.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L1.46|
00002e  bf00              NOP      
;;;335    
;;;336    #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;337      if (htim->Base_MspDeInitCallback == NULL)
;;;338      {
;;;339        htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
;;;340      }
;;;341      /* DeInit the low level hardware */
;;;342      htim->Base_MspDeInitCallback(htim);
;;;343    #else
;;;344      /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
;;;345      HAL_TIM_Base_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_Base_MspDeInit
;;;346    #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;347    
;;;348      /* Change the DMA burst operation state */
;;;349      htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;350    
;;;351      /* Change the TIM channels state */
;;;352      TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
00003c  bf00              NOP      
00003e  f884003e          STRB     r0,[r4,#0x3e]
000042  2100              MOVS     r1,#0
000044  203f              MOVS     r0,#0x3f
000046  5501              STRB     r1,[r0,r4]
000048  2040              MOVS     r0,#0x40
00004a  5501              STRB     r1,[r0,r4]
00004c  2041              MOVS     r0,#0x41
00004e  5501              STRB     r1,[r0,r4]
000050  bf00              NOP      
;;;353      TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
000052  bf00              NOP      
000054  2000              MOVS     r0,#0
000056  f8840042          STRB     r0,[r4,#0x42]
00005a  2043              MOVS     r0,#0x43
00005c  5501              STRB     r1,[r0,r4]
00005e  2044              MOVS     r0,#0x44
000060  5501              STRB     r1,[r0,r4]
000062  2045              MOVS     r0,#0x45
000064  5501              STRB     r1,[r0,r4]
000066  bf00              NOP      
;;;354    
;;;355      /* Change TIM state */
;;;356      htim->State = HAL_TIM_STATE_RESET;
000068  2000              MOVS     r0,#0
00006a  f884003d          STRB     r0,[r4,#0x3d]
;;;357    
;;;358      /* Release Lock */
;;;359      __HAL_UNLOCK(htim);
00006e  bf00              NOP      
000070  f884003c          STRB     r0,[r4,#0x3c]
000074  bf00              NOP      
;;;360    
;;;361      return HAL_OK;
;;;362    }
000076  bd10              POP      {r4,pc}
;;;363    
                          ENDP


                          AREA ||i.HAL_TIM_Base_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_GetState PROC
;;;6338     */
;;;6339   HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6340   {
;;;6341     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;6342   }
000006  4770              BX       lr
;;;6343   
                          ENDP


                          AREA ||i.HAL_TIM_Base_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_Init PROC
;;;265      */
;;;266    HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;267    {
000002  4604              MOV      r4,r0
;;;268      /* Check the TIM handle allocation */
;;;269      if (htim == NULL)
000004  b90c              CBNZ     r4,|L3.10|
;;;270      {
;;;271        return HAL_ERROR;
000006  2001              MOVS     r0,#1
                  |L3.8|
;;;272      }
;;;273    
;;;274      /* Check the parameters */
;;;275      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;276      assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;277      assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;278      assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;279      assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;280    
;;;281      if (htim->State == HAL_TIM_STATE_RESET)
;;;282      {
;;;283        /* Allocate lock resource and initialize it */
;;;284        htim->Lock = HAL_UNLOCKED;
;;;285    
;;;286    #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;287        /* Reset interrupt callbacks to legacy weak callbacks */
;;;288        TIM_ResetCallback(htim);
;;;289    
;;;290        if (htim->Base_MspInitCallback == NULL)
;;;291        {
;;;292          htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
;;;293        }
;;;294        /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;295        htim->Base_MspInitCallback(htim);
;;;296    #else
;;;297        /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;298        HAL_TIM_Base_MspInit(htim);
;;;299    #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;300      }
;;;301    
;;;302      /* Set the TIM state */
;;;303      htim->State = HAL_TIM_STATE_BUSY;
;;;304    
;;;305      /* Set the Time Base configuration */
;;;306      TIM_Base_SetConfig(htim->Instance, &htim->Init);
;;;307    
;;;308      /* Initialize the DMA burst operation state */
;;;309      htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;310    
;;;311      /* Initialize the TIM channels state */
;;;312      TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;313      TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;314    
;;;315      /* Initialize the TIM state*/
;;;316      htim->State = HAL_TIM_STATE_READY;
;;;317    
;;;318      return HAL_OK;
;;;319    }
000008  bd10              POP      {r4,pc}
                  |L3.10|
00000a  f894003d          LDRB     r0,[r4,#0x3d]         ;281
00000e  b928              CBNZ     r0,|L3.28|
000010  2000              MOVS     r0,#0                 ;284
000012  f884003c          STRB     r0,[r4,#0x3c]         ;284
000016  4620              MOV      r0,r4                 ;298
000018  f7fffffe          BL       HAL_TIM_Base_MspInit
                  |L3.28|
00001c  2002              MOVS     r0,#2                 ;303
00001e  f884003d          STRB     r0,[r4,#0x3d]         ;303
000022  1d21              ADDS     r1,r4,#4              ;306
000024  6820              LDR      r0,[r4,#0]            ;306
000026  f7fffffe          BL       TIM_Base_SetConfig
00002a  2001              MOVS     r0,#1                 ;309
00002c  f8840046          STRB     r0,[r4,#0x46]         ;309
000030  bf00              NOP                            ;312
000032  f884003e          STRB     r0,[r4,#0x3e]         ;312
000036  2101              MOVS     r1,#1                 ;312
000038  203f              MOVS     r0,#0x3f              ;312
00003a  5501              STRB     r1,[r0,r4]            ;312
00003c  2040              MOVS     r0,#0x40              ;312
00003e  5501              STRB     r1,[r0,r4]            ;312
000040  2041              MOVS     r0,#0x41              ;312
000042  5501              STRB     r1,[r0,r4]            ;312
000044  bf00              NOP                            ;312
000046  bf00              NOP                            ;313
000048  2001              MOVS     r0,#1                 ;313
00004a  f8840042          STRB     r0,[r4,#0x42]         ;313
00004e  2043              MOVS     r0,#0x43              ;313
000050  5501              STRB     r1,[r0,r4]            ;313
000052  2044              MOVS     r0,#0x44              ;313
000054  5501              STRB     r1,[r0,r4]            ;313
000056  2045              MOVS     r0,#0x45              ;313
000058  5501              STRB     r1,[r0,r4]            ;313
00005a  bf00              NOP                            ;313
00005c  2001              MOVS     r0,#1                 ;316
00005e  f884003d          STRB     r0,[r4,#0x3d]         ;316
000062  2000              MOVS     r0,#0                 ;318
000064  e7d0              B        |L3.8|
;;;320    
                          ENDP


                          AREA ||i.HAL_TIM_Base_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_MspDeInit PROC
;;;383      */
;;;384    __weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;385    {
;;;386      /* Prevent unused argument(s) compilation warning */
;;;387      UNUSED(htim);
;;;388    
;;;389      /* NOTE : This function should not be modified, when the callback is needed,
;;;390                the HAL_TIM_Base_MspDeInit could be implemented in the user file
;;;391       */
;;;392    }
;;;393    
                          ENDP


                          AREA ||i.HAL_TIM_Base_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_MspInit PROC
;;;368      */
;;;369    __weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;370    {
;;;371      /* Prevent unused argument(s) compilation warning */
;;;372      UNUSED(htim);
;;;373    
;;;374      /* NOTE : This function should not be modified, when the callback is needed,
;;;375                the HAL_TIM_Base_MspInit could be implemented in the user file
;;;376       */
;;;377    }
;;;378    
                          ENDP


                          AREA ||i.HAL_TIM_Base_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIM_Base_Start PROC
;;;399      */
;;;400    HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;401    {
;;;402      uint32_t tmpsmcr;
;;;403    
;;;404      /* Check the parameters */
;;;405      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;406    
;;;407      /* Check the TIM state */
;;;408      if (htim->State != HAL_TIM_STATE_READY)
000002  f891003d          LDRB     r0,[r1,#0x3d]
000006  2801              CMP      r0,#1
000008  d001              BEQ      |L6.14|
;;;409      {
;;;410        return HAL_ERROR;
00000a  2001              MOVS     r0,#1
                  |L6.12|
;;;411      }
;;;412    
;;;413      /* Set the TIM state */
;;;414      htim->State = HAL_TIM_STATE_BUSY;
;;;415    
;;;416      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;417      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;418      {
;;;419        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;420        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;421        {
;;;422          __HAL_TIM_ENABLE(htim);
;;;423        }
;;;424      }
;;;425      else
;;;426      {
;;;427        __HAL_TIM_ENABLE(htim);
;;;428      }
;;;429    
;;;430      /* Return function status */
;;;431      return HAL_OK;
;;;432    }
00000c  4770              BX       lr
                  |L6.14|
00000e  2002              MOVS     r0,#2                 ;414
000010  f881003d          STRB     r0,[r1,#0x3d]         ;414
000014  4b16              LDR      r3,|L6.112|
000016  6808              LDR      r0,[r1,#0]            ;417
000018  4298              CMP      r0,r3                 ;417
00001a  d013              BEQ      |L6.68|
00001c  6808              LDR      r0,[r1,#0]            ;417
00001e  f1b04f80          CMP      r0,#0x40000000        ;417
000022  d00f              BEQ      |L6.68|
000024  4b13              LDR      r3,|L6.116|
000026  6808              LDR      r0,[r1,#0]            ;417
000028  4298              CMP      r0,r3                 ;417
00002a  d00b              BEQ      |L6.68|
00002c  4b12              LDR      r3,|L6.120|
00002e  6808              LDR      r0,[r1,#0]            ;417
000030  4298              CMP      r0,r3                 ;417
000032  d007              BEQ      |L6.68|
000034  4b11              LDR      r3,|L6.124|
000036  6808              LDR      r0,[r1,#0]            ;417
000038  4298              CMP      r0,r3                 ;417
00003a  d003              BEQ      |L6.68|
00003c  4b10              LDR      r3,|L6.128|
00003e  6808              LDR      r0,[r1,#0]            ;417
000040  4298              CMP      r0,r3                 ;417
000042  d10c              BNE      |L6.94|
                  |L6.68|
000044  6808              LDR      r0,[r1,#0]            ;419
000046  6880              LDR      r0,[r0,#8]            ;419
000048  f0000207          AND      r2,r0,#7              ;419
00004c  2a06              CMP      r2,#6                 ;420
00004e  d00c              BEQ      |L6.106|
000050  6808              LDR      r0,[r1,#0]            ;422
000052  6800              LDR      r0,[r0,#0]            ;422
000054  f0400001          ORR      r0,r0,#1              ;422
000058  680b              LDR      r3,[r1,#0]            ;422
00005a  6018              STR      r0,[r3,#0]            ;422
00005c  e005              B        |L6.106|
                  |L6.94|
00005e  6808              LDR      r0,[r1,#0]            ;427
000060  6800              LDR      r0,[r0,#0]            ;427
000062  f0400001          ORR      r0,r0,#1              ;427
000066  680b              LDR      r3,[r1,#0]            ;427
000068  6018              STR      r0,[r3,#0]            ;427
                  |L6.106|
00006a  2000              MOVS     r0,#0                 ;431
00006c  e7ce              B        |L6.12|
;;;433    
                          ENDP

00006e  0000              DCW      0x0000
                  |L6.112|
                          DCD      0x40010000
                  |L6.116|
                          DCD      0x40000400
                  |L6.120|
                          DCD      0x40000800
                  |L6.124|
                          DCD      0x40000c00
                  |L6.128|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_Base_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_Base_Start_DMA PROC
;;;525      */
;;;526    HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;527    {
000004  4604              MOV      r4,r0
000006  460e              MOV      r6,r1
000008  4615              MOV      r5,r2
;;;528      uint32_t tmpsmcr;
;;;529    
;;;530      /* Check the parameters */
;;;531      assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
;;;532    
;;;533      /* Set the TIM state */
;;;534      if (htim->State == HAL_TIM_STATE_BUSY)
00000a  f894003d          LDRB     r0,[r4,#0x3d]
00000e  2802              CMP      r0,#2
000010  d101              BNE      |L7.22|
                  |L7.18|
;;;535      {
;;;536        return HAL_BUSY;
;;;537      }
;;;538      else if (htim->State == HAL_TIM_STATE_READY)
;;;539      {
;;;540        if ((pData == NULL) || (Length == 0U))
;;;541        {
;;;542          return HAL_ERROR;
;;;543        }
;;;544        else
;;;545        {
;;;546          htim->State = HAL_TIM_STATE_BUSY;
;;;547        }
;;;548      }
;;;549      else
;;;550      {
;;;551        return HAL_ERROR;
;;;552      }
;;;553    
;;;554      /* Set the DMA Period elapsed callbacks */
;;;555      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
;;;556      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
;;;557    
;;;558      /* Set the DMA error callback */
;;;559      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
;;;560    
;;;561      /* Enable the DMA stream */
;;;562      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
;;;563                           Length) != HAL_OK)
;;;564      {
;;;565        /* Return error status */
;;;566        return HAL_ERROR;
;;;567      }
;;;568    
;;;569      /* Enable the TIM Update DMA request */
;;;570      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
;;;571    
;;;572      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;573      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;574      {
;;;575        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;576        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;577        {
;;;578          __HAL_TIM_ENABLE(htim);
;;;579        }
;;;580      }
;;;581      else
;;;582      {
;;;583        __HAL_TIM_ENABLE(htim);
;;;584      }
;;;585    
;;;586      /* Return function status */
;;;587      return HAL_OK;
;;;588    }
000012  e8bd81f0          POP      {r4-r8,pc}
                  |L7.22|
000016  f894003d          LDRB     r0,[r4,#0x3d]         ;538
00001a  2801              CMP      r0,#1                 ;538
00001c  d107              BNE      |L7.46|
00001e  b106              CBZ      r6,|L7.34|
000020  b90d              CBNZ     r5,|L7.38|
                  |L7.34|
000022  2001              MOVS     r0,#1                 ;542
000024  e7f5              B        |L7.18|
                  |L7.38|
000026  2002              MOVS     r0,#2                 ;546
000028  f884003d          STRB     r0,[r4,#0x3d]         ;546
00002c  e001              B        |L7.50|
                  |L7.46|
00002e  2001              MOVS     r0,#1                 ;551
000030  e7ef              B        |L7.18|
                  |L7.50|
000032  4823              LDR      r0,|L7.192|
000034  6a21              LDR      r1,[r4,#0x20]         ;555
000036  63c8              STR      r0,[r1,#0x3c]         ;555
000038  4822              LDR      r0,|L7.196|
00003a  6a21              LDR      r1,[r4,#0x20]         ;556
00003c  6408              STR      r0,[r1,#0x40]         ;556
00003e  4822              LDR      r0,|L7.200|
000040  6a21              LDR      r1,[r4,#0x20]         ;559
000042  64c8              STR      r0,[r1,#0x4c]         ;559
000044  6821              LDR      r1,[r4,#0]            ;562
000046  f101022c          ADD      r2,r1,#0x2c           ;562
00004a  462b              MOV      r3,r5                 ;562
00004c  4631              MOV      r1,r6                 ;562
00004e  6a20              LDR      r0,[r4,#0x20]         ;562
000050  f7fffffe          BL       HAL_DMA_Start_IT
000054  b108              CBZ      r0,|L7.90|
000056  2001              MOVS     r0,#1                 ;566
000058  e7db              B        |L7.18|
                  |L7.90|
00005a  6820              LDR      r0,[r4,#0]            ;570
00005c  68c0              LDR      r0,[r0,#0xc]          ;570
00005e  f4407080          ORR      r0,r0,#0x100          ;570
000062  6821              LDR      r1,[r4,#0]            ;570
000064  60c8              STR      r0,[r1,#0xc]          ;570
000066  4919              LDR      r1,|L7.204|
000068  6820              LDR      r0,[r4,#0]            ;573
00006a  4288              CMP      r0,r1                 ;573
00006c  d013              BEQ      |L7.150|
00006e  6820              LDR      r0,[r4,#0]            ;573
000070  f1b04f80          CMP      r0,#0x40000000        ;573
000074  d00f              BEQ      |L7.150|
000076  4916              LDR      r1,|L7.208|
000078  6820              LDR      r0,[r4,#0]            ;573
00007a  4288              CMP      r0,r1                 ;573
00007c  d00b              BEQ      |L7.150|
00007e  4915              LDR      r1,|L7.212|
000080  6820              LDR      r0,[r4,#0]            ;573
000082  4288              CMP      r0,r1                 ;573
000084  d007              BEQ      |L7.150|
000086  4914              LDR      r1,|L7.216|
000088  6820              LDR      r0,[r4,#0]            ;573
00008a  4288              CMP      r0,r1                 ;573
00008c  d003              BEQ      |L7.150|
00008e  4913              LDR      r1,|L7.220|
000090  6820              LDR      r0,[r4,#0]            ;573
000092  4288              CMP      r0,r1                 ;573
000094  d10c              BNE      |L7.176|
                  |L7.150|
000096  6820              LDR      r0,[r4,#0]            ;575
000098  6880              LDR      r0,[r0,#8]            ;575
00009a  f0000707          AND      r7,r0,#7              ;575
00009e  2f06              CMP      r7,#6                 ;576
0000a0  d00c              BEQ      |L7.188|
0000a2  6820              LDR      r0,[r4,#0]            ;578
0000a4  6800              LDR      r0,[r0,#0]            ;578
0000a6  f0400001          ORR      r0,r0,#1              ;578
0000aa  6821              LDR      r1,[r4,#0]            ;578
0000ac  6008              STR      r0,[r1,#0]            ;578
0000ae  e005              B        |L7.188|
                  |L7.176|
0000b0  6820              LDR      r0,[r4,#0]            ;583
0000b2  6800              LDR      r0,[r0,#0]            ;583
0000b4  f0400001          ORR      r0,r0,#1              ;583
0000b8  6821              LDR      r1,[r4,#0]            ;583
0000ba  6008              STR      r0,[r1,#0]            ;583
                  |L7.188|
0000bc  2000              MOVS     r0,#0                 ;587
0000be  e7a8              B        |L7.18|
;;;589    
                          ENDP

                  |L7.192|
                          DCD      TIM_DMAPeriodElapsedCplt
                  |L7.196|
                          DCD      TIM_DMAPeriodElapsedHalfCplt
                  |L7.200|
                          DCD      TIM_DMAError
                  |L7.204|
                          DCD      0x40010000
                  |L7.208|
                          DCD      0x40000400
                  |L7.212|
                          DCD      0x40000800
                  |L7.216|
                          DCD      0x40000c00
                  |L7.220|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_Base_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_Base_Start_IT PROC
;;;458      */
;;;459    HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;460    {
;;;461      uint32_t tmpsmcr;
;;;462    
;;;463      /* Check the parameters */
;;;464      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;465    
;;;466      /* Check the TIM state */
;;;467      if (htim->State != HAL_TIM_STATE_READY)
000002  f891003d          LDRB     r0,[r1,#0x3d]
000006  2801              CMP      r0,#1
000008  d001              BEQ      |L8.14|
;;;468      {
;;;469        return HAL_ERROR;
00000a  2001              MOVS     r0,#1
                  |L8.12|
;;;470      }
;;;471    
;;;472      /* Set the TIM state */
;;;473      htim->State = HAL_TIM_STATE_BUSY;
;;;474    
;;;475      /* Enable the TIM Update interrupt */
;;;476      __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
;;;477    
;;;478      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;479      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;480      {
;;;481        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;482        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;483        {
;;;484          __HAL_TIM_ENABLE(htim);
;;;485        }
;;;486      }
;;;487      else
;;;488      {
;;;489        __HAL_TIM_ENABLE(htim);
;;;490      }
;;;491    
;;;492      /* Return function status */
;;;493      return HAL_OK;
;;;494    }
00000c  4770              BX       lr
                  |L8.14|
00000e  2002              MOVS     r0,#2                 ;473
000010  f881003d          STRB     r0,[r1,#0x3d]         ;473
000014  6808              LDR      r0,[r1,#0]            ;476
000016  68c0              LDR      r0,[r0,#0xc]          ;476
000018  f0400001          ORR      r0,r0,#1              ;476
00001c  680b              LDR      r3,[r1,#0]            ;476
00001e  60d8              STR      r0,[r3,#0xc]          ;476
000020  4b16              LDR      r3,|L8.124|
000022  6808              LDR      r0,[r1,#0]            ;479
000024  4298              CMP      r0,r3                 ;479
000026  d013              BEQ      |L8.80|
000028  6808              LDR      r0,[r1,#0]            ;479
00002a  f1b04f80          CMP      r0,#0x40000000        ;479
00002e  d00f              BEQ      |L8.80|
000030  4b13              LDR      r3,|L8.128|
000032  6808              LDR      r0,[r1,#0]            ;479
000034  4298              CMP      r0,r3                 ;479
000036  d00b              BEQ      |L8.80|
000038  4b12              LDR      r3,|L8.132|
00003a  6808              LDR      r0,[r1,#0]            ;479
00003c  4298              CMP      r0,r3                 ;479
00003e  d007              BEQ      |L8.80|
000040  4b11              LDR      r3,|L8.136|
000042  6808              LDR      r0,[r1,#0]            ;479
000044  4298              CMP      r0,r3                 ;479
000046  d003              BEQ      |L8.80|
000048  4b10              LDR      r3,|L8.140|
00004a  6808              LDR      r0,[r1,#0]            ;479
00004c  4298              CMP      r0,r3                 ;479
00004e  d10c              BNE      |L8.106|
                  |L8.80|
000050  6808              LDR      r0,[r1,#0]            ;481
000052  6880              LDR      r0,[r0,#8]            ;481
000054  f0000207          AND      r2,r0,#7              ;481
000058  2a06              CMP      r2,#6                 ;482
00005a  d00c              BEQ      |L8.118|
00005c  6808              LDR      r0,[r1,#0]            ;484
00005e  6800              LDR      r0,[r0,#0]            ;484
000060  f0400001          ORR      r0,r0,#1              ;484
000064  680b              LDR      r3,[r1,#0]            ;484
000066  6018              STR      r0,[r3,#0]            ;484
000068  e005              B        |L8.118|
                  |L8.106|
00006a  6808              LDR      r0,[r1,#0]            ;489
00006c  6800              LDR      r0,[r0,#0]            ;489
00006e  f0400001          ORR      r0,r0,#1              ;489
000072  680b              LDR      r3,[r1,#0]            ;489
000074  6018              STR      r0,[r3,#0]            ;489
                  |L8.118|
000076  2000              MOVS     r0,#0                 ;493
000078  e7c8              B        |L8.12|
;;;495    
                          ENDP

00007a  0000              DCW      0x0000
                  |L8.124|
                          DCD      0x40010000
                  |L8.128|
                          DCD      0x40000400
                  |L8.132|
                          DCD      0x40000800
                  |L8.136|
                          DCD      0x40000c00
                  |L8.140|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_Base_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_Stop PROC
;;;438      */
;;;439    HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;440    {
;;;441      /* Check the parameters */
;;;442      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;443    
;;;444      /* Disable the Peripheral */
;;;445      __HAL_TIM_DISABLE(htim);
000002  bf00              NOP      
000004  6808              LDR      r0,[r1,#0]
000006  6a00              LDR      r0,[r0,#0x20]
000008  f2411211          MOV      r2,#0x1111
00000c  4010              ANDS     r0,r0,r2
00000e  b950              CBNZ     r0,|L9.38|
000010  6808              LDR      r0,[r1,#0]
000012  6a00              LDR      r0,[r0,#0x20]
000014  1092              ASRS     r2,r2,#2
000016  4010              ANDS     r0,r0,r2
000018  b928              CBNZ     r0,|L9.38|
00001a  6808              LDR      r0,[r1,#0]
00001c  6800              LDR      r0,[r0,#0]
00001e  f0200001          BIC      r0,r0,#1
000022  680a              LDR      r2,[r1,#0]
000024  6010              STR      r0,[r2,#0]
                  |L9.38|
000026  bf00              NOP      
;;;446    
;;;447      /* Set the TIM state */
;;;448      htim->State = HAL_TIM_STATE_READY;
000028  2001              MOVS     r0,#1
00002a  f881003d          STRB     r0,[r1,#0x3d]
;;;449    
;;;450      /* Return function status */
;;;451      return HAL_OK;
00002e  2000              MOVS     r0,#0
;;;452    }
000030  4770              BX       lr
;;;453    
                          ENDP


                          AREA ||i.HAL_TIM_Base_Stop_DMA||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_Stop_DMA PROC
;;;594      */
;;;595    HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;596    {
000002  4604              MOV      r4,r0
;;;597      /* Check the parameters */
;;;598      assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
;;;599    
;;;600      /* Disable the TIM Update DMA request */
;;;601      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
000004  6820              LDR      r0,[r4,#0]
000006  68c0              LDR      r0,[r0,#0xc]
000008  f4207080          BIC      r0,r0,#0x100
00000c  6821              LDR      r1,[r4,#0]
00000e  60c8              STR      r0,[r1,#0xc]
;;;602    
;;;603      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
000010  6a20              LDR      r0,[r4,#0x20]
000012  f7fffffe          BL       HAL_DMA_Abort_IT
;;;604    
;;;605      /* Disable the Peripheral */
;;;606      __HAL_TIM_DISABLE(htim);
000016  bf00              NOP      
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  f2411111          MOV      r1,#0x1111
000020  4008              ANDS     r0,r0,r1
000022  b950              CBNZ     r0,|L10.58|
000024  6820              LDR      r0,[r4,#0]
000026  6a00              LDR      r0,[r0,#0x20]
000028  1089              ASRS     r1,r1,#2
00002a  4008              ANDS     r0,r0,r1
00002c  b928              CBNZ     r0,|L10.58|
00002e  6820              LDR      r0,[r4,#0]
000030  6800              LDR      r0,[r0,#0]
000032  f0200001          BIC      r0,r0,#1
000036  6821              LDR      r1,[r4,#0]
000038  6008              STR      r0,[r1,#0]
                  |L10.58|
00003a  bf00              NOP      
;;;607    
;;;608      /* Set the TIM state */
;;;609      htim->State = HAL_TIM_STATE_READY;
00003c  2001              MOVS     r0,#1
00003e  f884003d          STRB     r0,[r4,#0x3d]
;;;610    
;;;611      /* Return function status */
;;;612      return HAL_OK;
000042  2000              MOVS     r0,#0
;;;613    }
000044  bd10              POP      {r4,pc}
;;;614    
                          ENDP


                          AREA ||i.HAL_TIM_Base_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Base_Stop_IT PROC
;;;500      */
;;;501    HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;502    {
;;;503      /* Check the parameters */
;;;504      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;505    
;;;506      /* Disable the TIM Update interrupt */
;;;507      __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
000002  6808              LDR      r0,[r1,#0]
000004  68c0              LDR      r0,[r0,#0xc]
000006  f0200001          BIC      r0,r0,#1
00000a  680a              LDR      r2,[r1,#0]
00000c  60d0              STR      r0,[r2,#0xc]
;;;508    
;;;509      /* Disable the Peripheral */
;;;510      __HAL_TIM_DISABLE(htim);
00000e  bf00              NOP      
000010  6808              LDR      r0,[r1,#0]
000012  6a00              LDR      r0,[r0,#0x20]
000014  f2411211          MOV      r2,#0x1111
000018  4010              ANDS     r0,r0,r2
00001a  b950              CBNZ     r0,|L11.50|
00001c  6808              LDR      r0,[r1,#0]
00001e  6a00              LDR      r0,[r0,#0x20]
000020  1092              ASRS     r2,r2,#2
000022  4010              ANDS     r0,r0,r2
000024  b928              CBNZ     r0,|L11.50|
000026  6808              LDR      r0,[r1,#0]
000028  6800              LDR      r0,[r0,#0]
00002a  f0200001          BIC      r0,r0,#1
00002e  680a              LDR      r2,[r1,#0]
000030  6010              STR      r0,[r2,#0]
                  |L11.50|
000032  bf00              NOP      
;;;511    
;;;512      /* Set the TIM state */
;;;513      htim->State = HAL_TIM_STATE_READY;
000034  2001              MOVS     r0,#1
000036  f881003d          STRB     r0,[r1,#0x3d]
;;;514    
;;;515      /* Return function status */
;;;516      return HAL_OK;
00003a  2000              MOVS     r0,#0
;;;517    }
00003c  4770              BX       lr
;;;518    
                          ENDP


                          AREA ||i.HAL_TIM_ConfigClockSource||, CODE, READONLY, ALIGN=1

                  HAL_TIM_ConfigClockSource PROC
;;;5303     */
;;;5304   HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;5305   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;5306     HAL_StatusTypeDef status = HAL_OK;
000008  2700              MOVS     r7,#0
;;;5307     uint32_t tmpsmcr;
;;;5308   
;;;5309     /* Process Locked */
;;;5310     __HAL_LOCK(htim);
00000a  bf00              NOP      
00000c  f894003c          LDRB     r0,[r4,#0x3c]
000010  2801              CMP      r0,#1
000012  d102              BNE      |L12.26|
000014  2002              MOVS     r0,#2
                  |L12.22|
;;;5311   
;;;5312     htim->State = HAL_TIM_STATE_BUSY;
;;;5313   
;;;5314     /* Check the parameters */
;;;5315     assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
;;;5316   
;;;5317     /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
;;;5318     tmpsmcr = htim->Instance->SMCR;
;;;5319     tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
;;;5320     tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
;;;5321     htim->Instance->SMCR = tmpsmcr;
;;;5322   
;;;5323     switch (sClockSourceConfig->ClockSource)
;;;5324     {
;;;5325       case TIM_CLOCKSOURCE_INTERNAL:
;;;5326       {
;;;5327         assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;5328         break;
;;;5329       }
;;;5330   
;;;5331       case TIM_CLOCKSOURCE_ETRMODE1:
;;;5332       {
;;;5333         /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
;;;5334         assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
;;;5335   
;;;5336         /* Check ETR input conditioning related parameters */
;;;5337         assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
;;;5338         assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
;;;5339         assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
;;;5340   
;;;5341         /* Configure the ETR Clock source */
;;;5342         TIM_ETR_SetConfig(htim->Instance,
;;;5343                           sClockSourceConfig->ClockPrescaler,
;;;5344                           sClockSourceConfig->ClockPolarity,
;;;5345                           sClockSourceConfig->ClockFilter);
;;;5346   
;;;5347         /* Select the External clock mode1 and the ETRF trigger */
;;;5348         tmpsmcr = htim->Instance->SMCR;
;;;5349         tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
;;;5350         /* Write to TIMx SMCR */
;;;5351         htim->Instance->SMCR = tmpsmcr;
;;;5352         break;
;;;5353       }
;;;5354   
;;;5355       case TIM_CLOCKSOURCE_ETRMODE2:
;;;5356       {
;;;5357         /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
;;;5358         assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
;;;5359   
;;;5360         /* Check ETR input conditioning related parameters */
;;;5361         assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
;;;5362         assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
;;;5363         assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
;;;5364   
;;;5365         /* Configure the ETR Clock source */
;;;5366         TIM_ETR_SetConfig(htim->Instance,
;;;5367                           sClockSourceConfig->ClockPrescaler,
;;;5368                           sClockSourceConfig->ClockPolarity,
;;;5369                           sClockSourceConfig->ClockFilter);
;;;5370         /* Enable the External clock mode2 */
;;;5371         htim->Instance->SMCR |= TIM_SMCR_ECE;
;;;5372         break;
;;;5373       }
;;;5374   
;;;5375       case TIM_CLOCKSOURCE_TI1:
;;;5376       {
;;;5377         /* Check whether or not the timer instance supports external clock mode 1 */
;;;5378         assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
;;;5379   
;;;5380         /* Check TI1 input conditioning related parameters */
;;;5381         assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
;;;5382         assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
;;;5383   
;;;5384         TIM_TI1_ConfigInputStage(htim->Instance,
;;;5385                                  sClockSourceConfig->ClockPolarity,
;;;5386                                  sClockSourceConfig->ClockFilter);
;;;5387         TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
;;;5388         break;
;;;5389       }
;;;5390   
;;;5391       case TIM_CLOCKSOURCE_TI2:
;;;5392       {
;;;5393         /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
;;;5394         assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
;;;5395   
;;;5396         /* Check TI2 input conditioning related parameters */
;;;5397         assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
;;;5398         assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
;;;5399   
;;;5400         TIM_TI2_ConfigInputStage(htim->Instance,
;;;5401                                  sClockSourceConfig->ClockPolarity,
;;;5402                                  sClockSourceConfig->ClockFilter);
;;;5403         TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
;;;5404         break;
;;;5405       }
;;;5406   
;;;5407       case TIM_CLOCKSOURCE_TI1ED:
;;;5408       {
;;;5409         /* Check whether or not the timer instance supports external clock mode 1 */
;;;5410         assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
;;;5411   
;;;5412         /* Check TI1 input conditioning related parameters */
;;;5413         assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
;;;5414         assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
;;;5415   
;;;5416         TIM_TI1_ConfigInputStage(htim->Instance,
;;;5417                                  sClockSourceConfig->ClockPolarity,
;;;5418                                  sClockSourceConfig->ClockFilter);
;;;5419         TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
;;;5420         break;
;;;5421       }
;;;5422   
;;;5423       case TIM_CLOCKSOURCE_ITR0:
;;;5424       case TIM_CLOCKSOURCE_ITR1:
;;;5425       case TIM_CLOCKSOURCE_ITR2:
;;;5426       case TIM_CLOCKSOURCE_ITR3:
;;;5427       {
;;;5428         /* Check whether or not the timer instance supports internal trigger input */
;;;5429         assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
;;;5430   
;;;5431         TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
;;;5432         break;
;;;5433       }
;;;5434   
;;;5435       default:
;;;5436         status = HAL_ERROR;
;;;5437         break;
;;;5438     }
;;;5439     htim->State = HAL_TIM_STATE_READY;
;;;5440   
;;;5441     __HAL_UNLOCK(htim);
;;;5442   
;;;5443     return status;
;;;5444   }
000016  e8bd81f0          POP      {r4-r8,pc}
                  |L12.26|
00001a  2001              MOVS     r0,#1                 ;5310
00001c  f884003c          STRB     r0,[r4,#0x3c]         ;5310
000020  bf00              NOP                            ;5310
000022  2002              MOVS     r0,#2                 ;5312
000024  f884003d          STRB     r0,[r4,#0x3d]         ;5312
000028  6820              LDR      r0,[r4,#0]            ;5318
00002a  6886              LDR      r6,[r0,#8]            ;5318
00002c  f0260677          BIC      r6,r6,#0x77           ;5319
000030  f426467f          BIC      r6,r6,#0xff00         ;5320
000034  6820              LDR      r0,[r4,#0]            ;5321
000036  6086              STR      r6,[r0,#8]            ;5321
000038  6828              LDR      r0,[r5,#0]            ;5323
00003a  2850              CMP      r0,#0x50              ;5323
00003c  d033              BEQ      |L12.166|
00003e  dc0c              BGT      |L12.90|
000040  2820              CMP      r0,#0x20              ;5323
000042  d050              BEQ      |L12.230|
000044  dc04              BGT      |L12.80|
000046  2800              CMP      r0,#0                 ;5323
000048  d04b              BEQ      |L12.226|
00004a  2810              CMP      r0,#0x10              ;5323
00004c  d151              BNE      |L12.242|
00004e  e049              B        |L12.228|
                  |L12.80|
000050  2830              CMP      r0,#0x30              ;5323
000052  d049              BEQ      |L12.232|
000054  2840              CMP      r0,#0x40              ;5323
000056  d14c              BNE      |L12.242|
000058  e039              B        |L12.206|
                  |L12.90|
00005a  2860              CMP      r0,#0x60              ;5323
00005c  d02d              BEQ      |L12.186|
00005e  2870              CMP      r0,#0x70              ;5323
000060  d007              BEQ      |L12.114|
000062  f5b05f80          CMP      r0,#0x1000            ;5323
000066  d003              BEQ      |L12.112|
000068  f5b05f00          CMP      r0,#0x2000            ;5323
00006c  d141              BNE      |L12.242|
00006e  e00d              B        |L12.140|
                  |L12.112|
000070  e041              B        |L12.246|
                  |L12.114|
000072  e9d51302          LDRD     r1,r3,[r5,#8]         ;5342
000076  686a              LDR      r2,[r5,#4]            ;5342
000078  6820              LDR      r0,[r4,#0]            ;5342
00007a  f7fffffe          BL       TIM_ETR_SetConfig
00007e  6820              LDR      r0,[r4,#0]            ;5348
000080  6886              LDR      r6,[r0,#8]            ;5348
000082  f0460677          ORR      r6,r6,#0x77           ;5349
000086  6820              LDR      r0,[r4,#0]            ;5351
000088  6086              STR      r6,[r0,#8]            ;5351
00008a  e034              B        |L12.246|
                  |L12.140|
00008c  e9d51302          LDRD     r1,r3,[r5,#8]         ;5366
000090  686a              LDR      r2,[r5,#4]            ;5366
000092  6820              LDR      r0,[r4,#0]            ;5366
000094  f7fffffe          BL       TIM_ETR_SetConfig
000098  6820              LDR      r0,[r4,#0]            ;5371
00009a  6880              LDR      r0,[r0,#8]            ;5371
00009c  f4404080          ORR      r0,r0,#0x4000         ;5371
0000a0  6821              LDR      r1,[r4,#0]            ;5371
0000a2  6088              STR      r0,[r1,#8]            ;5371
0000a4  e027              B        |L12.246|
                  |L12.166|
0000a6  68ea              LDR      r2,[r5,#0xc]          ;5384
0000a8  6869              LDR      r1,[r5,#4]            ;5384
0000aa  6820              LDR      r0,[r4,#0]            ;5384
0000ac  f7fffffe          BL       TIM_TI1_ConfigInputStage
0000b0  2150              MOVS     r1,#0x50              ;5387
0000b2  6820              LDR      r0,[r4,#0]            ;5387
0000b4  f7fffffe          BL       TIM_ITRx_SetConfig
0000b8  e01d              B        |L12.246|
                  |L12.186|
0000ba  68ea              LDR      r2,[r5,#0xc]          ;5400
0000bc  6869              LDR      r1,[r5,#4]            ;5400
0000be  6820              LDR      r0,[r4,#0]            ;5400
0000c0  f7fffffe          BL       TIM_TI2_ConfigInputStage
0000c4  2160              MOVS     r1,#0x60              ;5403
0000c6  6820              LDR      r0,[r4,#0]            ;5403
0000c8  f7fffffe          BL       TIM_ITRx_SetConfig
0000cc  e013              B        |L12.246|
                  |L12.206|
0000ce  68ea              LDR      r2,[r5,#0xc]          ;5416
0000d0  6869              LDR      r1,[r5,#4]            ;5416
0000d2  6820              LDR      r0,[r4,#0]            ;5416
0000d4  f7fffffe          BL       TIM_TI1_ConfigInputStage
0000d8  2140              MOVS     r1,#0x40              ;5419
0000da  6820              LDR      r0,[r4,#0]            ;5419
0000dc  f7fffffe          BL       TIM_ITRx_SetConfig
0000e0  e009              B        |L12.246|
                  |L12.226|
0000e2  bf00              NOP                            ;5424
                  |L12.228|
0000e4  bf00              NOP                            ;5425
                  |L12.230|
0000e6  bf00              NOP                            ;5426
                  |L12.232|
0000e8  6829              LDR      r1,[r5,#0]            ;5431
0000ea  6820              LDR      r0,[r4,#0]            ;5431
0000ec  f7fffffe          BL       TIM_ITRx_SetConfig
0000f0  e001              B        |L12.246|
                  |L12.242|
0000f2  2701              MOVS     r7,#1                 ;5436
0000f4  bf00              NOP                            ;5437
                  |L12.246|
0000f6  bf00              NOP                            ;5328
0000f8  2001              MOVS     r0,#1                 ;5439
0000fa  f884003d          STRB     r0,[r4,#0x3d]         ;5439
0000fe  bf00              NOP                            ;5441
000100  2000              MOVS     r0,#0                 ;5441
000102  f884003c          STRB     r0,[r4,#0x3c]         ;5441
000106  bf00              NOP                            ;5441
000108  4638              MOV      r0,r7                 ;5443
00010a  e784              B        |L12.22|
;;;5445   
                          ENDP


                          AREA ||i.HAL_TIM_ConfigOCrefClear||, CODE, READONLY, ALIGN=1

                  HAL_TIM_ConfigOCrefClear PROC
;;;5173     */
;;;5174   HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
000000  b5f0              PUSH     {r4-r7,lr}
;;;5175                                              const TIM_ClearInputConfigTypeDef *sClearInputConfig,
;;;5176                                              uint32_t Channel)
;;;5177   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
000006  4616              MOV      r6,r2
;;;5178     HAL_StatusTypeDef status = HAL_OK;
000008  2700              MOVS     r7,#0
;;;5179   
;;;5180     /* Check the parameters */
;;;5181     assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
;;;5182     assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
;;;5183   
;;;5184     /* Process Locked */
;;;5185     __HAL_LOCK(htim);
00000a  bf00              NOP      
00000c  f894003c          LDRB     r0,[r4,#0x3c]
000010  2801              CMP      r0,#1
000012  d101              BNE      |L13.24|
000014  2002              MOVS     r0,#2
                  |L13.22|
;;;5186   
;;;5187     htim->State = HAL_TIM_STATE_BUSY;
;;;5188   
;;;5189     switch (sClearInputConfig->ClearInputSource)
;;;5190     {
;;;5191       case TIM_CLEARINPUTSOURCE_NONE:
;;;5192       {
;;;5193         /* Clear the OCREF clear selection bit and the the ETR Bits */
;;;5194         CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
;;;5195         break;
;;;5196       }
;;;5197   
;;;5198       case TIM_CLEARINPUTSOURCE_ETR:
;;;5199       {
;;;5200         /* Check the parameters */
;;;5201         assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
;;;5202         assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
;;;5203         assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
;;;5204   
;;;5205         /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
;;;5206         if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
;;;5207         {
;;;5208           htim->State = HAL_TIM_STATE_READY;
;;;5209           __HAL_UNLOCK(htim);
;;;5210           return HAL_ERROR;
;;;5211         }
;;;5212   
;;;5213         TIM_ETR_SetConfig(htim->Instance,
;;;5214                           sClearInputConfig->ClearInputPrescaler,
;;;5215                           sClearInputConfig->ClearInputPolarity,
;;;5216                           sClearInputConfig->ClearInputFilter);
;;;5217         break;
;;;5218       }
;;;5219   
;;;5220       default:
;;;5221         status = HAL_ERROR;
;;;5222         break;
;;;5223     }
;;;5224   
;;;5225     if (status == HAL_OK)
;;;5226     {
;;;5227       switch (Channel)
;;;5228       {
;;;5229         case TIM_CHANNEL_1:
;;;5230         {
;;;5231           if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
;;;5232           {
;;;5233             /* Enable the OCREF clear feature for Channel 1 */
;;;5234             SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
;;;5235           }
;;;5236           else
;;;5237           {
;;;5238             /* Disable the OCREF clear feature for Channel 1 */
;;;5239             CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
;;;5240           }
;;;5241           break;
;;;5242         }
;;;5243         case TIM_CHANNEL_2:
;;;5244         {
;;;5245           if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
;;;5246           {
;;;5247             /* Enable the OCREF clear feature for Channel 2 */
;;;5248             SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
;;;5249           }
;;;5250           else
;;;5251           {
;;;5252             /* Disable the OCREF clear feature for Channel 2 */
;;;5253             CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
;;;5254           }
;;;5255           break;
;;;5256         }
;;;5257         case TIM_CHANNEL_3:
;;;5258         {
;;;5259           if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
;;;5260           {
;;;5261             /* Enable the OCREF clear feature for Channel 3 */
;;;5262             SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
;;;5263           }
;;;5264           else
;;;5265           {
;;;5266             /* Disable the OCREF clear feature for Channel 3 */
;;;5267             CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
;;;5268           }
;;;5269           break;
;;;5270         }
;;;5271         case TIM_CHANNEL_4:
;;;5272         {
;;;5273           if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
;;;5274           {
;;;5275             /* Enable the OCREF clear feature for Channel 4 */
;;;5276             SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
;;;5277           }
;;;5278           else
;;;5279           {
;;;5280             /* Disable the OCREF clear feature for Channel 4 */
;;;5281             CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
;;;5282           }
;;;5283           break;
;;;5284         }
;;;5285         default:
;;;5286           break;
;;;5287       }
;;;5288     }
;;;5289   
;;;5290     htim->State = HAL_TIM_STATE_READY;
;;;5291   
;;;5292     __HAL_UNLOCK(htim);
;;;5293   
;;;5294     return status;
;;;5295   }
000016  bdf0              POP      {r4-r7,pc}
                  |L13.24|
000018  2001              MOVS     r0,#1                 ;5185
00001a  f884003c          STRB     r0,[r4,#0x3c]         ;5185
00001e  bf00              NOP                            ;5185
000020  2002              MOVS     r0,#2                 ;5187
000022  f884003d          STRB     r0,[r4,#0x3d]         ;5187
000026  6868              LDR      r0,[r5,#4]            ;5189
000028  b110              CBZ      r0,|L13.48|
00002a  2801              CMP      r0,#1                 ;5189
00002c  d11a              BNE      |L13.100|
00002e  e006              B        |L13.62|
                  |L13.48|
000030  6820              LDR      r0,[r4,#0]            ;5194
000032  6880              LDR      r0,[r0,#8]            ;5194
000034  f420407f          BIC      r0,r0,#0xff00         ;5194
000038  6821              LDR      r1,[r4,#0]            ;5194
00003a  6088              STR      r0,[r1,#8]            ;5194
00003c  e014              B        |L13.104|
                  |L13.62|
00003e  68e8              LDR      r0,[r5,#0xc]          ;5206
000040  b148              CBZ      r0,|L13.86|
000042  2001              MOVS     r0,#1                 ;5208
000044  f884003d          STRB     r0,[r4,#0x3d]         ;5208
000048  bf00              NOP                            ;5209
00004a  2000              MOVS     r0,#0                 ;5209
00004c  f884003c          STRB     r0,[r4,#0x3c]         ;5209
000050  bf00              NOP                            ;5209
000052  2001              MOVS     r0,#1                 ;5210
000054  e7df              B        |L13.22|
                  |L13.86|
000056  e9d51303          LDRD     r1,r3,[r5,#0xc]       ;5213
00005a  68aa              LDR      r2,[r5,#8]            ;5213
00005c  6820              LDR      r0,[r4,#0]            ;5213
00005e  f7fffffe          BL       TIM_ETR_SetConfig
000062  e001              B        |L13.104|
                  |L13.100|
000064  2701              MOVS     r7,#1                 ;5221
000066  bf00              NOP                            ;5222
                  |L13.104|
000068  bf00              NOP                            ;5195
00006a  2f00              CMP      r7,#0                 ;5225
00006c  d149              BNE      |L13.258|
00006e  b136              CBZ      r6,|L13.126|
000070  2e04              CMP      r6,#4                 ;5227
000072  d014              BEQ      |L13.158|
000074  2e08              CMP      r6,#8                 ;5227
000076  d022              BEQ      |L13.190|
000078  2e0c              CMP      r6,#0xc               ;5227
00007a  d140              BNE      |L13.254|
00007c  e02f              B        |L13.222|
                  |L13.126|
00007e  6828              LDR      r0,[r5,#0]            ;5231
000080  b130              CBZ      r0,|L13.144|
000082  6820              LDR      r0,[r4,#0]            ;5234
000084  6980              LDR      r0,[r0,#0x18]         ;5234
000086  f0400080          ORR      r0,r0,#0x80           ;5234
00008a  6821              LDR      r1,[r4,#0]            ;5234
00008c  6188              STR      r0,[r1,#0x18]         ;5234
00008e  e005              B        |L13.156|
                  |L13.144|
000090  6820              LDR      r0,[r4,#0]            ;5239
000092  6980              LDR      r0,[r0,#0x18]         ;5239
000094  f0200080          BIC      r0,r0,#0x80           ;5239
000098  6821              LDR      r1,[r4,#0]            ;5239
00009a  6188              STR      r0,[r1,#0x18]         ;5239
                  |L13.156|
00009c  e030              B        |L13.256|
                  |L13.158|
00009e  6828              LDR      r0,[r5,#0]            ;5245
0000a0  b130              CBZ      r0,|L13.176|
0000a2  6820              LDR      r0,[r4,#0]            ;5248
0000a4  6980              LDR      r0,[r0,#0x18]         ;5248
0000a6  f4404000          ORR      r0,r0,#0x8000         ;5248
0000aa  6821              LDR      r1,[r4,#0]            ;5248
0000ac  6188              STR      r0,[r1,#0x18]         ;5248
0000ae  e005              B        |L13.188|
                  |L13.176|
0000b0  6820              LDR      r0,[r4,#0]            ;5253
0000b2  6980              LDR      r0,[r0,#0x18]         ;5253
0000b4  f4204000          BIC      r0,r0,#0x8000         ;5253
0000b8  6821              LDR      r1,[r4,#0]            ;5253
0000ba  6188              STR      r0,[r1,#0x18]         ;5253
                  |L13.188|
0000bc  e020              B        |L13.256|
                  |L13.190|
0000be  6828              LDR      r0,[r5,#0]            ;5259
0000c0  b130              CBZ      r0,|L13.208|
0000c2  6820              LDR      r0,[r4,#0]            ;5262
0000c4  69c0              LDR      r0,[r0,#0x1c]         ;5262
0000c6  f0400080          ORR      r0,r0,#0x80           ;5262
0000ca  6821              LDR      r1,[r4,#0]            ;5262
0000cc  61c8              STR      r0,[r1,#0x1c]         ;5262
0000ce  e005              B        |L13.220|
                  |L13.208|
0000d0  6820              LDR      r0,[r4,#0]            ;5267
0000d2  69c0              LDR      r0,[r0,#0x1c]         ;5267
0000d4  f0200080          BIC      r0,r0,#0x80           ;5267
0000d8  6821              LDR      r1,[r4,#0]            ;5267
0000da  61c8              STR      r0,[r1,#0x1c]         ;5267
                  |L13.220|
0000dc  e010              B        |L13.256|
                  |L13.222|
0000de  6828              LDR      r0,[r5,#0]            ;5273
0000e0  b130              CBZ      r0,|L13.240|
0000e2  6820              LDR      r0,[r4,#0]            ;5276
0000e4  69c0              LDR      r0,[r0,#0x1c]         ;5276
0000e6  f4404000          ORR      r0,r0,#0x8000         ;5276
0000ea  6821              LDR      r1,[r4,#0]            ;5276
0000ec  61c8              STR      r0,[r1,#0x1c]         ;5276
0000ee  e005              B        |L13.252|
                  |L13.240|
0000f0  6820              LDR      r0,[r4,#0]            ;5281
0000f2  69c0              LDR      r0,[r0,#0x1c]         ;5281
0000f4  f4204000          BIC      r0,r0,#0x8000         ;5281
0000f8  6821              LDR      r1,[r4,#0]            ;5281
0000fa  61c8              STR      r0,[r1,#0x1c]         ;5281
                  |L13.252|
0000fc  e000              B        |L13.256|
                  |L13.254|
0000fe  bf00              NOP                            ;5286
                  |L13.256|
000100  bf00              NOP                            ;5241
                  |L13.258|
000102  2001              MOVS     r0,#1                 ;5290
000104  f884003d          STRB     r0,[r4,#0x3d]         ;5290
000108  bf00              NOP                            ;5292
00010a  2000              MOVS     r0,#0                 ;5292
00010c  f884003c          STRB     r0,[r4,#0x3c]         ;5292
000110  bf00              NOP                            ;5292
000112  4638              MOV      r0,r7                 ;5294
000114  e77f              B        |L13.22|
;;;5296   
                          ENDP


                          AREA ||i.HAL_TIM_ConfigTI1Input||, CODE, READONLY, ALIGN=1

                  HAL_TIM_ConfigTI1Input PROC
;;;5457     */
;;;5458   HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
000000  4602              MOV      r2,r0
;;;5459   {
000002  460b              MOV      r3,r1
;;;5460     uint32_t tmpcr2;
;;;5461   
;;;5462     /* Check the parameters */
;;;5463     assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
;;;5464     assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
;;;5465   
;;;5466     /* Get the TIMx CR2 register value */
;;;5467     tmpcr2 = htim->Instance->CR2;
000004  6810              LDR      r0,[r2,#0]
000006  6841              LDR      r1,[r0,#4]
;;;5468   
;;;5469     /* Reset the TI1 selection */
;;;5470     tmpcr2 &= ~TIM_CR2_TI1S;
000008  f0210180          BIC      r1,r1,#0x80
;;;5471   
;;;5472     /* Set the TI1 selection */
;;;5473     tmpcr2 |= TI1_Selection;
00000c  4319              ORRS     r1,r1,r3
;;;5474   
;;;5475     /* Write to TIMxCR2 */
;;;5476     htim->Instance->CR2 = tmpcr2;
00000e  6810              LDR      r0,[r2,#0]
000010  6041              STR      r1,[r0,#4]
;;;5477   
;;;5478     return HAL_OK;
000012  2000              MOVS     r0,#0
;;;5479   }
000014  4770              BX       lr
;;;5480   
                          ENDP


                          AREA ||i.HAL_TIM_DMABurstState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_DMABurstState PROC
;;;6433     */
;;;6434   HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6435   {
;;;6436     /* Check the parameters */
;;;6437     assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
;;;6438   
;;;6439     return htim->DMABurstState;
000002  f8910046          LDRB     r0,[r1,#0x46]
;;;6440   }
000006  4770              BX       lr
;;;6441   
                          ENDP


                          AREA ||i.HAL_TIM_DMABurst_MultiReadStart||, CODE, READONLY, ALIGN=2

                  HAL_TIM_DMABurst_MultiReadStart PROC
;;;4869     */
;;;4870   HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;4871                                                     uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
;;;4872                                                     uint32_t  BurstLength, uint32_t  DataLength)
;;;4873   {
000004  4604              MOV      r4,r0
000006  460f              MOV      r7,r1
000008  4615              MOV      r5,r2
00000a  461e              MOV      r6,r3
00000c  e9dd8a08          LDRD     r8,r10,[sp,#0x20]
;;;4874     HAL_StatusTypeDef status = HAL_OK;
000010  f04f0900          MOV      r9,#0
;;;4875   
;;;4876     /* Check the parameters */
;;;4877     assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
;;;4878     assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
;;;4879     assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
;;;4880     assert_param(IS_TIM_DMA_LENGTH(BurstLength));
;;;4881     assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
;;;4882   
;;;4883     if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
000014  f8940046          LDRB     r0,[r4,#0x46]
000018  2802              CMP      r0,#2
00001a  d101              BNE      |L16.32|
                  |L16.28|
;;;4884     {
;;;4885       return HAL_BUSY;
;;;4886     }
;;;4887     else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
;;;4888     {
;;;4889       if ((BurstBuffer == NULL) && (BurstLength > 0U))
;;;4890       {
;;;4891         return HAL_ERROR;
;;;4892       }
;;;4893       else
;;;4894       {
;;;4895         htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
;;;4896       }
;;;4897     }
;;;4898     else
;;;4899     {
;;;4900       /* nothing to do */
;;;4901     }
;;;4902     switch (BurstRequestSrc)
;;;4903     {
;;;4904       case TIM_DMA_UPDATE:
;;;4905       {
;;;4906         /* Set the DMA Period elapsed callbacks */
;;;4907         htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
;;;4908         htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
;;;4909   
;;;4910         /* Set the DMA error callback */
;;;4911         htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
;;;4912   
;;;4913         /* Enable the DMA stream */
;;;4914         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;4915                              DataLength) != HAL_OK)
;;;4916         {
;;;4917           /* Return error status */
;;;4918           return HAL_ERROR;
;;;4919         }
;;;4920         break;
;;;4921       }
;;;4922       case TIM_DMA_CC1:
;;;4923       {
;;;4924         /* Set the DMA capture callbacks */
;;;4925         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
;;;4926         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;4927   
;;;4928         /* Set the DMA error callback */
;;;4929         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;4930   
;;;4931         /* Enable the DMA stream */
;;;4932         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;4933                              DataLength) != HAL_OK)
;;;4934         {
;;;4935           /* Return error status */
;;;4936           return HAL_ERROR;
;;;4937         }
;;;4938         break;
;;;4939       }
;;;4940       case TIM_DMA_CC2:
;;;4941       {
;;;4942         /* Set the DMA capture callbacks */
;;;4943         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
;;;4944         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;4945   
;;;4946         /* Set the DMA error callback */
;;;4947         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
;;;4948   
;;;4949         /* Enable the DMA stream */
;;;4950         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;4951                              DataLength) != HAL_OK)
;;;4952         {
;;;4953           /* Return error status */
;;;4954           return HAL_ERROR;
;;;4955         }
;;;4956         break;
;;;4957       }
;;;4958       case TIM_DMA_CC3:
;;;4959       {
;;;4960         /* Set the DMA capture callbacks */
;;;4961         htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
;;;4962         htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;4963   
;;;4964         /* Set the DMA error callback */
;;;4965         htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
;;;4966   
;;;4967         /* Enable the DMA stream */
;;;4968         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;4969                              DataLength) != HAL_OK)
;;;4970         {
;;;4971           /* Return error status */
;;;4972           return HAL_ERROR;
;;;4973         }
;;;4974         break;
;;;4975       }
;;;4976       case TIM_DMA_CC4:
;;;4977       {
;;;4978         /* Set the DMA capture callbacks */
;;;4979         htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
;;;4980         htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;4981   
;;;4982         /* Set the DMA error callback */
;;;4983         htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
;;;4984   
;;;4985         /* Enable the DMA stream */
;;;4986         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;4987                              DataLength) != HAL_OK)
;;;4988         {
;;;4989           /* Return error status */
;;;4990           return HAL_ERROR;
;;;4991         }
;;;4992         break;
;;;4993       }
;;;4994       case TIM_DMA_COM:
;;;4995       {
;;;4996         /* Set the DMA commutation callbacks */
;;;4997         htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
;;;4998         htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
;;;4999   
;;;5000         /* Set the DMA error callback */
;;;5001         htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
;;;5002   
;;;5003         /* Enable the DMA stream */
;;;5004         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;5005                              DataLength) != HAL_OK)
;;;5006         {
;;;5007           /* Return error status */
;;;5008           return HAL_ERROR;
;;;5009         }
;;;5010         break;
;;;5011       }
;;;5012       case TIM_DMA_TRIGGER:
;;;5013       {
;;;5014         /* Set the DMA trigger callbacks */
;;;5015         htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
;;;5016         htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
;;;5017   
;;;5018         /* Set the DMA error callback */
;;;5019         htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
;;;5020   
;;;5021         /* Enable the DMA stream */
;;;5022         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
;;;5023                              DataLength) != HAL_OK)
;;;5024         {
;;;5025           /* Return error status */
;;;5026           return HAL_ERROR;
;;;5027         }
;;;5028         break;
;;;5029       }
;;;5030       default:
;;;5031         status = HAL_ERROR;
;;;5032         break;
;;;5033     }
;;;5034   
;;;5035     if (status == HAL_OK)
;;;5036     {
;;;5037       /* Configure the DMA Burst Mode */
;;;5038       htim->Instance->DCR = (BurstBaseAddress | BurstLength);
;;;5039   
;;;5040       /* Enable the TIM DMA Request */
;;;5041       __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
;;;5042     }
;;;5043   
;;;5044     /* Return function status */
;;;5045     return status;
;;;5046   }
00001c  e8bd87f0          POP      {r4-r10,pc}
                  |L16.32|
000020  f8940046          LDRB     r0,[r4,#0x46]         ;4887
000024  2801              CMP      r0,#1                 ;4887
000026  d107              BNE      |L16.56|
000028  b91e              CBNZ     r6,|L16.50|
00002a  f1b80f00          CMP      r8,#0                 ;4889
00002e  d000              BEQ      |L16.50|
000030  e7f4              B        |L16.28|
                  |L16.50|
000032  2002              MOVS     r0,#2                 ;4895
000034  f8840046          STRB     r0,[r4,#0x46]         ;4895
                  |L16.56|
000038  f5b56f00          CMP      r5,#0x800             ;4902
00003c  d053              BEQ      |L16.230|
00003e  dc09              BGT      |L16.84|
000040  f5b57f80          CMP      r5,#0x100             ;4902
000044  d010              BEQ      |L16.104|
000046  f5b57f00          CMP      r5,#0x200             ;4902
00004a  d022              BEQ      |L16.146|
00004c  f5b56f80          CMP      r5,#0x400             ;4902
                  |L16.80|
000050  d172              BNE      |L16.312|
000052  e033              B        |L16.188|
                  |L16.84|
000054  f5b55f80          CMP      r5,#0x1000            ;4902
000058  d05a              BEQ      |L16.272|
00005a  f5b55f00          CMP      r5,#0x2000            ;4902
00005e  d06e              BEQ      |L16.318|
000060  f5b54f80          CMP      r5,#0x4000            ;4902
000064  d1f4              BNE      |L16.80|
000066  e07f              B        |L16.360|
                  |L16.104|
000068  4853              LDR      r0,|L16.440|
00006a  6a21              LDR      r1,[r4,#0x20]         ;4907
00006c  63c8              STR      r0,[r1,#0x3c]         ;4907
00006e  4853              LDR      r0,|L16.444|
000070  6a21              LDR      r1,[r4,#0x20]         ;4908
000072  6408              STR      r0,[r1,#0x40]         ;4908
000074  4852              LDR      r0,|L16.448|
000076  6a21              LDR      r1,[r4,#0x20]         ;4911
000078  64c8              STR      r0,[r1,#0x4c]         ;4911
00007a  6822              LDR      r2,[r4,#0]            ;4914
00007c  f102014c          ADD      r1,r2,#0x4c           ;4914
000080  4653              MOV      r3,r10                ;4914
000082  4632              MOV      r2,r6                 ;4914
000084  6a20              LDR      r0,[r4,#0x20]         ;4914
000086  f7fffffe          BL       HAL_DMA_Start_IT
00008a  b108              CBZ      r0,|L16.144|
00008c  2001              MOVS     r0,#1                 ;4918
00008e  e7c5              B        |L16.28|
                  |L16.144|
000090  e082              B        |L16.408|
                  |L16.146|
000092  494c              LDR      r1,|L16.452|
000094  6a60              LDR      r0,[r4,#0x24]         ;4925
000096  63c1              STR      r1,[r0,#0x3c]         ;4925
000098  494b              LDR      r1,|L16.456|
00009a  6a60              LDR      r0,[r4,#0x24]         ;4926
00009c  6401              STR      r1,[r0,#0x40]         ;4926
00009e  4948              LDR      r1,|L16.448|
0000a0  6a60              LDR      r0,[r4,#0x24]         ;4929
0000a2  64c1              STR      r1,[r0,#0x4c]         ;4929
0000a4  6822              LDR      r2,[r4,#0]            ;4932
0000a6  f102014c          ADD      r1,r2,#0x4c           ;4932
0000aa  4653              MOV      r3,r10                ;4932
0000ac  4632              MOV      r2,r6                 ;4932
0000ae  6a60              LDR      r0,[r4,#0x24]         ;4932
0000b0  f7fffffe          BL       HAL_DMA_Start_IT
0000b4  b108              CBZ      r0,|L16.186|
0000b6  2001              MOVS     r0,#1                 ;4936
0000b8  e7b0              B        |L16.28|
                  |L16.186|
0000ba  e06d              B        |L16.408|
                  |L16.188|
0000bc  4941              LDR      r1,|L16.452|
0000be  6aa0              LDR      r0,[r4,#0x28]         ;4943
0000c0  63c1              STR      r1,[r0,#0x3c]         ;4943
0000c2  4941              LDR      r1,|L16.456|
0000c4  6aa0              LDR      r0,[r4,#0x28]         ;4944
0000c6  6401              STR      r1,[r0,#0x40]         ;4944
0000c8  493d              LDR      r1,|L16.448|
0000ca  6aa0              LDR      r0,[r4,#0x28]         ;4947
0000cc  64c1              STR      r1,[r0,#0x4c]         ;4947
0000ce  6822              LDR      r2,[r4,#0]            ;4950
0000d0  f102014c          ADD      r1,r2,#0x4c           ;4950
0000d4  4653              MOV      r3,r10                ;4950
0000d6  4632              MOV      r2,r6                 ;4950
0000d8  6aa0              LDR      r0,[r4,#0x28]         ;4950
0000da  f7fffffe          BL       HAL_DMA_Start_IT
0000de  b108              CBZ      r0,|L16.228|
0000e0  2001              MOVS     r0,#1                 ;4954
0000e2  e79b              B        |L16.28|
                  |L16.228|
0000e4  e058              B        |L16.408|
                  |L16.230|
0000e6  4937              LDR      r1,|L16.452|
0000e8  6ae0              LDR      r0,[r4,#0x2c]         ;4961
0000ea  63c1              STR      r1,[r0,#0x3c]         ;4961
0000ec  4936              LDR      r1,|L16.456|
0000ee  6ae0              LDR      r0,[r4,#0x2c]         ;4962
0000f0  6401              STR      r1,[r0,#0x40]         ;4962
0000f2  4933              LDR      r1,|L16.448|
0000f4  6ae0              LDR      r0,[r4,#0x2c]         ;4965
0000f6  64c1              STR      r1,[r0,#0x4c]         ;4965
0000f8  6822              LDR      r2,[r4,#0]            ;4968
0000fa  f102014c          ADD      r1,r2,#0x4c           ;4968
0000fe  4653              MOV      r3,r10                ;4968
000100  4632              MOV      r2,r6                 ;4968
000102  6ae0              LDR      r0,[r4,#0x2c]         ;4968
000104  f7fffffe          BL       HAL_DMA_Start_IT
000108  b108              CBZ      r0,|L16.270|
00010a  2001              MOVS     r0,#1                 ;4972
00010c  e786              B        |L16.28|
                  |L16.270|
00010e  e043              B        |L16.408|
                  |L16.272|
000110  492c              LDR      r1,|L16.452|
000112  6b20              LDR      r0,[r4,#0x30]         ;4979
000114  63c1              STR      r1,[r0,#0x3c]         ;4979
000116  492c              LDR      r1,|L16.456|
000118  6b20              LDR      r0,[r4,#0x30]         ;4980
00011a  6401              STR      r1,[r0,#0x40]         ;4980
00011c  4928              LDR      r1,|L16.448|
00011e  6b20              LDR      r0,[r4,#0x30]         ;4983
000120  64c1              STR      r1,[r0,#0x4c]         ;4983
000122  6822              LDR      r2,[r4,#0]            ;4986
000124  f102014c          ADD      r1,r2,#0x4c           ;4986
000128  4653              MOV      r3,r10                ;4986
00012a  4632              MOV      r2,r6                 ;4986
00012c  6b20              LDR      r0,[r4,#0x30]         ;4986
00012e  f7fffffe          BL       HAL_DMA_Start_IT
000132  b118              CBZ      r0,|L16.316|
000134  2001              MOVS     r0,#1                 ;4990
000136  e771              B        |L16.28|
                  |L16.312|
000138  e02b              B        |L16.402|
00013a  e000              B        |L16.318|
                  |L16.316|
00013c  e02c              B        |L16.408|
                  |L16.318|
00013e  4923              LDR      r1,|L16.460|
000140  6b60              LDR      r0,[r4,#0x34]         ;4997
000142  63c1              STR      r1,[r0,#0x3c]         ;4997
000144  4922              LDR      r1,|L16.464|
000146  6b60              LDR      r0,[r4,#0x34]         ;4998
000148  6401              STR      r1,[r0,#0x40]         ;4998
00014a  491d              LDR      r1,|L16.448|
00014c  6b60              LDR      r0,[r4,#0x34]         ;5001
00014e  64c1              STR      r1,[r0,#0x4c]         ;5001
000150  6822              LDR      r2,[r4,#0]            ;5004
000152  f102014c          ADD      r1,r2,#0x4c           ;5004
000156  4653              MOV      r3,r10                ;5004
000158  4632              MOV      r2,r6                 ;5004
00015a  6b60              LDR      r0,[r4,#0x34]         ;5004
00015c  f7fffffe          BL       HAL_DMA_Start_IT
000160  b108              CBZ      r0,|L16.358|
000162  2001              MOVS     r0,#1                 ;5008
000164  e75a              B        |L16.28|
                  |L16.358|
000166  e017              B        |L16.408|
                  |L16.360|
000168  491a              LDR      r1,|L16.468|
00016a  6ba0              LDR      r0,[r4,#0x38]         ;5015
00016c  63c1              STR      r1,[r0,#0x3c]         ;5015
00016e  491a              LDR      r1,|L16.472|
000170  6ba0              LDR      r0,[r4,#0x38]         ;5016
000172  6401              STR      r1,[r0,#0x40]         ;5016
000174  4912              LDR      r1,|L16.448|
000176  6ba0              LDR      r0,[r4,#0x38]         ;5019
000178  64c1              STR      r1,[r0,#0x4c]         ;5019
00017a  6822              LDR      r2,[r4,#0]            ;5022
00017c  f102014c          ADD      r1,r2,#0x4c           ;5022
000180  4653              MOV      r3,r10                ;5022
000182  4632              MOV      r2,r6                 ;5022
000184  6ba0              LDR      r0,[r4,#0x38]         ;5022
000186  f7fffffe          BL       HAL_DMA_Start_IT
00018a  b108              CBZ      r0,|L16.400|
00018c  2001              MOVS     r0,#1                 ;5026
00018e  e745              B        |L16.28|
                  |L16.400|
000190  e002              B        |L16.408|
                  |L16.402|
000192  f04f0901          MOV      r9,#1                 ;5031
000196  bf00              NOP                            ;5032
                  |L16.408|
000198  bf00              NOP                            ;4920
00019a  f1b90f00          CMP      r9,#0                 ;5035
00019e  d108              BNE      |L16.434|
0001a0  ea470008          ORR      r0,r7,r8              ;5038
0001a4  6821              LDR      r1,[r4,#0]            ;5038
0001a6  6488              STR      r0,[r1,#0x48]         ;5038
0001a8  6820              LDR      r0,[r4,#0]            ;5041
0001aa  68c0              LDR      r0,[r0,#0xc]          ;5041
0001ac  4328              ORRS     r0,r0,r5              ;5041
0001ae  6821              LDR      r1,[r4,#0]            ;5041
0001b0  60c8              STR      r0,[r1,#0xc]          ;5041
                  |L16.434|
0001b2  4648              MOV      r0,r9                 ;5045
0001b4  e732              B        |L16.28|
;;;5047   
                          ENDP

0001b6  0000              DCW      0x0000
                  |L16.440|
                          DCD      TIM_DMAPeriodElapsedCplt
                  |L16.444|
                          DCD      TIM_DMAPeriodElapsedHalfCplt
                  |L16.448|
                          DCD      TIM_DMAError
                  |L16.452|
                          DCD      TIM_DMACaptureCplt
                  |L16.456|
                          DCD      TIM_DMACaptureHalfCplt
                  |L16.460|
                          DCD      TIMEx_DMACommutationCplt
                  |L16.464|
                          DCD      TIMEx_DMACommutationHalfCplt
                  |L16.468|
                          DCD      TIM_DMATriggerCplt
                  |L16.472|
                          DCD      TIM_DMATriggerHalfCplt

                          AREA ||i.HAL_TIM_DMABurst_MultiWriteStart||, CODE, READONLY, ALIGN=2

                  HAL_TIM_DMABurst_MultiWriteStart PROC
;;;4533     */
;;;4534   HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;4535                                                      uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
;;;4536                                                      uint32_t  BurstLength,  uint32_t  DataLength)
;;;4537   {
000004  4604              MOV      r4,r0
000006  460f              MOV      r7,r1
000008  4615              MOV      r5,r2
00000a  461e              MOV      r6,r3
00000c  e9dd8a08          LDRD     r8,r10,[sp,#0x20]
;;;4538     HAL_StatusTypeDef status = HAL_OK;
000010  f04f0900          MOV      r9,#0
;;;4539   
;;;4540     /* Check the parameters */
;;;4541     assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
;;;4542     assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
;;;4543     assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
;;;4544     assert_param(IS_TIM_DMA_LENGTH(BurstLength));
;;;4545     assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
;;;4546   
;;;4547     if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
000014  f8940046          LDRB     r0,[r4,#0x46]
000018  2802              CMP      r0,#2
00001a  d101              BNE      |L17.32|
                  |L17.28|
;;;4548     {
;;;4549       return HAL_BUSY;
;;;4550     }
;;;4551     else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
;;;4552     {
;;;4553       if ((BurstBuffer == NULL) && (BurstLength > 0U))
;;;4554       {
;;;4555         return HAL_ERROR;
;;;4556       }
;;;4557       else
;;;4558       {
;;;4559         htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
;;;4560       }
;;;4561     }
;;;4562     else
;;;4563     {
;;;4564       /* nothing to do */
;;;4565     }
;;;4566   
;;;4567     switch (BurstRequestSrc)
;;;4568     {
;;;4569       case TIM_DMA_UPDATE:
;;;4570       {
;;;4571         /* Set the DMA Period elapsed callbacks */
;;;4572         htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
;;;4573         htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
;;;4574   
;;;4575         /* Set the DMA error callback */
;;;4576         htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
;;;4577   
;;;4578         /* Enable the DMA stream */
;;;4579         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
;;;4580                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4581         {
;;;4582           /* Return error status */
;;;4583           return HAL_ERROR;
;;;4584         }
;;;4585         break;
;;;4586       }
;;;4587       case TIM_DMA_CC1:
;;;4588       {
;;;4589         /* Set the DMA compare callbacks */
;;;4590         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;4591         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;4592   
;;;4593         /* Set the DMA error callback */
;;;4594         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;4595   
;;;4596         /* Enable the DMA stream */
;;;4597         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
;;;4598                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4599         {
;;;4600           /* Return error status */
;;;4601           return HAL_ERROR;
;;;4602         }
;;;4603         break;
;;;4604       }
;;;4605       case TIM_DMA_CC2:
;;;4606       {
;;;4607         /* Set the DMA compare callbacks */
;;;4608         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;4609         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;4610   
;;;4611         /* Set the DMA error callback */
;;;4612         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
;;;4613   
;;;4614         /* Enable the DMA stream */
;;;4615         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
;;;4616                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4617         {
;;;4618           /* Return error status */
;;;4619           return HAL_ERROR;
;;;4620         }
;;;4621         break;
;;;4622       }
;;;4623       case TIM_DMA_CC3:
;;;4624       {
;;;4625         /* Set the DMA compare callbacks */
;;;4626         htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;4627         htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;4628   
;;;4629         /* Set the DMA error callback */
;;;4630         htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
;;;4631   
;;;4632         /* Enable the DMA stream */
;;;4633         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
;;;4634                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4635         {
;;;4636           /* Return error status */
;;;4637           return HAL_ERROR;
;;;4638         }
;;;4639         break;
;;;4640       }
;;;4641       case TIM_DMA_CC4:
;;;4642       {
;;;4643         /* Set the DMA compare callbacks */
;;;4644         htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;4645         htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;4646   
;;;4647         /* Set the DMA error callback */
;;;4648         htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
;;;4649   
;;;4650         /* Enable the DMA stream */
;;;4651         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
;;;4652                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4653         {
;;;4654           /* Return error status */
;;;4655           return HAL_ERROR;
;;;4656         }
;;;4657         break;
;;;4658       }
;;;4659       case TIM_DMA_COM:
;;;4660       {
;;;4661         /* Set the DMA commutation callbacks */
;;;4662         htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
;;;4663         htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
;;;4664   
;;;4665         /* Set the DMA error callback */
;;;4666         htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
;;;4667   
;;;4668         /* Enable the DMA stream */
;;;4669         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
;;;4670                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4671         {
;;;4672           /* Return error status */
;;;4673           return HAL_ERROR;
;;;4674         }
;;;4675         break;
;;;4676       }
;;;4677       case TIM_DMA_TRIGGER:
;;;4678       {
;;;4679         /* Set the DMA trigger callbacks */
;;;4680         htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
;;;4681         htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
;;;4682   
;;;4683         /* Set the DMA error callback */
;;;4684         htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
;;;4685   
;;;4686         /* Enable the DMA stream */
;;;4687         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
;;;4688                              (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
;;;4689         {
;;;4690           /* Return error status */
;;;4691           return HAL_ERROR;
;;;4692         }
;;;4693         break;
;;;4694       }
;;;4695       default:
;;;4696         status = HAL_ERROR;
;;;4697         break;
;;;4698     }
;;;4699   
;;;4700     if (status == HAL_OK)
;;;4701     {
;;;4702       /* Configure the DMA Burst Mode */
;;;4703       htim->Instance->DCR = (BurstBaseAddress | BurstLength);
;;;4704       /* Enable the TIM DMA Request */
;;;4705       __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
;;;4706     }
;;;4707   
;;;4708     /* Return function status */
;;;4709     return status;
;;;4710   }
00001c  e8bd87f0          POP      {r4-r10,pc}
                  |L17.32|
000020  f8940046          LDRB     r0,[r4,#0x46]         ;4551
000024  2801              CMP      r0,#1                 ;4551
000026  d107              BNE      |L17.56|
000028  b91e              CBNZ     r6,|L17.50|
00002a  f1b80f00          CMP      r8,#0                 ;4553
00002e  d000              BEQ      |L17.50|
000030  e7f4              B        |L17.28|
                  |L17.50|
000032  2002              MOVS     r0,#2                 ;4559
000034  f8840046          STRB     r0,[r4,#0x46]         ;4559
                  |L17.56|
000038  f5b56f00          CMP      r5,#0x800             ;4567
00003c  d053              BEQ      |L17.230|
00003e  dc09              BGT      |L17.84|
000040  f5b57f80          CMP      r5,#0x100             ;4567
000044  d010              BEQ      |L17.104|
000046  f5b57f00          CMP      r5,#0x200             ;4567
00004a  d022              BEQ      |L17.146|
00004c  f5b56f80          CMP      r5,#0x400             ;4567
                  |L17.80|
000050  d172              BNE      |L17.312|
000052  e033              B        |L17.188|
                  |L17.84|
000054  f5b55f80          CMP      r5,#0x1000            ;4567
000058  d05a              BEQ      |L17.272|
00005a  f5b55f00          CMP      r5,#0x2000            ;4567
00005e  d06e              BEQ      |L17.318|
000060  f5b54f80          CMP      r5,#0x4000            ;4567
000064  d1f4              BNE      |L17.80|
000066  e07f              B        |L17.360|
                  |L17.104|
000068  4853              LDR      r0,|L17.440|
00006a  6a21              LDR      r1,[r4,#0x20]         ;4572
00006c  63c8              STR      r0,[r1,#0x3c]         ;4572
00006e  4853              LDR      r0,|L17.444|
000070  6a21              LDR      r1,[r4,#0x20]         ;4573
000072  6408              STR      r0,[r1,#0x40]         ;4573
000074  4852              LDR      r0,|L17.448|
000076  6a21              LDR      r1,[r4,#0x20]         ;4576
000078  64c8              STR      r0,[r1,#0x4c]         ;4576
00007a  6821              LDR      r1,[r4,#0]            ;4579
00007c  f101024c          ADD      r2,r1,#0x4c           ;4579
000080  4653              MOV      r3,r10                ;4579
000082  4631              MOV      r1,r6                 ;4579
000084  6a20              LDR      r0,[r4,#0x20]         ;4579
000086  f7fffffe          BL       HAL_DMA_Start_IT
00008a  b108              CBZ      r0,|L17.144|
00008c  2001              MOVS     r0,#1                 ;4583
00008e  e7c5              B        |L17.28|
                  |L17.144|
000090  e082              B        |L17.408|
                  |L17.146|
000092  494c              LDR      r1,|L17.452|
000094  6a60              LDR      r0,[r4,#0x24]         ;4590
000096  63c1              STR      r1,[r0,#0x3c]         ;4590
000098  494b              LDR      r1,|L17.456|
00009a  6a60              LDR      r0,[r4,#0x24]         ;4591
00009c  6401              STR      r1,[r0,#0x40]         ;4591
00009e  4948              LDR      r1,|L17.448|
0000a0  6a60              LDR      r0,[r4,#0x24]         ;4594
0000a2  64c1              STR      r1,[r0,#0x4c]         ;4594
0000a4  6821              LDR      r1,[r4,#0]            ;4597
0000a6  f101024c          ADD      r2,r1,#0x4c           ;4597
0000aa  4653              MOV      r3,r10                ;4597
0000ac  4631              MOV      r1,r6                 ;4597
0000ae  6a60              LDR      r0,[r4,#0x24]         ;4597
0000b0  f7fffffe          BL       HAL_DMA_Start_IT
0000b4  b108              CBZ      r0,|L17.186|
0000b6  2001              MOVS     r0,#1                 ;4601
0000b8  e7b0              B        |L17.28|
                  |L17.186|
0000ba  e06d              B        |L17.408|
                  |L17.188|
0000bc  4941              LDR      r1,|L17.452|
0000be  6aa0              LDR      r0,[r4,#0x28]         ;4608
0000c0  63c1              STR      r1,[r0,#0x3c]         ;4608
0000c2  4941              LDR      r1,|L17.456|
0000c4  6aa0              LDR      r0,[r4,#0x28]         ;4609
0000c6  6401              STR      r1,[r0,#0x40]         ;4609
0000c8  493d              LDR      r1,|L17.448|
0000ca  6aa0              LDR      r0,[r4,#0x28]         ;4612
0000cc  64c1              STR      r1,[r0,#0x4c]         ;4612
0000ce  6821              LDR      r1,[r4,#0]            ;4615
0000d0  f101024c          ADD      r2,r1,#0x4c           ;4615
0000d4  4653              MOV      r3,r10                ;4615
0000d6  4631              MOV      r1,r6                 ;4615
0000d8  6aa0              LDR      r0,[r4,#0x28]         ;4615
0000da  f7fffffe          BL       HAL_DMA_Start_IT
0000de  b108              CBZ      r0,|L17.228|
0000e0  2001              MOVS     r0,#1                 ;4619
0000e2  e79b              B        |L17.28|
                  |L17.228|
0000e4  e058              B        |L17.408|
                  |L17.230|
0000e6  4937              LDR      r1,|L17.452|
0000e8  6ae0              LDR      r0,[r4,#0x2c]         ;4626
0000ea  63c1              STR      r1,[r0,#0x3c]         ;4626
0000ec  4936              LDR      r1,|L17.456|
0000ee  6ae0              LDR      r0,[r4,#0x2c]         ;4627
0000f0  6401              STR      r1,[r0,#0x40]         ;4627
0000f2  4933              LDR      r1,|L17.448|
0000f4  6ae0              LDR      r0,[r4,#0x2c]         ;4630
0000f6  64c1              STR      r1,[r0,#0x4c]         ;4630
0000f8  6821              LDR      r1,[r4,#0]            ;4633
0000fa  f101024c          ADD      r2,r1,#0x4c           ;4633
0000fe  4653              MOV      r3,r10                ;4633
000100  4631              MOV      r1,r6                 ;4633
000102  6ae0              LDR      r0,[r4,#0x2c]         ;4633
000104  f7fffffe          BL       HAL_DMA_Start_IT
000108  b108              CBZ      r0,|L17.270|
00010a  2001              MOVS     r0,#1                 ;4637
00010c  e786              B        |L17.28|
                  |L17.270|
00010e  e043              B        |L17.408|
                  |L17.272|
000110  492c              LDR      r1,|L17.452|
000112  6b20              LDR      r0,[r4,#0x30]         ;4644
000114  63c1              STR      r1,[r0,#0x3c]         ;4644
000116  492c              LDR      r1,|L17.456|
000118  6b20              LDR      r0,[r4,#0x30]         ;4645
00011a  6401              STR      r1,[r0,#0x40]         ;4645
00011c  4928              LDR      r1,|L17.448|
00011e  6b20              LDR      r0,[r4,#0x30]         ;4648
000120  64c1              STR      r1,[r0,#0x4c]         ;4648
000122  6821              LDR      r1,[r4,#0]            ;4651
000124  f101024c          ADD      r2,r1,#0x4c           ;4651
000128  4653              MOV      r3,r10                ;4651
00012a  4631              MOV      r1,r6                 ;4651
00012c  6b20              LDR      r0,[r4,#0x30]         ;4651
00012e  f7fffffe          BL       HAL_DMA_Start_IT
000132  b118              CBZ      r0,|L17.316|
000134  2001              MOVS     r0,#1                 ;4655
000136  e771              B        |L17.28|
                  |L17.312|
000138  e02b              B        |L17.402|
00013a  e000              B        |L17.318|
                  |L17.316|
00013c  e02c              B        |L17.408|
                  |L17.318|
00013e  4923              LDR      r1,|L17.460|
000140  6b60              LDR      r0,[r4,#0x34]         ;4662
000142  63c1              STR      r1,[r0,#0x3c]         ;4662
000144  4922              LDR      r1,|L17.464|
000146  6b60              LDR      r0,[r4,#0x34]         ;4663
000148  6401              STR      r1,[r0,#0x40]         ;4663
00014a  491d              LDR      r1,|L17.448|
00014c  6b60              LDR      r0,[r4,#0x34]         ;4666
00014e  64c1              STR      r1,[r0,#0x4c]         ;4666
000150  6821              LDR      r1,[r4,#0]            ;4669
000152  f101024c          ADD      r2,r1,#0x4c           ;4669
000156  4653              MOV      r3,r10                ;4669
000158  4631              MOV      r1,r6                 ;4669
00015a  6b60              LDR      r0,[r4,#0x34]         ;4669
00015c  f7fffffe          BL       HAL_DMA_Start_IT
000160  b108              CBZ      r0,|L17.358|
000162  2001              MOVS     r0,#1                 ;4673
000164  e75a              B        |L17.28|
                  |L17.358|
000166  e017              B        |L17.408|
                  |L17.360|
000168  491a              LDR      r1,|L17.468|
00016a  6ba0              LDR      r0,[r4,#0x38]         ;4680
00016c  63c1              STR      r1,[r0,#0x3c]         ;4680
00016e  491a              LDR      r1,|L17.472|
000170  6ba0              LDR      r0,[r4,#0x38]         ;4681
000172  6401              STR      r1,[r0,#0x40]         ;4681
000174  4912              LDR      r1,|L17.448|
000176  6ba0              LDR      r0,[r4,#0x38]         ;4684
000178  64c1              STR      r1,[r0,#0x4c]         ;4684
00017a  6821              LDR      r1,[r4,#0]            ;4687
00017c  f101024c          ADD      r2,r1,#0x4c           ;4687
000180  4653              MOV      r3,r10                ;4687
000182  4631              MOV      r1,r6                 ;4687
000184  6ba0              LDR      r0,[r4,#0x38]         ;4687
000186  f7fffffe          BL       HAL_DMA_Start_IT
00018a  b108              CBZ      r0,|L17.400|
00018c  2001              MOVS     r0,#1                 ;4691
00018e  e745              B        |L17.28|
                  |L17.400|
000190  e002              B        |L17.408|
                  |L17.402|
000192  f04f0901          MOV      r9,#1                 ;4696
000196  bf00              NOP                            ;4697
                  |L17.408|
000198  bf00              NOP                            ;4585
00019a  f1b90f00          CMP      r9,#0                 ;4700
00019e  d108              BNE      |L17.434|
0001a0  ea470008          ORR      r0,r7,r8              ;4703
0001a4  6821              LDR      r1,[r4,#0]            ;4703
0001a6  6488              STR      r0,[r1,#0x48]         ;4703
0001a8  6820              LDR      r0,[r4,#0]            ;4705
0001aa  68c0              LDR      r0,[r0,#0xc]          ;4705
0001ac  4328              ORRS     r0,r0,r5              ;4705
0001ae  6821              LDR      r1,[r4,#0]            ;4705
0001b0  60c8              STR      r0,[r1,#0xc]          ;4705
                  |L17.434|
0001b2  4648              MOV      r0,r9                 ;4709
0001b4  e732              B        |L17.28|
;;;4711   
                          ENDP

0001b6  0000              DCW      0x0000
                  |L17.440|
                          DCD      TIM_DMAPeriodElapsedCplt
                  |L17.444|
                          DCD      TIM_DMAPeriodElapsedHalfCplt
                  |L17.448|
                          DCD      TIM_DMAError
                  |L17.452|
                          DCD      TIM_DMADelayPulseCplt
                  |L17.456|
                          DCD      TIM_DMADelayPulseHalfCplt
                  |L17.460|
                          DCD      TIMEx_DMACommutationCplt
                  |L17.464|
                          DCD      TIMEx_DMACommutationHalfCplt
                  |L17.468|
                          DCD      TIM_DMATriggerCplt
                  |L17.472|
                          DCD      TIM_DMATriggerHalfCplt

                          AREA ||i.HAL_TIM_DMABurst_ReadStart||, CODE, READONLY, ALIGN=1

                  HAL_TIM_DMABurst_ReadStart PROC
;;;4818     */
;;;4819   HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
000000  e92d47fc          PUSH     {r2-r10,lr}
;;;4820                                                uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength)
;;;4821   {
000004  4605              MOV      r5,r0
000006  460e              MOV      r6,r1
000008  4617              MOV      r7,r2
00000a  4698              MOV      r8,r3
00000c  9c0a              LDR      r4,[sp,#0x28]
;;;4822     HAL_StatusTypeDef status;
;;;4823   
;;;4824     status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
00000e  0a20              LSRS     r0,r4,#8
000010  1c40              ADDS     r0,r0,#1
000012  4643              MOV      r3,r8
000014  463a              MOV      r2,r7
000016  4631              MOV      r1,r6
000018  e9cd4000          STRD     r4,r0,[sp,#0]
00001c  4628              MOV      r0,r5
00001e  f7fffffe          BL       HAL_TIM_DMABurst_MultiReadStart
000022  4681              MOV      r9,r0
;;;4825                                              ((BurstLength) >> 8U) + 1U);
;;;4826   
;;;4827   
;;;4828     return status;
000024  4648              MOV      r0,r9
;;;4829   }
000026  e8bd87fc          POP      {r2-r10,pc}
;;;4830   
                          ENDP


                          AREA ||i.HAL_TIM_DMABurst_ReadStop||, CODE, READONLY, ALIGN=1

                  HAL_TIM_DMABurst_ReadStop PROC
;;;5053     */
;;;5054   HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
000000  b570              PUSH     {r4-r6,lr}
;;;5055   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;5056     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;5057   
;;;5058     /* Check the parameters */
;;;5059     assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
;;;5060   
;;;5061     /* Abort the DMA transfer (at least disable the DMA stream) */
;;;5062     switch (BurstRequestSrc)
000008  f5b56f00          CMP      r5,#0x800
00000c  d020              BEQ      |L19.80|
00000e  dc09              BGT      |L19.36|
000010  f5b57f80          CMP      r5,#0x100
000014  d010              BEQ      |L19.56|
000016  f5b57f00          CMP      r5,#0x200
00001a  d011              BEQ      |L19.64|
00001c  f5b56f80          CMP      r5,#0x400
000020  d126              BNE      |L19.112|
000022  e011              B        |L19.72|
                  |L19.36|
000024  f5b55f80          CMP      r5,#0x1000
000028  d016              BEQ      |L19.88|
00002a  f5b55f00          CMP      r5,#0x2000
00002e  d017              BEQ      |L19.96|
000030  f5b54f80          CMP      r5,#0x4000
000034  d11c              BNE      |L19.112|
000036  e017              B        |L19.104|
                  |L19.56|
;;;5063     {
;;;5064       case TIM_DMA_UPDATE:
;;;5065       {
;;;5066         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
000038  6a20              LDR      r0,[r4,#0x20]
00003a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5067         break;
00003e  e019              B        |L19.116|
                  |L19.64|
;;;5068       }
;;;5069       case TIM_DMA_CC1:
;;;5070       {
;;;5071         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000040  6a60              LDR      r0,[r4,#0x24]
000042  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5072         break;
000046  e015              B        |L19.116|
                  |L19.72|
;;;5073       }
;;;5074       case TIM_DMA_CC2:
;;;5075       {
;;;5076         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000048  6aa0              LDR      r0,[r4,#0x28]
00004a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5077         break;
00004e  e011              B        |L19.116|
                  |L19.80|
;;;5078       }
;;;5079       case TIM_DMA_CC3:
;;;5080       {
;;;5081         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
000050  6ae0              LDR      r0,[r4,#0x2c]
000052  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5082         break;
000056  e00d              B        |L19.116|
                  |L19.88|
;;;5083       }
;;;5084       case TIM_DMA_CC4:
;;;5085       {
;;;5086         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
000058  6b20              LDR      r0,[r4,#0x30]
00005a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5087         break;
00005e  e009              B        |L19.116|
                  |L19.96|
;;;5088       }
;;;5089       case TIM_DMA_COM:
;;;5090       {
;;;5091         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
000060  6b60              LDR      r0,[r4,#0x34]
000062  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5092         break;
000066  e005              B        |L19.116|
                  |L19.104|
;;;5093       }
;;;5094       case TIM_DMA_TRIGGER:
;;;5095       {
;;;5096         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
000068  6ba0              LDR      r0,[r4,#0x38]
00006a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;5097         break;
00006e  e001              B        |L19.116|
                  |L19.112|
;;;5098       }
;;;5099       default:
;;;5100         status = HAL_ERROR;
000070  2601              MOVS     r6,#1
;;;5101         break;
000072  bf00              NOP      
                  |L19.116|
000074  bf00              NOP                            ;5067
;;;5102     }
;;;5103   
;;;5104     if (status == HAL_OK)
000076  b93e              CBNZ     r6,|L19.136|
;;;5105     {
;;;5106       /* Disable the TIM Update DMA request */
;;;5107       __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
000078  6820              LDR      r0,[r4,#0]
00007a  68c0              LDR      r0,[r0,#0xc]
00007c  43a8              BICS     r0,r0,r5
00007e  6821              LDR      r1,[r4,#0]
000080  60c8              STR      r0,[r1,#0xc]
;;;5108   
;;;5109       /* Change the DMA burst operation state */
;;;5110       htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
000082  2001              MOVS     r0,#1
000084  f8840046          STRB     r0,[r4,#0x46]
                  |L19.136|
;;;5111     }
;;;5112   
;;;5113     /* Return function status */
;;;5114     return status;
000088  4630              MOV      r0,r6
;;;5115   }
00008a  bd70              POP      {r4-r6,pc}
;;;5116   
                          ENDP


                          AREA ||i.HAL_TIM_DMABurst_WriteStart||, CODE, READONLY, ALIGN=1

                  HAL_TIM_DMABurst_WriteStart PROC
;;;4480     */
;;;4481   HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
000000  e92d47fc          PUSH     {r2-r10,lr}
;;;4482                                                 uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
;;;4483                                                 uint32_t  BurstLength)
;;;4484   {
000004  4605              MOV      r5,r0
000006  460e              MOV      r6,r1
000008  4617              MOV      r7,r2
00000a  4698              MOV      r8,r3
00000c  9c0a              LDR      r4,[sp,#0x28]
;;;4485     HAL_StatusTypeDef status;
;;;4486   
;;;4487     status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
00000e  0a20              LSRS     r0,r4,#8
000010  1c40              ADDS     r0,r0,#1
000012  4643              MOV      r3,r8
000014  463a              MOV      r2,r7
000016  4631              MOV      r1,r6
000018  e9cd4000          STRD     r4,r0,[sp,#0]
00001c  4628              MOV      r0,r5
00001e  f7fffffe          BL       HAL_TIM_DMABurst_MultiWriteStart
000022  4681              MOV      r9,r0
;;;4488                                               ((BurstLength) >> 8U) + 1U);
;;;4489   
;;;4490   
;;;4491   
;;;4492     return status;
000024  4648              MOV      r0,r9
;;;4493   }
000026  e8bd87fc          POP      {r2-r10,pc}
;;;4494   
                          ENDP


                          AREA ||i.HAL_TIM_DMABurst_WriteStop||, CODE, READONLY, ALIGN=1

                  HAL_TIM_DMABurst_WriteStop PROC
;;;4717     */
;;;4718   HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
000000  b570              PUSH     {r4-r6,lr}
;;;4719   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;4720     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;4721   
;;;4722     /* Check the parameters */
;;;4723     assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
;;;4724   
;;;4725     /* Abort the DMA transfer (at least disable the DMA stream) */
;;;4726     switch (BurstRequestSrc)
000008  f5b56f00          CMP      r5,#0x800
00000c  d020              BEQ      |L21.80|
00000e  dc09              BGT      |L21.36|
000010  f5b57f80          CMP      r5,#0x100
000014  d010              BEQ      |L21.56|
000016  f5b57f00          CMP      r5,#0x200
00001a  d011              BEQ      |L21.64|
00001c  f5b56f80          CMP      r5,#0x400
000020  d126              BNE      |L21.112|
000022  e011              B        |L21.72|
                  |L21.36|
000024  f5b55f80          CMP      r5,#0x1000
000028  d016              BEQ      |L21.88|
00002a  f5b55f00          CMP      r5,#0x2000
00002e  d017              BEQ      |L21.96|
000030  f5b54f80          CMP      r5,#0x4000
000034  d11c              BNE      |L21.112|
000036  e017              B        |L21.104|
                  |L21.56|
;;;4727     {
;;;4728       case TIM_DMA_UPDATE:
;;;4729       {
;;;4730         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
000038  6a20              LDR      r0,[r4,#0x20]
00003a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4731         break;
00003e  e019              B        |L21.116|
                  |L21.64|
;;;4732       }
;;;4733       case TIM_DMA_CC1:
;;;4734       {
;;;4735         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000040  6a60              LDR      r0,[r4,#0x24]
000042  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4736         break;
000046  e015              B        |L21.116|
                  |L21.72|
;;;4737       }
;;;4738       case TIM_DMA_CC2:
;;;4739       {
;;;4740         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000048  6aa0              LDR      r0,[r4,#0x28]
00004a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4741         break;
00004e  e011              B        |L21.116|
                  |L21.80|
;;;4742       }
;;;4743       case TIM_DMA_CC3:
;;;4744       {
;;;4745         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
000050  6ae0              LDR      r0,[r4,#0x2c]
000052  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4746         break;
000056  e00d              B        |L21.116|
                  |L21.88|
;;;4747       }
;;;4748       case TIM_DMA_CC4:
;;;4749       {
;;;4750         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
000058  6b20              LDR      r0,[r4,#0x30]
00005a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4751         break;
00005e  e009              B        |L21.116|
                  |L21.96|
;;;4752       }
;;;4753       case TIM_DMA_COM:
;;;4754       {
;;;4755         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
000060  6b60              LDR      r0,[r4,#0x34]
000062  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4756         break;
000066  e005              B        |L21.116|
                  |L21.104|
;;;4757       }
;;;4758       case TIM_DMA_TRIGGER:
;;;4759       {
;;;4760         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
000068  6ba0              LDR      r0,[r4,#0x38]
00006a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;4761         break;
00006e  e001              B        |L21.116|
                  |L21.112|
;;;4762       }
;;;4763       default:
;;;4764         status = HAL_ERROR;
000070  2601              MOVS     r6,#1
;;;4765         break;
000072  bf00              NOP      
                  |L21.116|
000074  bf00              NOP                            ;4731
;;;4766     }
;;;4767   
;;;4768     if (status == HAL_OK)
000076  b93e              CBNZ     r6,|L21.136|
;;;4769     {
;;;4770       /* Disable the TIM Update DMA request */
;;;4771       __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
000078  6820              LDR      r0,[r4,#0]
00007a  68c0              LDR      r0,[r0,#0xc]
00007c  43a8              BICS     r0,r0,r5
00007e  6821              LDR      r1,[r4,#0]
000080  60c8              STR      r0,[r1,#0xc]
;;;4772   
;;;4773       /* Change the DMA burst operation state */
;;;4774       htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
000082  2001              MOVS     r0,#1
000084  f8840046          STRB     r0,[r4,#0x46]
                  |L21.136|
;;;4775     }
;;;4776   
;;;4777     /* Return function status */
;;;4778     return status;
000088  4630              MOV      r0,r6
;;;4779   }
00008a  bd70              POP      {r4-r6,pc}
;;;4780   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_DeInit PROC
;;;3133     */
;;;3134   HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;3135   {
000002  4604              MOV      r4,r0
;;;3136     /* Check the parameters */
;;;3137     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;3138   
;;;3139     htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;3140   
;;;3141     /* Disable the TIM Peripheral Clock */
;;;3142     __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L22.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L22.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L22.46|
00002e  bf00              NOP      
;;;3143   
;;;3144   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3145     if (htim->Encoder_MspDeInitCallback == NULL)
;;;3146     {
;;;3147       htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
;;;3148     }
;;;3149     /* DeInit the low level hardware */
;;;3150     htim->Encoder_MspDeInitCallback(htim);
;;;3151   #else
;;;3152     /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
;;;3153     HAL_TIM_Encoder_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_Encoder_MspDeInit
;;;3154   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3155   
;;;3156     /* Change the DMA burst operation state */
;;;3157     htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;3158   
;;;3159     /* Set the TIM channels state */
;;;3160     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
00003c  f884003e          STRB     r0,[r4,#0x3e]
;;;3161     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
000040  2100              MOVS     r1,#0
000042  203f              MOVS     r0,#0x3f
000044  5501              STRB     r1,[r0,r4]
;;;3162     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
000046  2000              MOVS     r0,#0
000048  f8840042          STRB     r0,[r4,#0x42]
;;;3163     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
00004c  2043              MOVS     r0,#0x43
00004e  5501              STRB     r1,[r0,r4]
;;;3164   
;;;3165     /* Change TIM state */
;;;3166     htim->State = HAL_TIM_STATE_RESET;
000050  2000              MOVS     r0,#0
000052  f884003d          STRB     r0,[r4,#0x3d]
;;;3167   
;;;3168     /* Release Lock */
;;;3169     __HAL_UNLOCK(htim);
000056  bf00              NOP      
000058  f884003c          STRB     r0,[r4,#0x3c]
00005c  bf00              NOP      
;;;3170   
;;;3171     return HAL_OK;
;;;3172   }
00005e  bd10              POP      {r4,pc}
;;;3173   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_GetState PROC
;;;6388     */
;;;6389   HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6390   {
;;;6391     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;6392   }
000006  4770              BX       lr
;;;6393   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_Init PROC
;;;3018     */
;;;3019   HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;3020   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;3021     uint32_t tmpsmcr;
;;;3022     uint32_t tmpccmr1;
;;;3023     uint32_t tmpccer;
;;;3024   
;;;3025     /* Check the TIM handle allocation */
;;;3026     if (htim == NULL)
000008  b914              CBNZ     r4,|L24.16|
;;;3027     {
;;;3028       return HAL_ERROR;
00000a  2001              MOVS     r0,#1
                  |L24.12|
;;;3029     }
;;;3030   
;;;3031     /* Check the parameters */
;;;3032     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3033     assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;3034     assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;3035     assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;3036     assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
;;;3037     assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
;;;3038     assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
;;;3039     assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
;;;3040     assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
;;;3041     assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
;;;3042     assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
;;;3043     assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
;;;3044     assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
;;;3045     assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;3046   
;;;3047     if (htim->State == HAL_TIM_STATE_RESET)
;;;3048     {
;;;3049       /* Allocate lock resource and initialize it */
;;;3050       htim->Lock = HAL_UNLOCKED;
;;;3051   
;;;3052   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3053       /* Reset interrupt callbacks to legacy weak callbacks */
;;;3054       TIM_ResetCallback(htim);
;;;3055   
;;;3056       if (htim->Encoder_MspInitCallback == NULL)
;;;3057       {
;;;3058         htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
;;;3059       }
;;;3060       /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;3061       htim->Encoder_MspInitCallback(htim);
;;;3062   #else
;;;3063       /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
;;;3064       HAL_TIM_Encoder_MspInit(htim);
;;;3065   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3066     }
;;;3067   
;;;3068     /* Set the TIM state */
;;;3069     htim->State = HAL_TIM_STATE_BUSY;
;;;3070   
;;;3071     /* Reset the SMS and ECE bits */
;;;3072     htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
;;;3073   
;;;3074     /* Configure the Time base in the Encoder Mode */
;;;3075     TIM_Base_SetConfig(htim->Instance, &htim->Init);
;;;3076   
;;;3077     /* Get the TIMx SMCR register value */
;;;3078     tmpsmcr = htim->Instance->SMCR;
;;;3079   
;;;3080     /* Get the TIMx CCMR1 register value */
;;;3081     tmpccmr1 = htim->Instance->CCMR1;
;;;3082   
;;;3083     /* Get the TIMx CCER register value */
;;;3084     tmpccer = htim->Instance->CCER;
;;;3085   
;;;3086     /* Set the encoder Mode */
;;;3087     tmpsmcr |= sConfig->EncoderMode;
;;;3088   
;;;3089     /* Select the Capture Compare 1 and the Capture Compare 2 as input */
;;;3090     tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
;;;3091     tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
;;;3092   
;;;3093     /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
;;;3094     tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
;;;3095     tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
;;;3096     tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
;;;3097     tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
;;;3098   
;;;3099     /* Set the TI1 and the TI2 Polarities */
;;;3100     tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
;;;3101     tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
;;;3102     tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
;;;3103   
;;;3104     /* Write to TIMx SMCR */
;;;3105     htim->Instance->SMCR = tmpsmcr;
;;;3106   
;;;3107     /* Write to TIMx CCMR1 */
;;;3108     htim->Instance->CCMR1 = tmpccmr1;
;;;3109   
;;;3110     /* Write to TIMx CCER */
;;;3111     htim->Instance->CCER = tmpccer;
;;;3112   
;;;3113     /* Initialize the DMA burst operation state */
;;;3114     htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;3115   
;;;3116     /* Set the TIM channels state */
;;;3117     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
;;;3118     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
;;;3119     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
;;;3120     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
;;;3121   
;;;3122     /* Initialize the TIM state*/
;;;3123     htim->State = HAL_TIM_STATE_READY;
;;;3124   
;;;3125     return HAL_OK;
;;;3126   }
00000c  e8bd81f0          POP      {r4-r8,pc}
                  |L24.16|
000010  f894003d          LDRB     r0,[r4,#0x3d]         ;3047
000014  b928              CBNZ     r0,|L24.34|
000016  2000              MOVS     r0,#0                 ;3050
000018  f884003c          STRB     r0,[r4,#0x3c]         ;3050
00001c  4620              MOV      r0,r4                 ;3064
00001e  f7fffffe          BL       HAL_TIM_Encoder_MspInit
                  |L24.34|
000022  2002              MOVS     r0,#2                 ;3069
000024  f884003d          STRB     r0,[r4,#0x3d]         ;3069
000028  6820              LDR      r0,[r4,#0]            ;3072
00002a  6880              LDR      r0,[r0,#8]            ;3072
00002c  f2440107          MOV      r1,#0x4007            ;3072
000030  4388              BICS     r0,r0,r1              ;3072
000032  6821              LDR      r1,[r4,#0]            ;3072
000034  6088              STR      r0,[r1,#8]            ;3072
000036  1d21              ADDS     r1,r4,#4              ;3075
000038  6820              LDR      r0,[r4,#0]            ;3075
00003a  f7fffffe          BL       TIM_Base_SetConfig
00003e  6820              LDR      r0,[r4,#0]            ;3078
000040  f8d08008          LDR      r8,[r0,#8]            ;3078
000044  6820              LDR      r0,[r4,#0]            ;3081
000046  6986              LDR      r6,[r0,#0x18]         ;3081
000048  6820              LDR      r0,[r4,#0]            ;3084
00004a  6a07              LDR      r7,[r0,#0x20]         ;3084
00004c  6828              LDR      r0,[r5,#0]            ;3087
00004e  ea400808          ORR      r8,r0,r8              ;3087
000052  f2403003          MOV      r0,#0x303             ;3090
000056  4386              BICS     r6,r6,r0              ;3090
000058  69a9              LDR      r1,[r5,#0x18]         ;3091
00005a  68a8              LDR      r0,[r5,#8]            ;3091
00005c  ea402001          ORR      r0,r0,r1,LSL #8       ;3091
000060  4306              ORRS     r6,r6,r0              ;3091
000062  f640400c          MOV      r0,#0xc0c             ;3094
000066  4386              BICS     r6,r6,r0              ;3094
000068  f24f00f0          MOV      r0,#0xf0f0            ;3095
00006c  4386              BICS     r6,r6,r0              ;3095
00006e  69e9              LDR      r1,[r5,#0x1c]         ;3096
000070  68e8              LDR      r0,[r5,#0xc]          ;3096
000072  ea402001          ORR      r0,r0,r1,LSL #8       ;3096
000076  4306              ORRS     r6,r6,r0              ;3096
000078  6928              LDR      r0,[r5,#0x10]         ;3097
00007a  0100              LSLS     r0,r0,#4              ;3097
00007c  6a29              LDR      r1,[r5,#0x20]         ;3097
00007e  ea403001          ORR      r0,r0,r1,LSL #12      ;3097
000082  4306              ORRS     r6,r6,r0              ;3097
000084  f0270722          BIC      r7,r7,#0x22           ;3100
000088  f0270788          BIC      r7,r7,#0x88           ;3101
00008c  6969              LDR      r1,[r5,#0x14]         ;3102
00008e  6868              LDR      r0,[r5,#4]            ;3102
000090  ea401001          ORR      r0,r0,r1,LSL #4       ;3102
000094  4307              ORRS     r7,r7,r0              ;3102
000096  6820              LDR      r0,[r4,#0]            ;3105
000098  f8c08008          STR      r8,[r0,#8]            ;3105
00009c  6820              LDR      r0,[r4,#0]            ;3108
00009e  6186              STR      r6,[r0,#0x18]         ;3108
0000a0  6820              LDR      r0,[r4,#0]            ;3111
0000a2  6207              STR      r7,[r0,#0x20]         ;3111
0000a4  2001              MOVS     r0,#1                 ;3114
0000a6  f8840046          STRB     r0,[r4,#0x46]         ;3114
0000aa  f884003e          STRB     r0,[r4,#0x3e]         ;3117
0000ae  2101              MOVS     r1,#1                 ;3118
0000b0  203f              MOVS     r0,#0x3f              ;3118
0000b2  5501              STRB     r1,[r0,r4]            ;3118
0000b4  2001              MOVS     r0,#1                 ;3119
0000b6  f8840042          STRB     r0,[r4,#0x42]         ;3119
0000ba  2043              MOVS     r0,#0x43              ;3120
0000bc  5501              STRB     r1,[r0,r4]            ;3120
0000be  2001              MOVS     r0,#1                 ;3123
0000c0  f884003d          STRB     r0,[r4,#0x3d]         ;3123
0000c4  2000              MOVS     r0,#0                 ;3125
0000c6  e7a1              B        |L24.12|
;;;3127   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_MspDeInit PROC
;;;3193     */
;;;3194   __weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;3195   {
;;;3196     /* Prevent unused argument(s) compilation warning */
;;;3197     UNUSED(htim);
;;;3198   
;;;3199     /* NOTE : This function should not be modified, when the callback is needed,
;;;3200               the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
;;;3201      */
;;;3202   }
;;;3203   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_MspInit PROC
;;;3178     */
;;;3179   __weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;3180   {
;;;3181     /* Prevent unused argument(s) compilation warning */
;;;3182     UNUSED(htim);
;;;3183   
;;;3184     /* NOTE : This function should not be modified, when the callback is needed,
;;;3185               the HAL_TIM_Encoder_MspInit could be implemented in the user file
;;;3186      */
;;;3187   }
;;;3188   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_Start||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_Start PROC
;;;3213     */
;;;3214   HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d43f0          PUSH     {r4-r9,lr}
;;;3215   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;3216     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000008  f894603e          LDRB     r6,[r4,#0x3e]
;;;3217     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
00000c  203f              MOVS     r0,#0x3f
00000e  5d07              LDRB     r7,[r0,r4]
;;;3218     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
000010  f8948042          LDRB     r8,[r4,#0x42]
;;;3219     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
000014  2043              MOVS     r0,#0x43
000016  f8109004          LDRB     r9,[r0,r4]
;;;3220   
;;;3221     /* Check the parameters */
;;;3222     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3223   
;;;3224     /* Set the TIM channel(s) state */
;;;3225     if (Channel == TIM_CHANNEL_1)
00001a  b96d              CBNZ     r5,|L27.56|
;;;3226     {
;;;3227       if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
00001c  2e01              CMP      r6,#1
00001e  d102              BNE      |L27.38|
;;;3228           || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
000020  f1b80f01          CMP      r8,#1
000024  d002              BEQ      |L27.44|
                  |L27.38|
;;;3229       {
;;;3230         return HAL_ERROR;
000026  2001              MOVS     r0,#1
                  |L27.40|
;;;3231       }
;;;3232       else
;;;3233       {
;;;3234         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3235         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3236       }
;;;3237     }
;;;3238     else if (Channel == TIM_CHANNEL_2)
;;;3239     {
;;;3240       if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3241           || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
;;;3242       {
;;;3243         return HAL_ERROR;
;;;3244       }
;;;3245       else
;;;3246       {
;;;3247         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3248         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3249       }
;;;3250     }
;;;3251     else
;;;3252     {
;;;3253       if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3254           || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3255           || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3256           || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
;;;3257       {
;;;3258         return HAL_ERROR;
;;;3259       }
;;;3260       else
;;;3261       {
;;;3262         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3263         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3264         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3265         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3266       }
;;;3267     }
;;;3268   
;;;3269     /* Enable the encoder interface channels */
;;;3270     switch (Channel)
;;;3271     {
;;;3272       case TIM_CHANNEL_1:
;;;3273       {
;;;3274         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;3275         break;
;;;3276       }
;;;3277   
;;;3278       case TIM_CHANNEL_2:
;;;3279       {
;;;3280         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;3281         break;
;;;3282       }
;;;3283   
;;;3284       default :
;;;3285       {
;;;3286         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;3287         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;3288         break;
;;;3289       }
;;;3290     }
;;;3291     /* Enable the Peripheral */
;;;3292     __HAL_TIM_ENABLE(htim);
;;;3293   
;;;3294     /* Return function status */
;;;3295     return HAL_OK;
;;;3296   }
000028  e8bd83f0          POP      {r4-r9,pc}
                  |L27.44|
00002c  2002              MOVS     r0,#2                 ;3234
00002e  f884003e          STRB     r0,[r4,#0x3e]         ;3234
000032  f8840042          STRB     r0,[r4,#0x42]         ;3235
000036  e025              B        |L27.132|
                  |L27.56|
000038  2d04              CMP      r5,#4                 ;3238
00003a  d10c              BNE      |L27.86|
00003c  2f01              CMP      r7,#1                 ;3240
00003e  d102              BNE      |L27.70|
000040  f1b90f01          CMP      r9,#1                 ;3241
000044  d001              BEQ      |L27.74|
                  |L27.70|
000046  2001              MOVS     r0,#1                 ;3243
000048  e7ee              B        |L27.40|
                  |L27.74|
00004a  2102              MOVS     r1,#2                 ;3247
00004c  203f              MOVS     r0,#0x3f              ;3247
00004e  5501              STRB     r1,[r0,r4]            ;3247
000050  2043              MOVS     r0,#0x43              ;3248
000052  5501              STRB     r1,[r0,r4]            ;3248
000054  e016              B        |L27.132|
                  |L27.86|
000056  2e01              CMP      r6,#1                 ;3253
000058  d107              BNE      |L27.106|
00005a  2f01              CMP      r7,#1                 ;3254
00005c  d105              BNE      |L27.106|
00005e  f1b80f01          CMP      r8,#1                 ;3255
000062  d102              BNE      |L27.106|
000064  f1b90f01          CMP      r9,#1                 ;3256
000068  d001              BEQ      |L27.110|
                  |L27.106|
00006a  2001              MOVS     r0,#1                 ;3258
00006c  e7dc              B        |L27.40|
                  |L27.110|
00006e  2002              MOVS     r0,#2                 ;3262
000070  f884003e          STRB     r0,[r4,#0x3e]         ;3262
000074  2102              MOVS     r1,#2                 ;3263
000076  203f              MOVS     r0,#0x3f              ;3263
000078  5501              STRB     r1,[r0,r4]            ;3263
00007a  2002              MOVS     r0,#2                 ;3264
00007c  f8840042          STRB     r0,[r4,#0x42]         ;3264
000080  2043              MOVS     r0,#0x43              ;3265
000082  5501              STRB     r1,[r0,r4]            ;3265
                  |L27.132|
000084  b115              CBZ      r5,|L27.140|
000086  2d04              CMP      r5,#4                 ;3270
000088  d10c              BNE      |L27.164|
00008a  e005              B        |L27.152|
                  |L27.140|
00008c  2201              MOVS     r2,#1                 ;3274
00008e  2100              MOVS     r1,#0                 ;3274
000090  6820              LDR      r0,[r4,#0]            ;3274
000092  f7fffffe          BL       TIM_CCxChannelCmd
000096  e010              B        |L27.186|
                  |L27.152|
000098  2201              MOVS     r2,#1                 ;3280
00009a  2104              MOVS     r1,#4                 ;3280
00009c  6820              LDR      r0,[r4,#0]            ;3280
00009e  f7fffffe          BL       TIM_CCxChannelCmd
0000a2  e00a              B        |L27.186|
                  |L27.164|
0000a4  2201              MOVS     r2,#1                 ;3286
0000a6  2100              MOVS     r1,#0                 ;3286
0000a8  6820              LDR      r0,[r4,#0]            ;3286
0000aa  f7fffffe          BL       TIM_CCxChannelCmd
0000ae  2201              MOVS     r2,#1                 ;3287
0000b0  2104              MOVS     r1,#4                 ;3287
0000b2  6820              LDR      r0,[r4,#0]            ;3287
0000b4  f7fffffe          BL       TIM_CCxChannelCmd
0000b8  bf00              NOP                            ;3288
                  |L27.186|
0000ba  bf00              NOP                            ;3275
0000bc  6820              LDR      r0,[r4,#0]            ;3292
0000be  6800              LDR      r0,[r0,#0]            ;3292
0000c0  f0400001          ORR      r0,r0,#1              ;3292
0000c4  6821              LDR      r1,[r4,#0]            ;3292
0000c6  6008              STR      r0,[r1,#0]            ;3292
0000c8  2000              MOVS     r0,#0                 ;3295
0000ca  e7ad              B        |L27.40|
;;;3297   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_Encoder_Start_DMA PROC
;;;3532     */
;;;3533   HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
000000  e92d5fff          PUSH     {r0-r12,lr}
;;;3534                                               uint32_t *pData2, uint16_t Length)
;;;3535   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  461e              MOV      r6,r3
00000a  9f0e              LDR      r7,[sp,#0x38]
;;;3536     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
00000c  f894803e          LDRB     r8,[r4,#0x3e]
;;;3537     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
000010  203f              MOVS     r0,#0x3f
000012  f8109004          LDRB     r9,[r0,r4]
;;;3538     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
000016  f894a042          LDRB     r10,[r4,#0x42]
;;;3539     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
00001a  2043              MOVS     r0,#0x43
00001c  f810b004          LDRB     r11,[r0,r4]
;;;3540   
;;;3541     /* Check the parameters */
;;;3542     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3543   
;;;3544     /* Set the TIM channel(s) state */
;;;3545     if (Channel == TIM_CHANNEL_1)
000020  b9e5              CBNZ     r5,|L28.92|
;;;3546     {
;;;3547       if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
000022  f1b80f02          CMP      r8,#2
000026  d002              BEQ      |L28.46|
;;;3548           || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
000028  f1ba0f02          CMP      r10,#2
00002c  d103              BNE      |L28.54|
                  |L28.46|
;;;3549       {
;;;3550         return HAL_BUSY;
00002e  2002              MOVS     r0,#2
                  |L28.48|
;;;3551       }
;;;3552       else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
;;;3553                && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
;;;3554       {
;;;3555         if ((pData1 == NULL) || (Length == 0U))
;;;3556         {
;;;3557           return HAL_ERROR;
;;;3558         }
;;;3559         else
;;;3560         {
;;;3561           TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3562           TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3563         }
;;;3564       }
;;;3565       else
;;;3566       {
;;;3567         return HAL_ERROR;
;;;3568       }
;;;3569     }
;;;3570     else if (Channel == TIM_CHANNEL_2)
;;;3571     {
;;;3572       if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
;;;3573           || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
;;;3574       {
;;;3575         return HAL_BUSY;
;;;3576       }
;;;3577       else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
;;;3578                && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
;;;3579       {
;;;3580         if ((pData2 == NULL) || (Length == 0U))
;;;3581         {
;;;3582           return HAL_ERROR;
;;;3583         }
;;;3584         else
;;;3585         {
;;;3586           TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3587           TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3588         }
;;;3589       }
;;;3590       else
;;;3591       {
;;;3592         return HAL_ERROR;
;;;3593       }
;;;3594     }
;;;3595     else
;;;3596     {
;;;3597       if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
;;;3598           || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
;;;3599           || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
;;;3600           || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
;;;3601       {
;;;3602         return HAL_BUSY;
;;;3603       }
;;;3604       else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
;;;3605                && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
;;;3606                && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
;;;3607                && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
;;;3608       {
;;;3609         if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
;;;3610         {
;;;3611           return HAL_ERROR;
;;;3612         }
;;;3613         else
;;;3614         {
;;;3615           TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3616           TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3617           TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3618           TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3619         }
;;;3620       }
;;;3621       else
;;;3622       {
;;;3623         return HAL_ERROR;
;;;3624       }
;;;3625     }
;;;3626   
;;;3627     switch (Channel)
;;;3628     {
;;;3629       case TIM_CHANNEL_1:
;;;3630       {
;;;3631         /* Set the DMA capture callbacks */
;;;3632         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
;;;3633         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;3634   
;;;3635         /* Set the DMA error callback */
;;;3636         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;3637   
;;;3638         /* Enable the DMA stream */
;;;3639         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
;;;3640                              Length) != HAL_OK)
;;;3641         {
;;;3642           /* Return error status */
;;;3643           return HAL_ERROR;
;;;3644         }
;;;3645         /* Enable the TIM Input Capture DMA request */
;;;3646         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;3647   
;;;3648         /* Enable the Capture compare channel */
;;;3649         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;3650   
;;;3651         /* Enable the Peripheral */
;;;3652         __HAL_TIM_ENABLE(htim);
;;;3653   
;;;3654         break;
;;;3655       }
;;;3656   
;;;3657       case TIM_CHANNEL_2:
;;;3658       {
;;;3659         /* Set the DMA capture callbacks */
;;;3660         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
;;;3661         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;3662   
;;;3663         /* Set the DMA error callback */
;;;3664         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
;;;3665         /* Enable the DMA stream */
;;;3666         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
;;;3667                              Length) != HAL_OK)
;;;3668         {
;;;3669           /* Return error status */
;;;3670           return HAL_ERROR;
;;;3671         }
;;;3672         /* Enable the TIM Input Capture  DMA request */
;;;3673         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;3674   
;;;3675         /* Enable the Capture compare channel */
;;;3676         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;3677   
;;;3678         /* Enable the Peripheral */
;;;3679         __HAL_TIM_ENABLE(htim);
;;;3680   
;;;3681         break;
;;;3682       }
;;;3683   
;;;3684       default:
;;;3685       {
;;;3686         /* Set the DMA capture callbacks */
;;;3687         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
;;;3688         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;3689   
;;;3690         /* Set the DMA error callback */
;;;3691         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;3692   
;;;3693         /* Enable the DMA stream */
;;;3694         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
;;;3695                              Length) != HAL_OK)
;;;3696         {
;;;3697           /* Return error status */
;;;3698           return HAL_ERROR;
;;;3699         }
;;;3700   
;;;3701         /* Set the DMA capture callbacks */
;;;3702         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
;;;3703         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;3704   
;;;3705         /* Set the DMA error callback */
;;;3706         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
;;;3707   
;;;3708         /* Enable the DMA stream */
;;;3709         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
;;;3710                              Length) != HAL_OK)
;;;3711         {
;;;3712           /* Return error status */
;;;3713           return HAL_ERROR;
;;;3714         }
;;;3715   
;;;3716         /* Enable the TIM Input Capture  DMA request */
;;;3717         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;3718         /* Enable the TIM Input Capture  DMA request */
;;;3719         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;3720   
;;;3721         /* Enable the Capture compare channel */
;;;3722         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;3723         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;3724   
;;;3725         /* Enable the Peripheral */
;;;3726         __HAL_TIM_ENABLE(htim);
;;;3727   
;;;3728         break;
;;;3729       }
;;;3730     }
;;;3731   
;;;3732     /* Return function status */
;;;3733     return HAL_OK;
;;;3734   }
000030  b004              ADD      sp,sp,#0x10
000032  e8bd9ff0          POP      {r4-r12,pc}
                  |L28.54|
000036  f1b80f01          CMP      r8,#1                 ;3552
00003a  d10d              BNE      |L28.88|
00003c  f1ba0f01          CMP      r10,#1                ;3553
000040  d10a              BNE      |L28.88|
000042  9802              LDR      r0,[sp,#8]            ;3555
000044  b100              CBZ      r0,|L28.72|
000046  b90f              CBNZ     r7,|L28.76|
                  |L28.72|
000048  2001              MOVS     r0,#1                 ;3557
00004a  e7f1              B        |L28.48|
                  |L28.76|
00004c  2002              MOVS     r0,#2                 ;3561
00004e  f884003e          STRB     r0,[r4,#0x3e]         ;3561
000052  f8840042          STRB     r0,[r4,#0x42]         ;3562
000056  e04b              B        |L28.240|
                  |L28.88|
000058  2001              MOVS     r0,#1                 ;3567
00005a  e7e9              B        |L28.48|
                  |L28.92|
00005c  2d04              CMP      r5,#4                 ;3570
00005e  d119              BNE      |L28.148|
000060  f1b90f02          CMP      r9,#2                 ;3572
000064  d002              BEQ      |L28.108|
000066  f1bb0f02          CMP      r11,#2                ;3573
00006a  d101              BNE      |L28.112|
                  |L28.108|
00006c  2002              MOVS     r0,#2                 ;3575
00006e  e7df              B        |L28.48|
                  |L28.112|
000070  f1b90f01          CMP      r9,#1                 ;3577
000074  d10c              BNE      |L28.144|
000076  f1bb0f01          CMP      r11,#1                ;3578
00007a  d109              BNE      |L28.144|
00007c  b106              CBZ      r6,|L28.128|
00007e  b90f              CBNZ     r7,|L28.132|
                  |L28.128|
000080  2001              MOVS     r0,#1                 ;3582
000082  e7d5              B        |L28.48|
                  |L28.132|
000084  2102              MOVS     r1,#2                 ;3586
000086  203f              MOVS     r0,#0x3f              ;3586
000088  5501              STRB     r1,[r0,r4]            ;3586
00008a  2043              MOVS     r0,#0x43              ;3587
00008c  5501              STRB     r1,[r0,r4]            ;3587
00008e  e02f              B        |L28.240|
                  |L28.144|
000090  2001              MOVS     r0,#1                 ;3592
000092  e7cd              B        |L28.48|
                  |L28.148|
000094  f1b80f02          CMP      r8,#2                 ;3597
000098  d008              BEQ      |L28.172|
00009a  f1b90f02          CMP      r9,#2                 ;3598
00009e  d005              BEQ      |L28.172|
0000a0  f1ba0f02          CMP      r10,#2                ;3599
0000a4  d002              BEQ      |L28.172|
0000a6  f1bb0f02          CMP      r11,#2                ;3600
0000aa  d101              BNE      |L28.176|
                  |L28.172|
0000ac  2002              MOVS     r0,#2                 ;3602
0000ae  e7bf              B        |L28.48|
                  |L28.176|
0000b0  f1b80f01          CMP      r8,#1                 ;3604
0000b4  d11a              BNE      |L28.236|
0000b6  f1b90f01          CMP      r9,#1                 ;3605
0000ba  d117              BNE      |L28.236|
0000bc  f1ba0f01          CMP      r10,#1                ;3606
0000c0  d114              BNE      |L28.236|
0000c2  f1bb0f01          CMP      r11,#1                ;3607
0000c6  d111              BNE      |L28.236|
0000c8  9802              LDR      r0,[sp,#8]            ;3609
0000ca  b108              CBZ      r0,|L28.208|
0000cc  b106              CBZ      r6,|L28.208|
0000ce  b90f              CBNZ     r7,|L28.212|
                  |L28.208|
0000d0  2001              MOVS     r0,#1                 ;3611
0000d2  e7ad              B        |L28.48|
                  |L28.212|
0000d4  2002              MOVS     r0,#2                 ;3615
0000d6  f884003e          STRB     r0,[r4,#0x3e]         ;3615
0000da  2102              MOVS     r1,#2                 ;3616
0000dc  203f              MOVS     r0,#0x3f              ;3616
0000de  5501              STRB     r1,[r0,r4]            ;3616
0000e0  2002              MOVS     r0,#2                 ;3617
0000e2  f8840042          STRB     r0,[r4,#0x42]         ;3617
0000e6  2043              MOVS     r0,#0x43              ;3618
0000e8  5501              STRB     r1,[r0,r4]            ;3618
0000ea  e001              B        |L28.240|
                  |L28.236|
0000ec  2001              MOVS     r0,#1                 ;3623
0000ee  e79f              B        |L28.48|
                  |L28.240|
0000f0  b115              CBZ      r5,|L28.248|
0000f2  2d04              CMP      r5,#4                 ;3627
0000f4  d14c              BNE      |L28.400|
0000f6  e025              B        |L28.324|
                  |L28.248|
0000f8  4949              LDR      r1,|L28.544|
0000fa  6a60              LDR      r0,[r4,#0x24]         ;3632
0000fc  63c1              STR      r1,[r0,#0x3c]         ;3632
0000fe  4949              LDR      r1,|L28.548|
000100  6a60              LDR      r0,[r4,#0x24]         ;3633
000102  6401              STR      r1,[r0,#0x40]         ;3633
000104  4948              LDR      r1,|L28.552|
000106  6a60              LDR      r0,[r4,#0x24]         ;3636
000108  64c1              STR      r1,[r0,#0x4c]         ;3636
00010a  6822              LDR      r2,[r4,#0]            ;3639
00010c  f1020134          ADD      r1,r2,#0x34           ;3639
000110  463b              MOV      r3,r7                 ;3639
000112  6a60              LDR      r0,[r4,#0x24]         ;3639
000114  9a02              LDR      r2,[sp,#8]            ;3639
000116  f7fffffe          BL       HAL_DMA_Start_IT
00011a  b108              CBZ      r0,|L28.288|
00011c  2001              MOVS     r0,#1                 ;3643
00011e  e787              B        |L28.48|
                  |L28.288|
000120  6820              LDR      r0,[r4,#0]            ;3646
000122  68c0              LDR      r0,[r0,#0xc]          ;3646
000124  f4407000          ORR      r0,r0,#0x200          ;3646
000128  6821              LDR      r1,[r4,#0]            ;3646
00012a  60c8              STR      r0,[r1,#0xc]          ;3646
00012c  2201              MOVS     r2,#1                 ;3649
00012e  2100              MOVS     r1,#0                 ;3649
000130  6820              LDR      r0,[r4,#0]            ;3649
000132  f7fffffe          BL       TIM_CCxChannelCmd
000136  6820              LDR      r0,[r4,#0]            ;3652
000138  6800              LDR      r0,[r0,#0]            ;3652
00013a  f0400001          ORR      r0,r0,#1              ;3652
00013e  6821              LDR      r1,[r4,#0]            ;3652
000140  6008              STR      r0,[r1,#0]            ;3652
000142  e06a              B        |L28.538|
                  |L28.324|
000144  4936              LDR      r1,|L28.544|
000146  6aa0              LDR      r0,[r4,#0x28]         ;3660
000148  63c1              STR      r1,[r0,#0x3c]         ;3660
00014a  4936              LDR      r1,|L28.548|
00014c  6aa0              LDR      r0,[r4,#0x28]         ;3661
00014e  6401              STR      r1,[r0,#0x40]         ;3661
000150  4935              LDR      r1,|L28.552|
000152  6aa0              LDR      r0,[r4,#0x28]         ;3664
000154  64c1              STR      r1,[r0,#0x4c]         ;3664
000156  6822              LDR      r2,[r4,#0]            ;3666
000158  f1020138          ADD      r1,r2,#0x38           ;3666
00015c  463b              MOV      r3,r7                 ;3666
00015e  4632              MOV      r2,r6                 ;3666
000160  6aa0              LDR      r0,[r4,#0x28]         ;3666
000162  f7fffffe          BL       HAL_DMA_Start_IT
000166  b108              CBZ      r0,|L28.364|
000168  2001              MOVS     r0,#1                 ;3670
00016a  e761              B        |L28.48|
                  |L28.364|
00016c  6820              LDR      r0,[r4,#0]            ;3673
00016e  68c0              LDR      r0,[r0,#0xc]          ;3673
000170  f4406080          ORR      r0,r0,#0x400          ;3673
000174  6821              LDR      r1,[r4,#0]            ;3673
000176  60c8              STR      r0,[r1,#0xc]          ;3673
000178  2201              MOVS     r2,#1                 ;3676
00017a  2104              MOVS     r1,#4                 ;3676
00017c  6820              LDR      r0,[r4,#0]            ;3676
00017e  f7fffffe          BL       TIM_CCxChannelCmd
000182  6820              LDR      r0,[r4,#0]            ;3679
000184  6800              LDR      r0,[r0,#0]            ;3679
000186  f0400001          ORR      r0,r0,#1              ;3679
00018a  6821              LDR      r1,[r4,#0]            ;3679
00018c  6008              STR      r0,[r1,#0]            ;3679
00018e  e044              B        |L28.538|
                  |L28.400|
000190  4923              LDR      r1,|L28.544|
000192  6a60              LDR      r0,[r4,#0x24]         ;3687
000194  63c1              STR      r1,[r0,#0x3c]         ;3687
000196  4923              LDR      r1,|L28.548|
000198  6a60              LDR      r0,[r4,#0x24]         ;3688
00019a  6401              STR      r1,[r0,#0x40]         ;3688
00019c  4922              LDR      r1,|L28.552|
00019e  6a60              LDR      r0,[r4,#0x24]         ;3691
0001a0  64c1              STR      r1,[r0,#0x4c]         ;3691
0001a2  6822              LDR      r2,[r4,#0]            ;3694
0001a4  f1020134          ADD      r1,r2,#0x34           ;3694
0001a8  463b              MOV      r3,r7                 ;3694
0001aa  6a60              LDR      r0,[r4,#0x24]         ;3694
0001ac  9a02              LDR      r2,[sp,#8]            ;3694
0001ae  f7fffffe          BL       HAL_DMA_Start_IT
0001b2  b108              CBZ      r0,|L28.440|
0001b4  2001              MOVS     r0,#1                 ;3698
0001b6  e73b              B        |L28.48|
                  |L28.440|
0001b8  4919              LDR      r1,|L28.544|
0001ba  6aa0              LDR      r0,[r4,#0x28]         ;3702
0001bc  63c1              STR      r1,[r0,#0x3c]         ;3702
0001be  4919              LDR      r1,|L28.548|
0001c0  6aa0              LDR      r0,[r4,#0x28]         ;3703
0001c2  6401              STR      r1,[r0,#0x40]         ;3703
0001c4  4918              LDR      r1,|L28.552|
0001c6  6aa0              LDR      r0,[r4,#0x28]         ;3706
0001c8  64c1              STR      r1,[r0,#0x4c]         ;3706
0001ca  6822              LDR      r2,[r4,#0]            ;3709
0001cc  f1020138          ADD      r1,r2,#0x38           ;3709
0001d0  463b              MOV      r3,r7                 ;3709
0001d2  4632              MOV      r2,r6                 ;3709
0001d4  6aa0              LDR      r0,[r4,#0x28]         ;3709
0001d6  f7fffffe          BL       HAL_DMA_Start_IT
0001da  b108              CBZ      r0,|L28.480|
0001dc  2001              MOVS     r0,#1                 ;3713
0001de  e727              B        |L28.48|
                  |L28.480|
0001e0  6820              LDR      r0,[r4,#0]            ;3717
0001e2  68c0              LDR      r0,[r0,#0xc]          ;3717
0001e4  f4407000          ORR      r0,r0,#0x200          ;3717
0001e8  6821              LDR      r1,[r4,#0]            ;3717
0001ea  60c8              STR      r0,[r1,#0xc]          ;3717
0001ec  6820              LDR      r0,[r4,#0]            ;3719
0001ee  68c0              LDR      r0,[r0,#0xc]          ;3719
0001f0  f4406080          ORR      r0,r0,#0x400          ;3719
0001f4  6821              LDR      r1,[r4,#0]            ;3719
0001f6  60c8              STR      r0,[r1,#0xc]          ;3719
0001f8  2201              MOVS     r2,#1                 ;3722
0001fa  2100              MOVS     r1,#0                 ;3722
0001fc  6820              LDR      r0,[r4,#0]            ;3722
0001fe  f7fffffe          BL       TIM_CCxChannelCmd
000202  2201              MOVS     r2,#1                 ;3723
000204  2104              MOVS     r1,#4                 ;3723
000206  6820              LDR      r0,[r4,#0]            ;3723
000208  f7fffffe          BL       TIM_CCxChannelCmd
00020c  6820              LDR      r0,[r4,#0]            ;3726
00020e  6800              LDR      r0,[r0,#0]            ;3726
000210  f0400001          ORR      r0,r0,#1              ;3726
000214  6821              LDR      r1,[r4,#0]            ;3726
000216  6008              STR      r0,[r1,#0]            ;3726
000218  bf00              NOP                            ;3728
                  |L28.538|
00021a  bf00              NOP                            ;3654
00021c  2000              MOVS     r0,#0                 ;3733
00021e  e707              B        |L28.48|
;;;3735   
                          ENDP

                  |L28.544|
                          DCD      TIM_DMACaptureCplt
                  |L28.548|
                          DCD      TIM_DMACaptureHalfCplt
                  |L28.552|
                          DCD      TIM_DMAError

                          AREA ||i.HAL_TIM_Encoder_Start_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_Start_IT PROC
;;;3367     */
;;;3368   HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d43f0          PUSH     {r4-r9,lr}
;;;3369   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;3370     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000008  f894603e          LDRB     r6,[r4,#0x3e]
;;;3371     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
00000c  203f              MOVS     r0,#0x3f
00000e  5d07              LDRB     r7,[r0,r4]
;;;3372     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
000010  f8948042          LDRB     r8,[r4,#0x42]
;;;3373     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
000014  2043              MOVS     r0,#0x43
000016  f8109004          LDRB     r9,[r0,r4]
;;;3374   
;;;3375     /* Check the parameters */
;;;3376     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3377   
;;;3378     /* Set the TIM channel(s) state */
;;;3379     if (Channel == TIM_CHANNEL_1)
00001a  b96d              CBNZ     r5,|L29.56|
;;;3380     {
;;;3381       if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
00001c  2e01              CMP      r6,#1
00001e  d102              BNE      |L29.38|
;;;3382           || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
000020  f1b80f01          CMP      r8,#1
000024  d002              BEQ      |L29.44|
                  |L29.38|
;;;3383       {
;;;3384         return HAL_ERROR;
000026  2001              MOVS     r0,#1
                  |L29.40|
;;;3385       }
;;;3386       else
;;;3387       {
;;;3388         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3389         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3390       }
;;;3391     }
;;;3392     else if (Channel == TIM_CHANNEL_2)
;;;3393     {
;;;3394       if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3395           || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
;;;3396       {
;;;3397         return HAL_ERROR;
;;;3398       }
;;;3399       else
;;;3400       {
;;;3401         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3402         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3403       }
;;;3404     }
;;;3405     else
;;;3406     {
;;;3407       if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3408           || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3409           || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
;;;3410           || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
;;;3411       {
;;;3412         return HAL_ERROR;
;;;3413       }
;;;3414       else
;;;3415       {
;;;3416         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3417         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3418         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3419         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;3420       }
;;;3421     }
;;;3422   
;;;3423     /* Enable the encoder interface channels */
;;;3424     /* Enable the capture compare Interrupts 1 and/or 2 */
;;;3425     switch (Channel)
;;;3426     {
;;;3427       case TIM_CHANNEL_1:
;;;3428       {
;;;3429         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;3430         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;3431         break;
;;;3432       }
;;;3433   
;;;3434       case TIM_CHANNEL_2:
;;;3435       {
;;;3436         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;3437         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;3438         break;
;;;3439       }
;;;3440   
;;;3441       default :
;;;3442       {
;;;3443         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;3444         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;3445         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;3446         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;3447         break;
;;;3448       }
;;;3449     }
;;;3450   
;;;3451     /* Enable the Peripheral */
;;;3452     __HAL_TIM_ENABLE(htim);
;;;3453   
;;;3454     /* Return function status */
;;;3455     return HAL_OK;
;;;3456   }
000028  e8bd83f0          POP      {r4-r9,pc}
                  |L29.44|
00002c  2002              MOVS     r0,#2                 ;3388
00002e  f884003e          STRB     r0,[r4,#0x3e]         ;3388
000032  f8840042          STRB     r0,[r4,#0x42]         ;3389
000036  e025              B        |L29.132|
                  |L29.56|
000038  2d04              CMP      r5,#4                 ;3392
00003a  d10c              BNE      |L29.86|
00003c  2f01              CMP      r7,#1                 ;3394
00003e  d102              BNE      |L29.70|
000040  f1b90f01          CMP      r9,#1                 ;3395
000044  d001              BEQ      |L29.74|
                  |L29.70|
000046  2001              MOVS     r0,#1                 ;3397
000048  e7ee              B        |L29.40|
                  |L29.74|
00004a  2102              MOVS     r1,#2                 ;3401
00004c  203f              MOVS     r0,#0x3f              ;3401
00004e  5501              STRB     r1,[r0,r4]            ;3401
000050  2043              MOVS     r0,#0x43              ;3402
000052  5501              STRB     r1,[r0,r4]            ;3402
000054  e016              B        |L29.132|
                  |L29.86|
000056  2e01              CMP      r6,#1                 ;3407
000058  d107              BNE      |L29.106|
00005a  2f01              CMP      r7,#1                 ;3408
00005c  d105              BNE      |L29.106|
00005e  f1b80f01          CMP      r8,#1                 ;3409
000062  d102              BNE      |L29.106|
000064  f1b90f01          CMP      r9,#1                 ;3410
000068  d001              BEQ      |L29.110|
                  |L29.106|
00006a  2001              MOVS     r0,#1                 ;3412
00006c  e7dc              B        |L29.40|
                  |L29.110|
00006e  2002              MOVS     r0,#2                 ;3416
000070  f884003e          STRB     r0,[r4,#0x3e]         ;3416
000074  2102              MOVS     r1,#2                 ;3417
000076  203f              MOVS     r0,#0x3f              ;3417
000078  5501              STRB     r1,[r0,r4]            ;3417
00007a  2002              MOVS     r0,#2                 ;3418
00007c  f8840042          STRB     r0,[r4,#0x42]         ;3418
000080  2043              MOVS     r0,#0x43              ;3419
000082  5501              STRB     r1,[r0,r4]            ;3419
                  |L29.132|
000084  b115              CBZ      r5,|L29.140|
000086  2d04              CMP      r5,#4                 ;3425
000088  d118              BNE      |L29.188|
00008a  e00b              B        |L29.164|
                  |L29.140|
00008c  2201              MOVS     r2,#1                 ;3429
00008e  2100              MOVS     r1,#0                 ;3429
000090  6820              LDR      r0,[r4,#0]            ;3429
000092  f7fffffe          BL       TIM_CCxChannelCmd
000096  6820              LDR      r0,[r4,#0]            ;3430
000098  68c0              LDR      r0,[r0,#0xc]          ;3430
00009a  f0400002          ORR      r0,r0,#2              ;3430
00009e  6821              LDR      r1,[r4,#0]            ;3430
0000a0  60c8              STR      r0,[r1,#0xc]          ;3430
0000a2  e022              B        |L29.234|
                  |L29.164|
0000a4  2201              MOVS     r2,#1                 ;3436
0000a6  2104              MOVS     r1,#4                 ;3436
0000a8  6820              LDR      r0,[r4,#0]            ;3436
0000aa  f7fffffe          BL       TIM_CCxChannelCmd
0000ae  6820              LDR      r0,[r4,#0]            ;3437
0000b0  68c0              LDR      r0,[r0,#0xc]          ;3437
0000b2  f0400004          ORR      r0,r0,#4              ;3437
0000b6  6821              LDR      r1,[r4,#0]            ;3437
0000b8  60c8              STR      r0,[r1,#0xc]          ;3437
0000ba  e016              B        |L29.234|
                  |L29.188|
0000bc  2201              MOVS     r2,#1                 ;3443
0000be  2100              MOVS     r1,#0                 ;3443
0000c0  6820              LDR      r0,[r4,#0]            ;3443
0000c2  f7fffffe          BL       TIM_CCxChannelCmd
0000c6  2201              MOVS     r2,#1                 ;3444
0000c8  2104              MOVS     r1,#4                 ;3444
0000ca  6820              LDR      r0,[r4,#0]            ;3444
0000cc  f7fffffe          BL       TIM_CCxChannelCmd
0000d0  6820              LDR      r0,[r4,#0]            ;3445
0000d2  68c0              LDR      r0,[r0,#0xc]          ;3445
0000d4  f0400002          ORR      r0,r0,#2              ;3445
0000d8  6821              LDR      r1,[r4,#0]            ;3445
0000da  60c8              STR      r0,[r1,#0xc]          ;3445
0000dc  6820              LDR      r0,[r4,#0]            ;3446
0000de  68c0              LDR      r0,[r0,#0xc]          ;3446
0000e0  f0400004          ORR      r0,r0,#4              ;3446
0000e4  6821              LDR      r1,[r4,#0]            ;3446
0000e6  60c8              STR      r0,[r1,#0xc]          ;3446
0000e8  bf00              NOP                            ;3447
                  |L29.234|
0000ea  bf00              NOP                            ;3431
0000ec  6820              LDR      r0,[r4,#0]            ;3452
0000ee  6800              LDR      r0,[r0,#0]            ;3452
0000f0  f0400001          ORR      r0,r0,#1              ;3452
0000f4  6821              LDR      r1,[r4,#0]            ;3452
0000f6  6008              STR      r0,[r1,#0]            ;3452
0000f8  2000              MOVS     r0,#0                 ;3455
0000fa  e795              B        |L29.40|
;;;3457   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_Stop PROC
;;;3307     */
;;;3308   HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b530              PUSH     {r4,r5,lr}
;;;3309   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;3310     /* Check the parameters */
;;;3311     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3312   
;;;3313     /* Disable the Input Capture channels 1 and 2
;;;3314       (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
;;;3315     switch (Channel)
000006  b115              CBZ      r5,|L30.14|
000008  2d04              CMP      r5,#4
00000a  d10c              BNE      |L30.38|
00000c  e005              B        |L30.26|
                  |L30.14|
;;;3316     {
;;;3317       case TIM_CHANNEL_1:
;;;3318       {
;;;3319         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
00000e  2200              MOVS     r2,#0
000010  4611              MOV      r1,r2
000012  6820              LDR      r0,[r4,#0]
000014  f7fffffe          BL       TIM_CCxChannelCmd
;;;3320         break;
000018  e010              B        |L30.60|
                  |L30.26|
;;;3321       }
;;;3322   
;;;3323       case TIM_CHANNEL_2:
;;;3324       {
;;;3325         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
00001a  2200              MOVS     r2,#0
00001c  2104              MOVS     r1,#4
00001e  6820              LDR      r0,[r4,#0]
000020  f7fffffe          BL       TIM_CCxChannelCmd
;;;3326         break;
000024  e00a              B        |L30.60|
                  |L30.38|
;;;3327       }
;;;3328   
;;;3329       default :
;;;3330       {
;;;3331         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000026  2200              MOVS     r2,#0
000028  4611              MOV      r1,r2
00002a  6820              LDR      r0,[r4,#0]
00002c  f7fffffe          BL       TIM_CCxChannelCmd
;;;3332         TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
000030  2200              MOVS     r2,#0
000032  2104              MOVS     r1,#4
000034  6820              LDR      r0,[r4,#0]
000036  f7fffffe          BL       TIM_CCxChannelCmd
;;;3333         break;
00003a  bf00              NOP      
                  |L30.60|
00003c  bf00              NOP                            ;3320
;;;3334       }
;;;3335     }
;;;3336   
;;;3337     /* Disable the Peripheral */
;;;3338     __HAL_TIM_DISABLE(htim);
00003e  bf00              NOP      
000040  6820              LDR      r0,[r4,#0]
000042  6a00              LDR      r0,[r0,#0x20]
000044  f2411111          MOV      r1,#0x1111
000048  4008              ANDS     r0,r0,r1
00004a  b950              CBNZ     r0,|L30.98|
00004c  6820              LDR      r0,[r4,#0]
00004e  6a00              LDR      r0,[r0,#0x20]
000050  1089              ASRS     r1,r1,#2
000052  4008              ANDS     r0,r0,r1
000054  b928              CBNZ     r0,|L30.98|
000056  6820              LDR      r0,[r4,#0]
000058  6800              LDR      r0,[r0,#0]
00005a  f0200001          BIC      r0,r0,#1
00005e  6821              LDR      r1,[r4,#0]
000060  6008              STR      r0,[r1,#0]
                  |L30.98|
000062  bf00              NOP      
;;;3339   
;;;3340     /* Set the TIM channel(s) state */
;;;3341     if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
000064  b10d              CBZ      r5,|L30.106|
000066  2d04              CMP      r5,#4
000068  d128              BNE      |L30.188|
                  |L30.106|
;;;3342     {
;;;3343       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00006a  b91d              CBNZ     r5,|L30.116|
00006c  2001              MOVS     r0,#1
00006e  f884003e          STRB     r0,[r4,#0x3e]
000072  e00e              B        |L30.146|
                  |L30.116|
000074  2d04              CMP      r5,#4
000076  d103              BNE      |L30.128|
000078  2101              MOVS     r1,#1
00007a  203f              MOVS     r0,#0x3f
00007c  5501              STRB     r1,[r0,r4]
00007e  e008              B        |L30.146|
                  |L30.128|
000080  2d08              CMP      r5,#8
000082  d103              BNE      |L30.140|
000084  2101              MOVS     r1,#1
000086  2040              MOVS     r0,#0x40
000088  5501              STRB     r1,[r0,r4]
00008a  e002              B        |L30.146|
                  |L30.140|
00008c  2101              MOVS     r1,#1
00008e  2041              MOVS     r0,#0x41
000090  5501              STRB     r1,[r0,r4]
                  |L30.146|
;;;3344       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
000092  b91d              CBNZ     r5,|L30.156|
000094  2001              MOVS     r0,#1
000096  f8840042          STRB     r0,[r4,#0x42]
00009a  e01a              B        |L30.210|
                  |L30.156|
00009c  2d04              CMP      r5,#4
00009e  d103              BNE      |L30.168|
0000a0  2101              MOVS     r1,#1
0000a2  2043              MOVS     r0,#0x43
0000a4  5501              STRB     r1,[r0,r4]
0000a6  e014              B        |L30.210|
                  |L30.168|
0000a8  2d08              CMP      r5,#8
0000aa  d103              BNE      |L30.180|
0000ac  2101              MOVS     r1,#1
0000ae  2044              MOVS     r0,#0x44
0000b0  5501              STRB     r1,[r0,r4]
0000b2  e00e              B        |L30.210|
                  |L30.180|
0000b4  2101              MOVS     r1,#1
0000b6  2045              MOVS     r0,#0x45
0000b8  5501              STRB     r1,[r0,r4]
0000ba  e00a              B        |L30.210|
                  |L30.188|
;;;3345     }
;;;3346     else
;;;3347     {
;;;3348       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
0000bc  2001              MOVS     r0,#1
0000be  f884003e          STRB     r0,[r4,#0x3e]
;;;3349       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
0000c2  2101              MOVS     r1,#1
0000c4  203f              MOVS     r0,#0x3f
0000c6  5501              STRB     r1,[r0,r4]
;;;3350       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
0000c8  2001              MOVS     r0,#1
0000ca  f8840042          STRB     r0,[r4,#0x42]
;;;3351       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
0000ce  2043              MOVS     r0,#0x43
0000d0  5501              STRB     r1,[r0,r4]
                  |L30.210|
;;;3352     }
;;;3353   
;;;3354     /* Return function status */
;;;3355     return HAL_OK;
0000d2  2000              MOVS     r0,#0
;;;3356   }
0000d4  bd30              POP      {r4,r5,pc}
;;;3357   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_Stop_DMA||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_Stop_DMA PROC
;;;3745     */
;;;3746   HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;3747   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;3748     /* Check the parameters */
;;;3749     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3750   
;;;3751     /* Disable the Input Capture channels 1 and 2
;;;3752       (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
;;;3753     if (Channel == TIM_CHANNEL_1)
000006  b975              CBNZ     r5,|L31.38|
;;;3754     {
;;;3755       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000008  2200              MOVS     r2,#0
00000a  4611              MOV      r1,r2
00000c  6820              LDR      r0,[r4,#0]
00000e  f7fffffe          BL       TIM_CCxChannelCmd
;;;3756   
;;;3757       /* Disable the capture compare DMA Request 1 */
;;;3758       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
000012  6820              LDR      r0,[r4,#0]
000014  68c0              LDR      r0,[r0,#0xc]
000016  f4207000          BIC      r0,r0,#0x200
00001a  6821              LDR      r1,[r4,#0]
00001c  60c8              STR      r0,[r1,#0xc]
;;;3759       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
00001e  6a60              LDR      r0,[r4,#0x24]
000020  f7fffffe          BL       HAL_DMA_Abort_IT
000024  e02c              B        |L31.128|
                  |L31.38|
;;;3760     }
;;;3761     else if (Channel == TIM_CHANNEL_2)
000026  2d04              CMP      r5,#4
000028  d10e              BNE      |L31.72|
;;;3762     {
;;;3763       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
00002a  2200              MOVS     r2,#0
00002c  2104              MOVS     r1,#4
00002e  6820              LDR      r0,[r4,#0]
000030  f7fffffe          BL       TIM_CCxChannelCmd
;;;3764   
;;;3765       /* Disable the capture compare DMA Request 2 */
;;;3766       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
000034  6820              LDR      r0,[r4,#0]
000036  68c0              LDR      r0,[r0,#0xc]
000038  f4206080          BIC      r0,r0,#0x400
00003c  6821              LDR      r1,[r4,#0]
00003e  60c8              STR      r0,[r1,#0xc]
;;;3767       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000040  6aa0              LDR      r0,[r4,#0x28]
000042  f7fffffe          BL       HAL_DMA_Abort_IT
000046  e01b              B        |L31.128|
                  |L31.72|
;;;3768     }
;;;3769     else
;;;3770     {
;;;3771       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000048  2200              MOVS     r2,#0
00004a  4611              MOV      r1,r2
00004c  6820              LDR      r0,[r4,#0]
00004e  f7fffffe          BL       TIM_CCxChannelCmd
;;;3772       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
000052  2200              MOVS     r2,#0
000054  2104              MOVS     r1,#4
000056  6820              LDR      r0,[r4,#0]
000058  f7fffffe          BL       TIM_CCxChannelCmd
;;;3773   
;;;3774       /* Disable the capture compare DMA Request 1 and 2 */
;;;3775       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
00005c  6820              LDR      r0,[r4,#0]
00005e  68c0              LDR      r0,[r0,#0xc]
000060  f4207000          BIC      r0,r0,#0x200
000064  6821              LDR      r1,[r4,#0]
000066  60c8              STR      r0,[r1,#0xc]
;;;3776       __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
000068  6820              LDR      r0,[r4,#0]
00006a  68c0              LDR      r0,[r0,#0xc]
00006c  f4206080          BIC      r0,r0,#0x400
000070  6821              LDR      r1,[r4,#0]
000072  60c8              STR      r0,[r1,#0xc]
;;;3777       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000074  6a60              LDR      r0,[r4,#0x24]
000076  f7fffffe          BL       HAL_DMA_Abort_IT
;;;3778       (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
00007a  6aa0              LDR      r0,[r4,#0x28]
00007c  f7fffffe          BL       HAL_DMA_Abort_IT
                  |L31.128|
;;;3779     }
;;;3780   
;;;3781     /* Disable the Peripheral */
;;;3782     __HAL_TIM_DISABLE(htim);
000080  bf00              NOP      
000082  6820              LDR      r0,[r4,#0]
000084  6a00              LDR      r0,[r0,#0x20]
000086  f2411111          MOV      r1,#0x1111
00008a  4008              ANDS     r0,r0,r1
00008c  b950              CBNZ     r0,|L31.164|
00008e  6820              LDR      r0,[r4,#0]
000090  6a00              LDR      r0,[r0,#0x20]
000092  1089              ASRS     r1,r1,#2
000094  4008              ANDS     r0,r0,r1
000096  b928              CBNZ     r0,|L31.164|
000098  6820              LDR      r0,[r4,#0]
00009a  6800              LDR      r0,[r0,#0]
00009c  f0200001          BIC      r0,r0,#1
0000a0  6821              LDR      r1,[r4,#0]
0000a2  6008              STR      r0,[r1,#0]
                  |L31.164|
0000a4  bf00              NOP      
;;;3783   
;;;3784     /* Set the TIM channel(s) state */
;;;3785     if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
0000a6  b10d              CBZ      r5,|L31.172|
0000a8  2d04              CMP      r5,#4
0000aa  d128              BNE      |L31.254|
                  |L31.172|
;;;3786     {
;;;3787       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000ac  b91d              CBNZ     r5,|L31.182|
0000ae  2001              MOVS     r0,#1
0000b0  f884003e          STRB     r0,[r4,#0x3e]
0000b4  e00e              B        |L31.212|
                  |L31.182|
0000b6  2d04              CMP      r5,#4
0000b8  d103              BNE      |L31.194|
0000ba  2101              MOVS     r1,#1
0000bc  203f              MOVS     r0,#0x3f
0000be  5501              STRB     r1,[r0,r4]
0000c0  e008              B        |L31.212|
                  |L31.194|
0000c2  2d08              CMP      r5,#8
0000c4  d103              BNE      |L31.206|
0000c6  2101              MOVS     r1,#1
0000c8  2040              MOVS     r0,#0x40
0000ca  5501              STRB     r1,[r0,r4]
0000cc  e002              B        |L31.212|
                  |L31.206|
0000ce  2101              MOVS     r1,#1
0000d0  2041              MOVS     r0,#0x41
0000d2  5501              STRB     r1,[r0,r4]
                  |L31.212|
;;;3788       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000d4  b91d              CBNZ     r5,|L31.222|
0000d6  2001              MOVS     r0,#1
0000d8  f8840042          STRB     r0,[r4,#0x42]
0000dc  e01a              B        |L31.276|
                  |L31.222|
0000de  2d04              CMP      r5,#4
0000e0  d103              BNE      |L31.234|
0000e2  2101              MOVS     r1,#1
0000e4  2043              MOVS     r0,#0x43
0000e6  5501              STRB     r1,[r0,r4]
0000e8  e014              B        |L31.276|
                  |L31.234|
0000ea  2d08              CMP      r5,#8
0000ec  d103              BNE      |L31.246|
0000ee  2101              MOVS     r1,#1
0000f0  2044              MOVS     r0,#0x44
0000f2  5501              STRB     r1,[r0,r4]
0000f4  e00e              B        |L31.276|
                  |L31.246|
0000f6  2101              MOVS     r1,#1
0000f8  2045              MOVS     r0,#0x45
0000fa  5501              STRB     r1,[r0,r4]
0000fc  e00a              B        |L31.276|
                  |L31.254|
;;;3789     }
;;;3790     else
;;;3791     {
;;;3792       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
0000fe  2001              MOVS     r0,#1
000100  f884003e          STRB     r0,[r4,#0x3e]
;;;3793       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000104  2101              MOVS     r1,#1
000106  203f              MOVS     r0,#0x3f
000108  5501              STRB     r1,[r0,r4]
;;;3794       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00010a  2001              MOVS     r0,#1
00010c  f8840042          STRB     r0,[r4,#0x42]
;;;3795       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000110  2043              MOVS     r0,#0x43
000112  5501              STRB     r1,[r0,r4]
                  |L31.276|
;;;3796     }
;;;3797   
;;;3798     /* Return function status */
;;;3799     return HAL_OK;
000114  2000              MOVS     r0,#0
;;;3800   }
000116  bd70              POP      {r4-r6,pc}
;;;3801   
                          ENDP


                          AREA ||i.HAL_TIM_Encoder_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIM_Encoder_Stop_IT PROC
;;;3467     */
;;;3468   HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b530              PUSH     {r4,r5,lr}
;;;3469   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;3470     /* Check the parameters */
;;;3471     assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
;;;3472   
;;;3473     /* Disable the Input Capture channels 1 and 2
;;;3474       (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
;;;3475     if (Channel == TIM_CHANNEL_1)
000006  b95d              CBNZ     r5,|L32.32|
;;;3476     {
;;;3477       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000008  2200              MOVS     r2,#0
00000a  4611              MOV      r1,r2
00000c  6820              LDR      r0,[r4,#0]
00000e  f7fffffe          BL       TIM_CCxChannelCmd
;;;3478   
;;;3479       /* Disable the capture compare Interrupts 1 */
;;;3480       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000012  6820              LDR      r0,[r4,#0]
000014  68c0              LDR      r0,[r0,#0xc]
000016  f0200002          BIC      r0,r0,#2
00001a  6821              LDR      r1,[r4,#0]
00001c  60c8              STR      r0,[r1,#0xc]
00001e  e023              B        |L32.104|
                  |L32.32|
;;;3481     }
;;;3482     else if (Channel == TIM_CHANNEL_2)
000020  2d04              CMP      r5,#4
000022  d10b              BNE      |L32.60|
;;;3483     {
;;;3484       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
000024  2200              MOVS     r2,#0
000026  2104              MOVS     r1,#4
000028  6820              LDR      r0,[r4,#0]
00002a  f7fffffe          BL       TIM_CCxChannelCmd
;;;3485   
;;;3486       /* Disable the capture compare Interrupts 2 */
;;;3487       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
00002e  6820              LDR      r0,[r4,#0]
000030  68c0              LDR      r0,[r0,#0xc]
000032  f0200004          BIC      r0,r0,#4
000036  6821              LDR      r1,[r4,#0]
000038  60c8              STR      r0,[r1,#0xc]
00003a  e015              B        |L32.104|
                  |L32.60|
;;;3488     }
;;;3489     else
;;;3490     {
;;;3491       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
00003c  2200              MOVS     r2,#0
00003e  4611              MOV      r1,r2
000040  6820              LDR      r0,[r4,#0]
000042  f7fffffe          BL       TIM_CCxChannelCmd
;;;3492       TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
000046  2200              MOVS     r2,#0
000048  2104              MOVS     r1,#4
00004a  6820              LDR      r0,[r4,#0]
00004c  f7fffffe          BL       TIM_CCxChannelCmd
;;;3493   
;;;3494       /* Disable the capture compare Interrupts 1 and 2 */
;;;3495       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000050  6820              LDR      r0,[r4,#0]
000052  68c0              LDR      r0,[r0,#0xc]
000054  f0200002          BIC      r0,r0,#2
000058  6821              LDR      r1,[r4,#0]
00005a  60c8              STR      r0,[r1,#0xc]
;;;3496       __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
00005c  6820              LDR      r0,[r4,#0]
00005e  68c0              LDR      r0,[r0,#0xc]
000060  f0200004          BIC      r0,r0,#4
000064  6821              LDR      r1,[r4,#0]
000066  60c8              STR      r0,[r1,#0xc]
                  |L32.104|
;;;3497     }
;;;3498   
;;;3499     /* Disable the Peripheral */
;;;3500     __HAL_TIM_DISABLE(htim);
000068  bf00              NOP      
00006a  6820              LDR      r0,[r4,#0]
00006c  6a00              LDR      r0,[r0,#0x20]
00006e  f2411111          MOV      r1,#0x1111
000072  4008              ANDS     r0,r0,r1
000074  b950              CBNZ     r0,|L32.140|
000076  6820              LDR      r0,[r4,#0]
000078  6a00              LDR      r0,[r0,#0x20]
00007a  1089              ASRS     r1,r1,#2
00007c  4008              ANDS     r0,r0,r1
00007e  b928              CBNZ     r0,|L32.140|
000080  6820              LDR      r0,[r4,#0]
000082  6800              LDR      r0,[r0,#0]
000084  f0200001          BIC      r0,r0,#1
000088  6821              LDR      r1,[r4,#0]
00008a  6008              STR      r0,[r1,#0]
                  |L32.140|
00008c  bf00              NOP      
;;;3501   
;;;3502     /* Set the TIM channel(s) state */
;;;3503     if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
00008e  b10d              CBZ      r5,|L32.148|
000090  2d04              CMP      r5,#4
000092  d128              BNE      |L32.230|
                  |L32.148|
;;;3504     {
;;;3505       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
000094  b91d              CBNZ     r5,|L32.158|
000096  2001              MOVS     r0,#1
000098  f884003e          STRB     r0,[r4,#0x3e]
00009c  e00e              B        |L32.188|
                  |L32.158|
00009e  2d04              CMP      r5,#4
0000a0  d103              BNE      |L32.170|
0000a2  2101              MOVS     r1,#1
0000a4  203f              MOVS     r0,#0x3f
0000a6  5501              STRB     r1,[r0,r4]
0000a8  e008              B        |L32.188|
                  |L32.170|
0000aa  2d08              CMP      r5,#8
0000ac  d103              BNE      |L32.182|
0000ae  2101              MOVS     r1,#1
0000b0  2040              MOVS     r0,#0x40
0000b2  5501              STRB     r1,[r0,r4]
0000b4  e002              B        |L32.188|
                  |L32.182|
0000b6  2101              MOVS     r1,#1
0000b8  2041              MOVS     r0,#0x41
0000ba  5501              STRB     r1,[r0,r4]
                  |L32.188|
;;;3506       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000bc  b91d              CBNZ     r5,|L32.198|
0000be  2001              MOVS     r0,#1
0000c0  f8840042          STRB     r0,[r4,#0x42]
0000c4  e01a              B        |L32.252|
                  |L32.198|
0000c6  2d04              CMP      r5,#4
0000c8  d103              BNE      |L32.210|
0000ca  2101              MOVS     r1,#1
0000cc  2043              MOVS     r0,#0x43
0000ce  5501              STRB     r1,[r0,r4]
0000d0  e014              B        |L32.252|
                  |L32.210|
0000d2  2d08              CMP      r5,#8
0000d4  d103              BNE      |L32.222|
0000d6  2101              MOVS     r1,#1
0000d8  2044              MOVS     r0,#0x44
0000da  5501              STRB     r1,[r0,r4]
0000dc  e00e              B        |L32.252|
                  |L32.222|
0000de  2101              MOVS     r1,#1
0000e0  2045              MOVS     r0,#0x45
0000e2  5501              STRB     r1,[r0,r4]
0000e4  e00a              B        |L32.252|
                  |L32.230|
;;;3507     }
;;;3508     else
;;;3509     {
;;;3510       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
0000e6  2001              MOVS     r0,#1
0000e8  f884003e          STRB     r0,[r4,#0x3e]
;;;3511       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
0000ec  2101              MOVS     r1,#1
0000ee  203f              MOVS     r0,#0x3f
0000f0  5501              STRB     r1,[r0,r4]
;;;3512       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
0000f2  2001              MOVS     r0,#1
0000f4  f8840042          STRB     r0,[r4,#0x42]
;;;3513       TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
0000f8  2043              MOVS     r0,#0x43
0000fa  5501              STRB     r1,[r0,r4]
                  |L32.252|
;;;3514     }
;;;3515   
;;;3516     /* Return function status */
;;;3517     return HAL_OK;
0000fc  2000              MOVS     r0,#0
;;;3518   }
0000fe  bd30              POP      {r4,r5,pc}
;;;3519   
                          ENDP


                          AREA ||i.HAL_TIM_ErrorCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_ErrorCallback PROC
;;;5791     */
;;;5792   __weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5793   {
;;;5794     /* Prevent unused argument(s) compilation warning */
;;;5795     UNUSED(htim);
;;;5796   
;;;5797     /* NOTE : This function should not be modified, when the callback is needed,
;;;5798               the HAL_TIM_ErrorCallback could be implemented in the user file
;;;5799      */
;;;5800   }
;;;5801   
                          ENDP


                          AREA ||i.HAL_TIM_GenerateEvent||, CODE, READONLY, ALIGN=1

                  HAL_TIM_GenerateEvent PROC
;;;5136   
;;;5137   HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
000000  4602              MOV      r2,r0
;;;5138   {
;;;5139     /* Check the parameters */
;;;5140     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;5141     assert_param(IS_TIM_EVENT_SOURCE(EventSource));
;;;5142   
;;;5143     /* Process Locked */
;;;5144     __HAL_LOCK(htim);
000002  bf00              NOP      
000004  f892003c          LDRB     r0,[r2,#0x3c]
000008  2801              CMP      r0,#1
00000a  d101              BNE      |L34.16|
00000c  2002              MOVS     r0,#2
                  |L34.14|
;;;5145   
;;;5146     /* Change the TIM state */
;;;5147     htim->State = HAL_TIM_STATE_BUSY;
;;;5148   
;;;5149     /* Set the event sources */
;;;5150     htim->Instance->EGR = EventSource;
;;;5151   
;;;5152     /* Change the TIM state */
;;;5153     htim->State = HAL_TIM_STATE_READY;
;;;5154   
;;;5155     __HAL_UNLOCK(htim);
;;;5156   
;;;5157     /* Return function status */
;;;5158     return HAL_OK;
;;;5159   }
00000e  4770              BX       lr
                  |L34.16|
000010  2001              MOVS     r0,#1                 ;5144
000012  f882003c          STRB     r0,[r2,#0x3c]         ;5144
000016  bf00              NOP                            ;5144
000018  2002              MOVS     r0,#2                 ;5147
00001a  f882003d          STRB     r0,[r2,#0x3d]         ;5147
00001e  6810              LDR      r0,[r2,#0]            ;5150
000020  6141              STR      r1,[r0,#0x14]         ;5150
000022  2001              MOVS     r0,#1                 ;5153
000024  f882003d          STRB     r0,[r2,#0x3d]         ;5153
000028  bf00              NOP                            ;5155
00002a  2000              MOVS     r0,#0                 ;5155
00002c  f882003c          STRB     r0,[r2,#0x3c]         ;5155
000030  bf00              NOP                            ;5155
000032  bf00              NOP                            ;5158
000034  e7eb              B        |L34.14|
;;;5160   
                          ENDP


                          AREA ||i.HAL_TIM_GetActiveChannel||, CODE, READONLY, ALIGN=1

                  HAL_TIM_GetActiveChannel PROC
;;;6398     */
;;;6399   HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6400   {
;;;6401     return htim->Channel;
000002  7f08              LDRB     r0,[r1,#0x1c]
;;;6402   }
000004  4770              BX       lr
;;;6403   
                          ENDP


                          AREA ||i.HAL_TIM_GetChannelState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_GetChannelState PROC
;;;6416     */
;;;6417   HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim,  uint32_t Channel)
000000  4602              MOV      r2,r0
;;;6418   {
;;;6419     HAL_TIM_ChannelStateTypeDef channel_state;
;;;6420   
;;;6421     /* Check the parameters */
;;;6422     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;6423   
;;;6424     channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
000002  b911              CBNZ     r1,|L36.10|
000004  f892303e          LDRB     r3,[r2,#0x3e]
000008  e00b              B        |L36.34|
                  |L36.10|
00000a  2904              CMP      r1,#4
00000c  d102              BNE      |L36.20|
00000e  233f              MOVS     r3,#0x3f
000010  5c9b              LDRB     r3,[r3,r2]
000012  e006              B        |L36.34|
                  |L36.20|
000014  2908              CMP      r1,#8
000016  d102              BNE      |L36.30|
000018  2340              MOVS     r3,#0x40
00001a  5c9b              LDRB     r3,[r3,r2]
00001c  e001              B        |L36.34|
                  |L36.30|
00001e  2341              MOVS     r3,#0x41
000020  5c9b              LDRB     r3,[r3,r2]
                  |L36.34|
000022  4618              MOV      r0,r3
;;;6425   
;;;6426     return channel_state;
;;;6427   }
000024  4770              BX       lr
;;;6428   
                          ENDP


                          AREA ||i.HAL_TIM_IC_CaptureCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_CaptureCallback PROC
;;;5701     */
;;;5702   __weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5703   {
;;;5704     /* Prevent unused argument(s) compilation warning */
;;;5705     UNUSED(htim);
;;;5706   
;;;5707     /* NOTE : This function should not be modified, when the callback is needed,
;;;5708               the HAL_TIM_IC_CaptureCallback could be implemented in the user file
;;;5709      */
;;;5710   }
;;;5711   
                          ENDP


                          AREA ||i.HAL_TIM_IC_CaptureHalfCpltCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_CaptureHalfCpltCallback PROC
;;;5716     */
;;;5717   __weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5718   {
;;;5719     /* Prevent unused argument(s) compilation warning */
;;;5720     UNUSED(htim);
;;;5721   
;;;5722     /* NOTE : This function should not be modified, when the callback is needed,
;;;5723               the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
;;;5724      */
;;;5725   }
;;;5726   
                          ENDP


                          AREA ||i.HAL_TIM_IC_ConfigChannel||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_ConfigChannel PROC
;;;4119     */
;;;4120   HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;4121   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
;;;4122     HAL_StatusTypeDef status = HAL_OK;
00000a  2700              MOVS     r7,#0
;;;4123   
;;;4124     /* Check the parameters */
;;;4125     assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;4126     assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
;;;4127     assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
;;;4128     assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
;;;4129     assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
;;;4130   
;;;4131     /* Process Locked */
;;;4132     __HAL_LOCK(htim);
00000c  bf00              NOP      
00000e  f894003c          LDRB     r0,[r4,#0x3c]
000012  2801              CMP      r0,#1
000014  d102              BNE      |L39.28|
000016  2002              MOVS     r0,#2
                  |L39.24|
;;;4133   
;;;4134     if (Channel == TIM_CHANNEL_1)
;;;4135     {
;;;4136       /* TI1 Configuration */
;;;4137       TIM_TI1_SetConfig(htim->Instance,
;;;4138                         sConfig->ICPolarity,
;;;4139                         sConfig->ICSelection,
;;;4140                         sConfig->ICFilter);
;;;4141   
;;;4142       /* Reset the IC1PSC Bits */
;;;4143       htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
;;;4144   
;;;4145       /* Set the IC1PSC value */
;;;4146       htim->Instance->CCMR1 |= sConfig->ICPrescaler;
;;;4147     }
;;;4148     else if (Channel == TIM_CHANNEL_2)
;;;4149     {
;;;4150       /* TI2 Configuration */
;;;4151       assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;4152   
;;;4153       TIM_TI2_SetConfig(htim->Instance,
;;;4154                         sConfig->ICPolarity,
;;;4155                         sConfig->ICSelection,
;;;4156                         sConfig->ICFilter);
;;;4157   
;;;4158       /* Reset the IC2PSC Bits */
;;;4159       htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
;;;4160   
;;;4161       /* Set the IC2PSC value */
;;;4162       htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
;;;4163     }
;;;4164     else if (Channel == TIM_CHANNEL_3)
;;;4165     {
;;;4166       /* TI3 Configuration */
;;;4167       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
;;;4168   
;;;4169       TIM_TI3_SetConfig(htim->Instance,
;;;4170                         sConfig->ICPolarity,
;;;4171                         sConfig->ICSelection,
;;;4172                         sConfig->ICFilter);
;;;4173   
;;;4174       /* Reset the IC3PSC Bits */
;;;4175       htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
;;;4176   
;;;4177       /* Set the IC3PSC value */
;;;4178       htim->Instance->CCMR2 |= sConfig->ICPrescaler;
;;;4179     }
;;;4180     else if (Channel == TIM_CHANNEL_4)
;;;4181     {
;;;4182       /* TI4 Configuration */
;;;4183       assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
;;;4184   
;;;4185       TIM_TI4_SetConfig(htim->Instance,
;;;4186                         sConfig->ICPolarity,
;;;4187                         sConfig->ICSelection,
;;;4188                         sConfig->ICFilter);
;;;4189   
;;;4190       /* Reset the IC4PSC Bits */
;;;4191       htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
;;;4192   
;;;4193       /* Set the IC4PSC value */
;;;4194       htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
;;;4195     }
;;;4196     else
;;;4197     {
;;;4198       status = HAL_ERROR;
;;;4199     }
;;;4200   
;;;4201     __HAL_UNLOCK(htim);
;;;4202   
;;;4203     return status;
;;;4204   }
000018  e8bd81f0          POP      {r4-r8,pc}
                  |L39.28|
00001c  2001              MOVS     r0,#1                 ;4132
00001e  f884003c          STRB     r0,[r4,#0x3c]         ;4132
000022  bf00              NOP                            ;4132
000024  b996              CBNZ     r6,|L39.76|
000026  68eb              LDR      r3,[r5,#0xc]          ;4137
000028  e9d51200          LDRD     r1,r2,[r5,#0]         ;4137
00002c  6820              LDR      r0,[r4,#0]            ;4137
00002e  f7fffffe          BL       TIM_TI1_SetConfig
000032  6820              LDR      r0,[r4,#0]            ;4143
000034  6980              LDR      r0,[r0,#0x18]         ;4143
000036  f020000c          BIC      r0,r0,#0xc            ;4143
00003a  6821              LDR      r1,[r4,#0]            ;4143
00003c  6188              STR      r0,[r1,#0x18]         ;4143
00003e  6820              LDR      r0,[r4,#0]            ;4146
000040  6980              LDR      r0,[r0,#0x18]         ;4146
000042  68a9              LDR      r1,[r5,#8]            ;4146
000044  4308              ORRS     r0,r0,r1              ;4146
000046  6821              LDR      r1,[r4,#0]            ;4146
000048  6188              STR      r0,[r1,#0x18]         ;4146
00004a  e041              B        |L39.208|
                  |L39.76|
00004c  2e04              CMP      r6,#4                 ;4148
00004e  d113              BNE      |L39.120|
000050  68eb              LDR      r3,[r5,#0xc]          ;4153
000052  e9d51200          LDRD     r1,r2,[r5,#0]         ;4153
000056  6820              LDR      r0,[r4,#0]            ;4153
000058  f7fffffe          BL       TIM_TI2_SetConfig
00005c  6820              LDR      r0,[r4,#0]            ;4159
00005e  6980              LDR      r0,[r0,#0x18]         ;4159
000060  f4206040          BIC      r0,r0,#0xc00          ;4159
000064  6821              LDR      r1,[r4,#0]            ;4159
000066  6188              STR      r0,[r1,#0x18]         ;4159
000068  6820              LDR      r0,[r4,#0]            ;4162
00006a  6980              LDR      r0,[r0,#0x18]         ;4162
00006c  68a9              LDR      r1,[r5,#8]            ;4162
00006e  ea402001          ORR      r0,r0,r1,LSL #8       ;4162
000072  6821              LDR      r1,[r4,#0]            ;4162
000074  6188              STR      r0,[r1,#0x18]         ;4162
000076  e02b              B        |L39.208|
                  |L39.120|
000078  2e08              CMP      r6,#8                 ;4164
00007a  d112              BNE      |L39.162|
00007c  68eb              LDR      r3,[r5,#0xc]          ;4169
00007e  e9d51200          LDRD     r1,r2,[r5,#0]         ;4169
000082  6820              LDR      r0,[r4,#0]            ;4169
000084  f7fffffe          BL       TIM_TI3_SetConfig
000088  6820              LDR      r0,[r4,#0]            ;4175
00008a  69c0              LDR      r0,[r0,#0x1c]         ;4175
00008c  f020000c          BIC      r0,r0,#0xc            ;4175
000090  6821              LDR      r1,[r4,#0]            ;4175
000092  61c8              STR      r0,[r1,#0x1c]         ;4175
000094  6820              LDR      r0,[r4,#0]            ;4178
000096  69c0              LDR      r0,[r0,#0x1c]         ;4178
000098  68a9              LDR      r1,[r5,#8]            ;4178
00009a  4308              ORRS     r0,r0,r1              ;4178
00009c  6821              LDR      r1,[r4,#0]            ;4178
00009e  61c8              STR      r0,[r1,#0x1c]         ;4178
0000a0  e016              B        |L39.208|
                  |L39.162|
0000a2  2e0c              CMP      r6,#0xc               ;4180
0000a4  d113              BNE      |L39.206|
0000a6  68eb              LDR      r3,[r5,#0xc]          ;4185
0000a8  e9d51200          LDRD     r1,r2,[r5,#0]         ;4185
0000ac  6820              LDR      r0,[r4,#0]            ;4185
0000ae  f7fffffe          BL       TIM_TI4_SetConfig
0000b2  6820              LDR      r0,[r4,#0]            ;4191
0000b4  69c0              LDR      r0,[r0,#0x1c]         ;4191
0000b6  f4206040          BIC      r0,r0,#0xc00          ;4191
0000ba  6821              LDR      r1,[r4,#0]            ;4191
0000bc  61c8              STR      r0,[r1,#0x1c]         ;4191
0000be  6820              LDR      r0,[r4,#0]            ;4194
0000c0  69c0              LDR      r0,[r0,#0x1c]         ;4194
0000c2  68a9              LDR      r1,[r5,#8]            ;4194
0000c4  ea402001          ORR      r0,r0,r1,LSL #8       ;4194
0000c8  6821              LDR      r1,[r4,#0]            ;4194
0000ca  61c8              STR      r0,[r1,#0x1c]         ;4194
0000cc  e000              B        |L39.208|
                  |L39.206|
0000ce  2701              MOVS     r7,#1                 ;4198
                  |L39.208|
0000d0  bf00              NOP                            ;4201
0000d2  2000              MOVS     r0,#0                 ;4201
0000d4  f884003c          STRB     r0,[r4,#0x3c]         ;4201
0000d8  bf00              NOP                            ;4201
0000da  4638              MOV      r0,r7                 ;4203
0000dc  e79c              B        |L39.24|
;;;4205   
                          ENDP


                          AREA ||i.HAL_TIM_IC_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_DeInit PROC
;;;2038     */
;;;2039   HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;2040   {
000002  4604              MOV      r4,r0
;;;2041     /* Check the parameters */
;;;2042     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;2043   
;;;2044     htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;2045   
;;;2046     /* Disable the TIM Peripheral Clock */
;;;2047     __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L40.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L40.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L40.46|
00002e  bf00              NOP      
;;;2048   
;;;2049   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2050     if (htim->IC_MspDeInitCallback == NULL)
;;;2051     {
;;;2052       htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
;;;2053     }
;;;2054     /* DeInit the low level hardware */
;;;2055     htim->IC_MspDeInitCallback(htim);
;;;2056   #else
;;;2057     /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
;;;2058     HAL_TIM_IC_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_IC_MspDeInit
;;;2059   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2060   
;;;2061     /* Change the DMA burst operation state */
;;;2062     htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;2063   
;;;2064     /* Change the TIM channels state */
;;;2065     TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
00003c  bf00              NOP      
00003e  f884003e          STRB     r0,[r4,#0x3e]
000042  2100              MOVS     r1,#0
000044  203f              MOVS     r0,#0x3f
000046  5501              STRB     r1,[r0,r4]
000048  2040              MOVS     r0,#0x40
00004a  5501              STRB     r1,[r0,r4]
00004c  2041              MOVS     r0,#0x41
00004e  5501              STRB     r1,[r0,r4]
000050  bf00              NOP      
;;;2066     TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
000052  bf00              NOP      
000054  2000              MOVS     r0,#0
000056  f8840042          STRB     r0,[r4,#0x42]
00005a  2043              MOVS     r0,#0x43
00005c  5501              STRB     r1,[r0,r4]
00005e  2044              MOVS     r0,#0x44
000060  5501              STRB     r1,[r0,r4]
000062  2045              MOVS     r0,#0x45
000064  5501              STRB     r1,[r0,r4]
000066  bf00              NOP      
;;;2067   
;;;2068     /* Change TIM state */
;;;2069     htim->State = HAL_TIM_STATE_RESET;
000068  2000              MOVS     r0,#0
00006a  f884003d          STRB     r0,[r4,#0x3d]
;;;2070   
;;;2071     /* Release Lock */
;;;2072     __HAL_UNLOCK(htim);
00006e  bf00              NOP      
000070  f884003c          STRB     r0,[r4,#0x3c]
000074  bf00              NOP      
;;;2073   
;;;2074     return HAL_OK;
;;;2075   }
000076  bd10              POP      {r4,pc}
;;;2076   
                          ENDP


                          AREA ||i.HAL_TIM_IC_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_GetState PROC
;;;6368     */
;;;6369   HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6370   {
;;;6371     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;6372   }
000006  4770              BX       lr
;;;6373   
                          ENDP


                          AREA ||i.HAL_TIM_IC_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_Init PROC
;;;1978     */
;;;1979   HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;1980   {
000002  4604              MOV      r4,r0
;;;1981     /* Check the TIM handle allocation */
;;;1982     if (htim == NULL)
000004  b90c              CBNZ     r4,|L42.10|
;;;1983     {
;;;1984       return HAL_ERROR;
000006  2001              MOVS     r0,#1
                  |L42.8|
;;;1985     }
;;;1986   
;;;1987     /* Check the parameters */
;;;1988     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;1989     assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;1990     assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;1991     assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;1992     assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;1993   
;;;1994     if (htim->State == HAL_TIM_STATE_RESET)
;;;1995     {
;;;1996       /* Allocate lock resource and initialize it */
;;;1997       htim->Lock = HAL_UNLOCKED;
;;;1998   
;;;1999   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2000       /* Reset interrupt callbacks to legacy weak callbacks */
;;;2001       TIM_ResetCallback(htim);
;;;2002   
;;;2003       if (htim->IC_MspInitCallback == NULL)
;;;2004       {
;;;2005         htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
;;;2006       }
;;;2007       /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;2008       htim->IC_MspInitCallback(htim);
;;;2009   #else
;;;2010       /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
;;;2011       HAL_TIM_IC_MspInit(htim);
;;;2012   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2013     }
;;;2014   
;;;2015     /* Set the TIM state */
;;;2016     htim->State = HAL_TIM_STATE_BUSY;
;;;2017   
;;;2018     /* Init the base time for the input capture */
;;;2019     TIM_Base_SetConfig(htim->Instance, &htim->Init);
;;;2020   
;;;2021     /* Initialize the DMA burst operation state */
;;;2022     htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;2023   
;;;2024     /* Initialize the TIM channels state */
;;;2025     TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;2026     TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;2027   
;;;2028     /* Initialize the TIM state*/
;;;2029     htim->State = HAL_TIM_STATE_READY;
;;;2030   
;;;2031     return HAL_OK;
;;;2032   }
000008  bd10              POP      {r4,pc}
                  |L42.10|
00000a  f894003d          LDRB     r0,[r4,#0x3d]         ;1994
00000e  b928              CBNZ     r0,|L42.28|
000010  2000              MOVS     r0,#0                 ;1997
000012  f884003c          STRB     r0,[r4,#0x3c]         ;1997
000016  4620              MOV      r0,r4                 ;2011
000018  f7fffffe          BL       HAL_TIM_IC_MspInit
                  |L42.28|
00001c  2002              MOVS     r0,#2                 ;2016
00001e  f884003d          STRB     r0,[r4,#0x3d]         ;2016
000022  1d21              ADDS     r1,r4,#4              ;2019
000024  6820              LDR      r0,[r4,#0]            ;2019
000026  f7fffffe          BL       TIM_Base_SetConfig
00002a  2001              MOVS     r0,#1                 ;2022
00002c  f8840046          STRB     r0,[r4,#0x46]         ;2022
000030  bf00              NOP                            ;2025
000032  f884003e          STRB     r0,[r4,#0x3e]         ;2025
000036  2101              MOVS     r1,#1                 ;2025
000038  203f              MOVS     r0,#0x3f              ;2025
00003a  5501              STRB     r1,[r0,r4]            ;2025
00003c  2040              MOVS     r0,#0x40              ;2025
00003e  5501              STRB     r1,[r0,r4]            ;2025
000040  2041              MOVS     r0,#0x41              ;2025
000042  5501              STRB     r1,[r0,r4]            ;2025
000044  bf00              NOP                            ;2025
000046  bf00              NOP                            ;2026
000048  2001              MOVS     r0,#1                 ;2026
00004a  f8840042          STRB     r0,[r4,#0x42]         ;2026
00004e  2043              MOVS     r0,#0x43              ;2026
000050  5501              STRB     r1,[r0,r4]            ;2026
000052  2044              MOVS     r0,#0x44              ;2026
000054  5501              STRB     r1,[r0,r4]            ;2026
000056  2045              MOVS     r0,#0x45              ;2026
000058  5501              STRB     r1,[r0,r4]            ;2026
00005a  bf00              NOP                            ;2026
00005c  2001              MOVS     r0,#1                 ;2029
00005e  f884003d          STRB     r0,[r4,#0x3d]         ;2029
000062  2000              MOVS     r0,#0                 ;2031
000064  e7d0              B        |L42.8|
;;;2033   
                          ENDP


                          AREA ||i.HAL_TIM_IC_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_MspDeInit PROC
;;;2096     */
;;;2097   __weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2098   {
;;;2099     /* Prevent unused argument(s) compilation warning */
;;;2100     UNUSED(htim);
;;;2101   
;;;2102     /* NOTE : This function should not be modified, when the callback is needed,
;;;2103               the HAL_TIM_IC_MspDeInit could be implemented in the user file
;;;2104      */
;;;2105   }
;;;2106   
                          ENDP


                          AREA ||i.HAL_TIM_IC_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_MspInit PROC
;;;2081     */
;;;2082   __weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2083   {
;;;2084     /* Prevent unused argument(s) compilation warning */
;;;2085     UNUSED(htim);
;;;2086   
;;;2087     /* NOTE : This function should not be modified, when the callback is needed,
;;;2088               the HAL_TIM_IC_MspInit could be implemented in the user file
;;;2089      */
;;;2090   }
;;;2091   
                          ENDP


                          AREA ||i.HAL_TIM_IC_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIM_IC_Start PROC
;;;2117     */
;;;2118   HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;2119   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;2120     uint32_t tmpsmcr;
;;;2121     HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
000008  b915              CBNZ     r5,|L45.16|
00000a  f894003e          LDRB     r0,[r4,#0x3e]
00000e  e00b              B        |L45.40|
                  |L45.16|
000010  2d04              CMP      r5,#4
000012  d102              BNE      |L45.26|
000014  203f              MOVS     r0,#0x3f
000016  5d00              LDRB     r0,[r0,r4]
000018  e006              B        |L45.40|
                  |L45.26|
00001a  2d08              CMP      r5,#8
00001c  d102              BNE      |L45.36|
00001e  2040              MOVS     r0,#0x40
000020  5d00              LDRB     r0,[r0,r4]
000022  e001              B        |L45.40|
                  |L45.36|
000024  2041              MOVS     r0,#0x41
000026  5d00              LDRB     r0,[r0,r4]
                  |L45.40|
000028  4607              MOV      r7,r0
;;;2122     HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
00002a  b915              CBNZ     r5,|L45.50|
00002c  f8940042          LDRB     r0,[r4,#0x42]
000030  e00b              B        |L45.74|
                  |L45.50|
000032  2d04              CMP      r5,#4
000034  d102              BNE      |L45.60|
000036  2043              MOVS     r0,#0x43
000038  5d00              LDRB     r0,[r0,r4]
00003a  e006              B        |L45.74|
                  |L45.60|
00003c  2d08              CMP      r5,#8
00003e  d102              BNE      |L45.70|
000040  2044              MOVS     r0,#0x44
000042  5d00              LDRB     r0,[r0,r4]
000044  e001              B        |L45.74|
                  |L45.70|
000046  2045              MOVS     r0,#0x45
000048  5d00              LDRB     r0,[r0,r4]
                  |L45.74|
00004a  4680              MOV      r8,r0
;;;2123   
;;;2124     /* Check the parameters */
;;;2125     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;2126   
;;;2127     /* Check the TIM channel state */
;;;2128     if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
00004c  2f01              CMP      r7,#1
00004e  d102              BNE      |L45.86|
;;;2129         || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
000050  f1b80f01          CMP      r8,#1
000054  d002              BEQ      |L45.92|
                  |L45.86|
;;;2130     {
;;;2131       return HAL_ERROR;
000056  2001              MOVS     r0,#1
                  |L45.88|
;;;2132     }
;;;2133   
;;;2134     /* Set the TIM channel state */
;;;2135     TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2136     TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2137   
;;;2138     /* Enable the Input Capture channel */
;;;2139     TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;2140   
;;;2141     /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;2142     if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;2143     {
;;;2144       tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;2145       if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;2146       {
;;;2147         __HAL_TIM_ENABLE(htim);
;;;2148       }
;;;2149     }
;;;2150     else
;;;2151     {
;;;2152       __HAL_TIM_ENABLE(htim);
;;;2153     }
;;;2154   
;;;2155     /* Return function status */
;;;2156     return HAL_OK;
;;;2157   }
000058  e8bd81f0          POP      {r4-r8,pc}
                  |L45.92|
00005c  b91d              CBNZ     r5,|L45.102|
00005e  2002              MOVS     r0,#2                 ;2135
000060  f884003e          STRB     r0,[r4,#0x3e]         ;2135
000064  e00e              B        |L45.132|
                  |L45.102|
000066  2d04              CMP      r5,#4                 ;2135
000068  d103              BNE      |L45.114|
00006a  2102              MOVS     r1,#2                 ;2135
00006c  203f              MOVS     r0,#0x3f              ;2135
00006e  5501              STRB     r1,[r0,r4]            ;2135
000070  e008              B        |L45.132|
                  |L45.114|
000072  2d08              CMP      r5,#8                 ;2135
000074  d103              BNE      |L45.126|
000076  2102              MOVS     r1,#2                 ;2135
000078  2040              MOVS     r0,#0x40              ;2135
00007a  5501              STRB     r1,[r0,r4]            ;2135
00007c  e002              B        |L45.132|
                  |L45.126|
00007e  2102              MOVS     r1,#2                 ;2135
000080  2041              MOVS     r0,#0x41              ;2135
000082  5501              STRB     r1,[r0,r4]            ;2135
                  |L45.132|
000084  b91d              CBNZ     r5,|L45.142|
000086  2002              MOVS     r0,#2                 ;2136
000088  f8840042          STRB     r0,[r4,#0x42]         ;2136
00008c  e00e              B        |L45.172|
                  |L45.142|
00008e  2d04              CMP      r5,#4                 ;2136
000090  d103              BNE      |L45.154|
000092  2102              MOVS     r1,#2                 ;2136
000094  2043              MOVS     r0,#0x43              ;2136
000096  5501              STRB     r1,[r0,r4]            ;2136
000098  e008              B        |L45.172|
                  |L45.154|
00009a  2d08              CMP      r5,#8                 ;2136
00009c  d103              BNE      |L45.166|
00009e  2102              MOVS     r1,#2                 ;2136
0000a0  2044              MOVS     r0,#0x44              ;2136
0000a2  5501              STRB     r1,[r0,r4]            ;2136
0000a4  e002              B        |L45.172|
                  |L45.166|
0000a6  2102              MOVS     r1,#2                 ;2136
0000a8  2045              MOVS     r0,#0x45              ;2136
0000aa  5501              STRB     r1,[r0,r4]            ;2136
                  |L45.172|
0000ac  2201              MOVS     r2,#1                 ;2139
0000ae  4629              MOV      r1,r5                 ;2139
0000b0  6820              LDR      r0,[r4,#0]            ;2139
0000b2  f7fffffe          BL       TIM_CCxChannelCmd
0000b6  4916              LDR      r1,|L45.272|
0000b8  6820              LDR      r0,[r4,#0]            ;2142
0000ba  4288              CMP      r0,r1                 ;2142
0000bc  d013              BEQ      |L45.230|
0000be  6820              LDR      r0,[r4,#0]            ;2142
0000c0  f1b04f80          CMP      r0,#0x40000000        ;2142
0000c4  d00f              BEQ      |L45.230|
0000c6  4913              LDR      r1,|L45.276|
0000c8  6820              LDR      r0,[r4,#0]            ;2142
0000ca  4288              CMP      r0,r1                 ;2142
0000cc  d00b              BEQ      |L45.230|
0000ce  4912              LDR      r1,|L45.280|
0000d0  6820              LDR      r0,[r4,#0]            ;2142
0000d2  4288              CMP      r0,r1                 ;2142
0000d4  d007              BEQ      |L45.230|
0000d6  4911              LDR      r1,|L45.284|
0000d8  6820              LDR      r0,[r4,#0]            ;2142
0000da  4288              CMP      r0,r1                 ;2142
0000dc  d003              BEQ      |L45.230|
0000de  4910              LDR      r1,|L45.288|
0000e0  6820              LDR      r0,[r4,#0]            ;2142
0000e2  4288              CMP      r0,r1                 ;2142
0000e4  d10c              BNE      |L45.256|
                  |L45.230|
0000e6  6820              LDR      r0,[r4,#0]            ;2144
0000e8  6880              LDR      r0,[r0,#8]            ;2144
0000ea  f0000607          AND      r6,r0,#7              ;2144
0000ee  2e06              CMP      r6,#6                 ;2145
0000f0  d00c              BEQ      |L45.268|
0000f2  6820              LDR      r0,[r4,#0]            ;2147
0000f4  6800              LDR      r0,[r0,#0]            ;2147
0000f6  f0400001          ORR      r0,r0,#1              ;2147
0000fa  6821              LDR      r1,[r4,#0]            ;2147
0000fc  6008              STR      r0,[r1,#0]            ;2147
0000fe  e005              B        |L45.268|
                  |L45.256|
000100  6820              LDR      r0,[r4,#0]            ;2152
000102  6800              LDR      r0,[r0,#0]            ;2152
000104  f0400001          ORR      r0,r0,#1              ;2152
000108  6821              LDR      r1,[r4,#0]            ;2152
00010a  6008              STR      r0,[r1,#0]            ;2152
                  |L45.268|
00010c  2000              MOVS     r0,#0                 ;2156
00010e  e7a3              B        |L45.88|
;;;2158   
                          ENDP

                  |L45.272|
                          DCD      0x40010000
                  |L45.276|
                          DCD      0x40000400
                  |L45.280|
                          DCD      0x40000800
                  |L45.284|
                          DCD      0x40000c00
                  |L45.288|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_IC_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_IC_Start_DMA PROC
;;;2363     */
;;;2364   HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
000000  e92d5ff0          PUSH     {r4-r12,lr}
;;;2365   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
00000a  461f              MOV      r7,r3
;;;2366     HAL_StatusTypeDef status = HAL_OK;
00000c  f04f0b00          MOV      r11,#0
;;;2367     uint32_t tmpsmcr;
;;;2368   
;;;2369     HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
000010  b915              CBNZ     r5,|L46.24|
000012  f894003e          LDRB     r0,[r4,#0x3e]
000016  e00b              B        |L46.48|
                  |L46.24|
000018  2d04              CMP      r5,#4
00001a  d102              BNE      |L46.34|
00001c  203f              MOVS     r0,#0x3f
00001e  5d00              LDRB     r0,[r0,r4]
000020  e006              B        |L46.48|
                  |L46.34|
000022  2d08              CMP      r5,#8
000024  d102              BNE      |L46.44|
000026  2040              MOVS     r0,#0x40
000028  5d00              LDRB     r0,[r0,r4]
00002a  e001              B        |L46.48|
                  |L46.44|
00002c  2041              MOVS     r0,#0x41
00002e  5d00              LDRB     r0,[r0,r4]
                  |L46.48|
000030  4681              MOV      r9,r0
;;;2370     HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
000032  b915              CBNZ     r5,|L46.58|
000034  f8940042          LDRB     r0,[r4,#0x42]
000038  e00b              B        |L46.82|
                  |L46.58|
00003a  2d04              CMP      r5,#4
00003c  d102              BNE      |L46.68|
00003e  2043              MOVS     r0,#0x43
000040  5d00              LDRB     r0,[r0,r4]
000042  e006              B        |L46.82|
                  |L46.68|
000044  2d08              CMP      r5,#8
000046  d102              BNE      |L46.78|
000048  2044              MOVS     r0,#0x44
00004a  5d00              LDRB     r0,[r0,r4]
00004c  e001              B        |L46.82|
                  |L46.78|
00004e  2045              MOVS     r0,#0x45
000050  5d00              LDRB     r0,[r0,r4]
                  |L46.82|
000052  4682              MOV      r10,r0
;;;2371   
;;;2372     /* Check the parameters */
;;;2373     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;2374     assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
;;;2375   
;;;2376     /* Set the TIM channel state */
;;;2377     if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
000054  f1b90f02          CMP      r9,#2
000058  d002              BEQ      |L46.96|
;;;2378         || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
00005a  f1ba0f02          CMP      r10,#2
00005e  d102              BNE      |L46.102|
                  |L46.96|
;;;2379     {
;;;2380       return HAL_BUSY;
000060  2002              MOVS     r0,#2
                  |L46.98|
;;;2381     }
;;;2382     else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
;;;2383              && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
;;;2384     {
;;;2385       if ((pData == NULL) || (Length == 0U))
;;;2386       {
;;;2387         return HAL_ERROR;
;;;2388       }
;;;2389       else
;;;2390       {
;;;2391         TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2392         TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2393       }
;;;2394     }
;;;2395     else
;;;2396     {
;;;2397       return HAL_ERROR;
;;;2398     }
;;;2399   
;;;2400     /* Enable the Input Capture channel */
;;;2401     TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;2402   
;;;2403     switch (Channel)
;;;2404     {
;;;2405       case TIM_CHANNEL_1:
;;;2406       {
;;;2407         /* Set the DMA capture callbacks */
;;;2408         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
;;;2409         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;2410   
;;;2411         /* Set the DMA error callback */
;;;2412         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;2413   
;;;2414         /* Enable the DMA stream */
;;;2415         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
;;;2416                              Length) != HAL_OK)
;;;2417         {
;;;2418           /* Return error status */
;;;2419           return HAL_ERROR;
;;;2420         }
;;;2421         /* Enable the TIM Capture/Compare 1 DMA request */
;;;2422         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;2423         break;
;;;2424       }
;;;2425   
;;;2426       case TIM_CHANNEL_2:
;;;2427       {
;;;2428         /* Set the DMA capture callbacks */
;;;2429         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
;;;2430         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;2431   
;;;2432         /* Set the DMA error callback */
;;;2433         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
;;;2434   
;;;2435         /* Enable the DMA stream */
;;;2436         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
;;;2437                              Length) != HAL_OK)
;;;2438         {
;;;2439           /* Return error status */
;;;2440           return HAL_ERROR;
;;;2441         }
;;;2442         /* Enable the TIM Capture/Compare 2  DMA request */
;;;2443         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;2444         break;
;;;2445       }
;;;2446   
;;;2447       case TIM_CHANNEL_3:
;;;2448       {
;;;2449         /* Set the DMA capture callbacks */
;;;2450         htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
;;;2451         htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;2452   
;;;2453         /* Set the DMA error callback */
;;;2454         htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
;;;2455   
;;;2456         /* Enable the DMA stream */
;;;2457         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
;;;2458                              Length) != HAL_OK)
;;;2459         {
;;;2460           /* Return error status */
;;;2461           return HAL_ERROR;
;;;2462         }
;;;2463         /* Enable the TIM Capture/Compare 3  DMA request */
;;;2464         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
;;;2465         break;
;;;2466       }
;;;2467   
;;;2468       case TIM_CHANNEL_4:
;;;2469       {
;;;2470         /* Set the DMA capture callbacks */
;;;2471         htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
;;;2472         htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
;;;2473   
;;;2474         /* Set the DMA error callback */
;;;2475         htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
;;;2476   
;;;2477         /* Enable the DMA stream */
;;;2478         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
;;;2479                              Length) != HAL_OK)
;;;2480         {
;;;2481           /* Return error status */
;;;2482           return HAL_ERROR;
;;;2483         }
;;;2484         /* Enable the TIM Capture/Compare 4  DMA request */
;;;2485         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
;;;2486         break;
;;;2487       }
;;;2488   
;;;2489       default:
;;;2490         status = HAL_ERROR;
;;;2491         break;
;;;2492     }
;;;2493   
;;;2494     /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;2495     if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;2496     {
;;;2497       tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;2498       if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;2499       {
;;;2500         __HAL_TIM_ENABLE(htim);
;;;2501       }
;;;2502     }
;;;2503     else
;;;2504     {
;;;2505       __HAL_TIM_ENABLE(htim);
;;;2506     }
;;;2507   
;;;2508     /* Return function status */
;;;2509     return status;
;;;2510   }
000062  e8bd9ff0          POP      {r4-r12,pc}
                  |L46.102|
000066  f1b90f01          CMP      r9,#1                 ;2382
00006a  d12f              BNE      |L46.204|
00006c  f1ba0f01          CMP      r10,#1                ;2383
000070  d12c              BNE      |L46.204|
000072  b106              CBZ      r6,|L46.118|
000074  b90f              CBNZ     r7,|L46.122|
                  |L46.118|
000076  2001              MOVS     r0,#1                 ;2387
000078  e7f3              B        |L46.98|
                  |L46.122|
00007a  b91d              CBNZ     r5,|L46.132|
00007c  2002              MOVS     r0,#2                 ;2391
00007e  f884003e          STRB     r0,[r4,#0x3e]         ;2391
000082  e00e              B        |L46.162|
                  |L46.132|
000084  2d04              CMP      r5,#4                 ;2391
000086  d103              BNE      |L46.144|
000088  2102              MOVS     r1,#2                 ;2391
00008a  203f              MOVS     r0,#0x3f              ;2391
00008c  5501              STRB     r1,[r0,r4]            ;2391
00008e  e008              B        |L46.162|
                  |L46.144|
000090  2d08              CMP      r5,#8                 ;2391
000092  d103              BNE      |L46.156|
000094  2102              MOVS     r1,#2                 ;2391
000096  2040              MOVS     r0,#0x40              ;2391
000098  5501              STRB     r1,[r0,r4]            ;2391
00009a  e002              B        |L46.162|
                  |L46.156|
00009c  2102              MOVS     r1,#2                 ;2391
00009e  2041              MOVS     r0,#0x41              ;2391
0000a0  5501              STRB     r1,[r0,r4]            ;2391
                  |L46.162|
0000a2  b91d              CBNZ     r5,|L46.172|
0000a4  2002              MOVS     r0,#2                 ;2392
0000a6  f8840042          STRB     r0,[r4,#0x42]         ;2392
0000aa  e011              B        |L46.208|
                  |L46.172|
0000ac  2d04              CMP      r5,#4                 ;2392
0000ae  d103              BNE      |L46.184|
0000b0  2102              MOVS     r1,#2                 ;2392
0000b2  2043              MOVS     r0,#0x43              ;2392
0000b4  5501              STRB     r1,[r0,r4]            ;2392
0000b6  e00b              B        |L46.208|
                  |L46.184|
0000b8  2d08              CMP      r5,#8                 ;2392
0000ba  d103              BNE      |L46.196|
0000bc  2102              MOVS     r1,#2                 ;2392
0000be  2044              MOVS     r0,#0x44              ;2392
0000c0  5501              STRB     r1,[r0,r4]            ;2392
0000c2  e005              B        |L46.208|
                  |L46.196|
0000c4  2102              MOVS     r1,#2                 ;2392
0000c6  2045              MOVS     r0,#0x45              ;2392
0000c8  5501              STRB     r1,[r0,r4]            ;2392
0000ca  e001              B        |L46.208|
                  |L46.204|
0000cc  2001              MOVS     r0,#1                 ;2397
0000ce  e7c8              B        |L46.98|
                  |L46.208|
0000d0  2201              MOVS     r2,#1                 ;2401
0000d2  4629              MOV      r1,r5                 ;2401
0000d4  6820              LDR      r0,[r4,#0]            ;2401
0000d6  f7fffffe          BL       TIM_CCxChannelCmd
0000da  b135              CBZ      r5,|L46.234|
0000dc  2d04              CMP      r5,#4                 ;2403
0000de  d01f              BEQ      |L46.288|
0000e0  2d08              CMP      r5,#8                 ;2403
0000e2  d038              BEQ      |L46.342|
0000e4  2d0c              CMP      r5,#0xc               ;2403
0000e6  d16c              BNE      |L46.450|
0000e8  e050              B        |L46.396|
                  |L46.234|
0000ea  494f              LDR      r1,|L46.552|
0000ec  6a60              LDR      r0,[r4,#0x24]         ;2408
0000ee  63c1              STR      r1,[r0,#0x3c]         ;2408
0000f0  494e              LDR      r1,|L46.556|
0000f2  6a60              LDR      r0,[r4,#0x24]         ;2409
0000f4  6401              STR      r1,[r0,#0x40]         ;2409
0000f6  494e              LDR      r1,|L46.560|
0000f8  6a60              LDR      r0,[r4,#0x24]         ;2412
0000fa  64c1              STR      r1,[r0,#0x4c]         ;2412
0000fc  6822              LDR      r2,[r4,#0]            ;2415
0000fe  f1020134          ADD      r1,r2,#0x34           ;2415
000102  463b              MOV      r3,r7                 ;2415
000104  4632              MOV      r2,r6                 ;2415
000106  6a60              LDR      r0,[r4,#0x24]         ;2415
000108  f7fffffe          BL       HAL_DMA_Start_IT
00010c  b108              CBZ      r0,|L46.274|
00010e  2001              MOVS     r0,#1                 ;2419
000110  e7a7              B        |L46.98|
                  |L46.274|
000112  6820              LDR      r0,[r4,#0]            ;2422
000114  68c0              LDR      r0,[r0,#0xc]          ;2422
000116  f4407000          ORR      r0,r0,#0x200          ;2422
00011a  6821              LDR      r1,[r4,#0]            ;2422
00011c  60c8              STR      r0,[r1,#0xc]          ;2422
00011e  e053              B        |L46.456|
                  |L46.288|
000120  4941              LDR      r1,|L46.552|
000122  6aa0              LDR      r0,[r4,#0x28]         ;2429
000124  63c1              STR      r1,[r0,#0x3c]         ;2429
000126  4941              LDR      r1,|L46.556|
000128  6aa0              LDR      r0,[r4,#0x28]         ;2430
00012a  6401              STR      r1,[r0,#0x40]         ;2430
00012c  4940              LDR      r1,|L46.560|
00012e  6aa0              LDR      r0,[r4,#0x28]         ;2433
000130  64c1              STR      r1,[r0,#0x4c]         ;2433
000132  6822              LDR      r2,[r4,#0]            ;2436
000134  f1020138          ADD      r1,r2,#0x38           ;2436
000138  463b              MOV      r3,r7                 ;2436
00013a  4632              MOV      r2,r6                 ;2436
00013c  6aa0              LDR      r0,[r4,#0x28]         ;2436
00013e  f7fffffe          BL       HAL_DMA_Start_IT
000142  b108              CBZ      r0,|L46.328|
000144  2001              MOVS     r0,#1                 ;2440
000146  e78c              B        |L46.98|
                  |L46.328|
000148  6820              LDR      r0,[r4,#0]            ;2443
00014a  68c0              LDR      r0,[r0,#0xc]          ;2443
00014c  f4406080          ORR      r0,r0,#0x400          ;2443
000150  6821              LDR      r1,[r4,#0]            ;2443
000152  60c8              STR      r0,[r1,#0xc]          ;2443
000154  e038              B        |L46.456|
                  |L46.342|
000156  4934              LDR      r1,|L46.552|
000158  6ae0              LDR      r0,[r4,#0x2c]         ;2450
00015a  63c1              STR      r1,[r0,#0x3c]         ;2450
00015c  4933              LDR      r1,|L46.556|
00015e  6ae0              LDR      r0,[r4,#0x2c]         ;2451
000160  6401              STR      r1,[r0,#0x40]         ;2451
000162  4933              LDR      r1,|L46.560|
000164  6ae0              LDR      r0,[r4,#0x2c]         ;2454
000166  64c1              STR      r1,[r0,#0x4c]         ;2454
000168  6822              LDR      r2,[r4,#0]            ;2457
00016a  f102013c          ADD      r1,r2,#0x3c           ;2457
00016e  463b              MOV      r3,r7                 ;2457
000170  4632              MOV      r2,r6                 ;2457
000172  6ae0              LDR      r0,[r4,#0x2c]         ;2457
000174  f7fffffe          BL       HAL_DMA_Start_IT
000178  b108              CBZ      r0,|L46.382|
00017a  2001              MOVS     r0,#1                 ;2461
00017c  e771              B        |L46.98|
                  |L46.382|
00017e  6820              LDR      r0,[r4,#0]            ;2464
000180  68c0              LDR      r0,[r0,#0xc]          ;2464
000182  f4406000          ORR      r0,r0,#0x800          ;2464
000186  6821              LDR      r1,[r4,#0]            ;2464
000188  60c8              STR      r0,[r1,#0xc]          ;2464
00018a  e01d              B        |L46.456|
                  |L46.396|
00018c  4926              LDR      r1,|L46.552|
00018e  6b20              LDR      r0,[r4,#0x30]         ;2471
000190  63c1              STR      r1,[r0,#0x3c]         ;2471
000192  4926              LDR      r1,|L46.556|
000194  6b20              LDR      r0,[r4,#0x30]         ;2472
000196  6401              STR      r1,[r0,#0x40]         ;2472
000198  4925              LDR      r1,|L46.560|
00019a  6b20              LDR      r0,[r4,#0x30]         ;2475
00019c  64c1              STR      r1,[r0,#0x4c]         ;2475
00019e  6822              LDR      r2,[r4,#0]            ;2478
0001a0  f1020140          ADD      r1,r2,#0x40           ;2478
0001a4  463b              MOV      r3,r7                 ;2478
0001a6  4632              MOV      r2,r6                 ;2478
0001a8  6b20              LDR      r0,[r4,#0x30]         ;2478
0001aa  f7fffffe          BL       HAL_DMA_Start_IT
0001ae  b108              CBZ      r0,|L46.436|
0001b0  2001              MOVS     r0,#1                 ;2482
0001b2  e756              B        |L46.98|
                  |L46.436|
0001b4  6820              LDR      r0,[r4,#0]            ;2485
0001b6  68c0              LDR      r0,[r0,#0xc]          ;2485
0001b8  f4405080          ORR      r0,r0,#0x1000         ;2485
0001bc  6821              LDR      r1,[r4,#0]            ;2485
0001be  60c8              STR      r0,[r1,#0xc]          ;2485
0001c0  e002              B        |L46.456|
                  |L46.450|
0001c2  f04f0b01          MOV      r11,#1                ;2490
0001c6  bf00              NOP                            ;2491
                  |L46.456|
0001c8  bf00              NOP                            ;2423
0001ca  491a              LDR      r1,|L46.564|
0001cc  6820              LDR      r0,[r4,#0]            ;2495
0001ce  4288              CMP      r0,r1                 ;2495
0001d0  d013              BEQ      |L46.506|
0001d2  6820              LDR      r0,[r4,#0]            ;2495
0001d4  f1b04f80          CMP      r0,#0x40000000        ;2495
0001d8  d00f              BEQ      |L46.506|
0001da  4917              LDR      r1,|L46.568|
0001dc  6820              LDR      r0,[r4,#0]            ;2495
0001de  4288              CMP      r0,r1                 ;2495
0001e0  d00b              BEQ      |L46.506|
0001e2  4916              LDR      r1,|L46.572|
0001e4  6820              LDR      r0,[r4,#0]            ;2495
0001e6  4288              CMP      r0,r1                 ;2495
0001e8  d007              BEQ      |L46.506|
0001ea  4915              LDR      r1,|L46.576|
0001ec  6820              LDR      r0,[r4,#0]            ;2495
0001ee  4288              CMP      r0,r1                 ;2495
0001f0  d003              BEQ      |L46.506|
0001f2  4914              LDR      r1,|L46.580|
0001f4  6820              LDR      r0,[r4,#0]            ;2495
0001f6  4288              CMP      r0,r1                 ;2495
0001f8  d10d              BNE      |L46.534|
                  |L46.506|
0001fa  6820              LDR      r0,[r4,#0]            ;2497
0001fc  6880              LDR      r0,[r0,#8]            ;2497
0001fe  f0000807          AND      r8,r0,#7              ;2497
000202  f1b80f06          CMP      r8,#6                 ;2498
000206  d00c              BEQ      |L46.546|
000208  6820              LDR      r0,[r4,#0]            ;2500
00020a  6800              LDR      r0,[r0,#0]            ;2500
00020c  f0400001          ORR      r0,r0,#1              ;2500
000210  6821              LDR      r1,[r4,#0]            ;2500
000212  6008              STR      r0,[r1,#0]            ;2500
000214  e005              B        |L46.546|
                  |L46.534|
000216  6820              LDR      r0,[r4,#0]            ;2505
000218  6800              LDR      r0,[r0,#0]            ;2505
00021a  f0400001          ORR      r0,r0,#1              ;2505
00021e  6821              LDR      r1,[r4,#0]            ;2505
000220  6008              STR      r0,[r1,#0]            ;2505
                  |L46.546|
000222  4658              MOV      r0,r11                ;2509
000224  e71d              B        |L46.98|
;;;2511   
                          ENDP

000226  0000              DCW      0x0000
                  |L46.552|
                          DCD      TIM_DMACaptureCplt
                  |L46.556|
                          DCD      TIM_DMACaptureHalfCplt
                  |L46.560|
                          DCD      TIM_DMAError
                  |L46.564|
                          DCD      0x40010000
                  |L46.568|
                          DCD      0x40000400
                  |L46.572|
                          DCD      0x40000800
                  |L46.576|
                          DCD      0x40000c00
                  |L46.580|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_IC_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_IC_Start_IT PROC
;;;2199     */
;;;2200   HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  e92d43f0          PUSH     {r4-r9,lr}
;;;2201   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
;;;2202     HAL_StatusTypeDef status = HAL_OK;
000008  2600              MOVS     r6,#0
;;;2203     uint32_t tmpsmcr;
;;;2204   
;;;2205     HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
00000a  b915              CBNZ     r5,|L47.18|
00000c  f894003e          LDRB     r0,[r4,#0x3e]
000010  e00b              B        |L47.42|
                  |L47.18|
000012  2d04              CMP      r5,#4
000014  d102              BNE      |L47.28|
000016  203f              MOVS     r0,#0x3f
000018  5d00              LDRB     r0,[r0,r4]
00001a  e006              B        |L47.42|
                  |L47.28|
00001c  2d08              CMP      r5,#8
00001e  d102              BNE      |L47.38|
000020  2040              MOVS     r0,#0x40
000022  5d00              LDRB     r0,[r0,r4]
000024  e001              B        |L47.42|
                  |L47.38|
000026  2041              MOVS     r0,#0x41
000028  5d00              LDRB     r0,[r0,r4]
                  |L47.42|
00002a  4680              MOV      r8,r0
;;;2206     HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
00002c  b915              CBNZ     r5,|L47.52|
00002e  f8940042          LDRB     r0,[r4,#0x42]
000032  e00b              B        |L47.76|
                  |L47.52|
000034  2d04              CMP      r5,#4
000036  d102              BNE      |L47.62|
000038  2043              MOVS     r0,#0x43
00003a  5d00              LDRB     r0,[r0,r4]
00003c  e006              B        |L47.76|
                  |L47.62|
00003e  2d08              CMP      r5,#8
000040  d102              BNE      |L47.72|
000042  2044              MOVS     r0,#0x44
000044  5d00              LDRB     r0,[r0,r4]
000046  e001              B        |L47.76|
                  |L47.72|
000048  2045              MOVS     r0,#0x45
00004a  5d00              LDRB     r0,[r0,r4]
                  |L47.76|
00004c  4681              MOV      r9,r0
;;;2207   
;;;2208     /* Check the parameters */
;;;2209     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;2210   
;;;2211     /* Check the TIM channel state */
;;;2212     if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
00004e  f1b80f01          CMP      r8,#1
000052  d102              BNE      |L47.90|
;;;2213         || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
000054  f1b90f01          CMP      r9,#1
000058  d002              BEQ      |L47.96|
                  |L47.90|
;;;2214     {
;;;2215       return HAL_ERROR;
00005a  2001              MOVS     r0,#1
                  |L47.92|
;;;2216     }
;;;2217   
;;;2218     /* Set the TIM channel state */
;;;2219     TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2220     TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2221   
;;;2222     switch (Channel)
;;;2223     {
;;;2224       case TIM_CHANNEL_1:
;;;2225       {
;;;2226         /* Enable the TIM Capture/Compare 1 interrupt */
;;;2227         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;2228         break;
;;;2229       }
;;;2230   
;;;2231       case TIM_CHANNEL_2:
;;;2232       {
;;;2233         /* Enable the TIM Capture/Compare 2 interrupt */
;;;2234         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;2235         break;
;;;2236       }
;;;2237   
;;;2238       case TIM_CHANNEL_3:
;;;2239       {
;;;2240         /* Enable the TIM Capture/Compare 3 interrupt */
;;;2241         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
;;;2242         break;
;;;2243       }
;;;2244   
;;;2245       case TIM_CHANNEL_4:
;;;2246       {
;;;2247         /* Enable the TIM Capture/Compare 4 interrupt */
;;;2248         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
;;;2249         break;
;;;2250       }
;;;2251   
;;;2252       default:
;;;2253         status = HAL_ERROR;
;;;2254         break;
;;;2255     }
;;;2256   
;;;2257     if (status == HAL_OK)
;;;2258     {
;;;2259       /* Enable the Input Capture channel */
;;;2260       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;2261   
;;;2262       /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;2263       if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;2264       {
;;;2265         tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;2266         if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;2267         {
;;;2268           __HAL_TIM_ENABLE(htim);
;;;2269         }
;;;2270       }
;;;2271       else
;;;2272       {
;;;2273         __HAL_TIM_ENABLE(htim);
;;;2274       }
;;;2275     }
;;;2276   
;;;2277     /* Return function status */
;;;2278     return status;
;;;2279   }
00005c  e8bd83f0          POP      {r4-r9,pc}
                  |L47.96|
000060  b91d              CBNZ     r5,|L47.106|
000062  2002              MOVS     r0,#2                 ;2219
000064  f884003e          STRB     r0,[r4,#0x3e]         ;2219
000068  e00e              B        |L47.136|
                  |L47.106|
00006a  2d04              CMP      r5,#4                 ;2219
00006c  d103              BNE      |L47.118|
00006e  2102              MOVS     r1,#2                 ;2219
000070  203f              MOVS     r0,#0x3f              ;2219
000072  5501              STRB     r1,[r0,r4]            ;2219
000074  e008              B        |L47.136|
                  |L47.118|
000076  2d08              CMP      r5,#8                 ;2219
000078  d103              BNE      |L47.130|
00007a  2102              MOVS     r1,#2                 ;2219
00007c  2040              MOVS     r0,#0x40              ;2219
00007e  5501              STRB     r1,[r0,r4]            ;2219
000080  e002              B        |L47.136|
                  |L47.130|
000082  2102              MOVS     r1,#2                 ;2219
000084  2041              MOVS     r0,#0x41              ;2219
000086  5501              STRB     r1,[r0,r4]            ;2219
                  |L47.136|
000088  b91d              CBNZ     r5,|L47.146|
00008a  2002              MOVS     r0,#2                 ;2220
00008c  f8840042          STRB     r0,[r4,#0x42]         ;2220
000090  e00e              B        |L47.176|
                  |L47.146|
000092  2d04              CMP      r5,#4                 ;2220
000094  d103              BNE      |L47.158|
000096  2102              MOVS     r1,#2                 ;2220
000098  2043              MOVS     r0,#0x43              ;2220
00009a  5501              STRB     r1,[r0,r4]            ;2220
00009c  e008              B        |L47.176|
                  |L47.158|
00009e  2d08              CMP      r5,#8                 ;2220
0000a0  d103              BNE      |L47.170|
0000a2  2102              MOVS     r1,#2                 ;2220
0000a4  2044              MOVS     r0,#0x44              ;2220
0000a6  5501              STRB     r1,[r0,r4]            ;2220
0000a8  e002              B        |L47.176|
                  |L47.170|
0000aa  2102              MOVS     r1,#2                 ;2220
0000ac  2045              MOVS     r0,#0x45              ;2220
0000ae  5501              STRB     r1,[r0,r4]            ;2220
                  |L47.176|
0000b0  b135              CBZ      r5,|L47.192|
0000b2  2d04              CMP      r5,#4                 ;2222
0000b4  d00b              BEQ      |L47.206|
0000b6  2d08              CMP      r5,#8                 ;2222
0000b8  d010              BEQ      |L47.220|
0000ba  2d0c              CMP      r5,#0xc               ;2222
0000bc  d11c              BNE      |L47.248|
0000be  e014              B        |L47.234|
                  |L47.192|
0000c0  6820              LDR      r0,[r4,#0]            ;2227
0000c2  68c0              LDR      r0,[r0,#0xc]          ;2227
0000c4  f0400002          ORR      r0,r0,#2              ;2227
0000c8  6821              LDR      r1,[r4,#0]            ;2227
0000ca  60c8              STR      r0,[r1,#0xc]          ;2227
0000cc  e016              B        |L47.252|
                  |L47.206|
0000ce  6820              LDR      r0,[r4,#0]            ;2234
0000d0  68c0              LDR      r0,[r0,#0xc]          ;2234
0000d2  f0400004          ORR      r0,r0,#4              ;2234
0000d6  6821              LDR      r1,[r4,#0]            ;2234
0000d8  60c8              STR      r0,[r1,#0xc]          ;2234
0000da  e00f              B        |L47.252|
                  |L47.220|
0000dc  6820              LDR      r0,[r4,#0]            ;2241
0000de  68c0              LDR      r0,[r0,#0xc]          ;2241
0000e0  f0400008          ORR      r0,r0,#8              ;2241
0000e4  6821              LDR      r1,[r4,#0]            ;2241
0000e6  60c8              STR      r0,[r1,#0xc]          ;2241
0000e8  e008              B        |L47.252|
                  |L47.234|
0000ea  6820              LDR      r0,[r4,#0]            ;2248
0000ec  68c0              LDR      r0,[r0,#0xc]          ;2248
0000ee  f0400010          ORR      r0,r0,#0x10           ;2248
0000f2  6821              LDR      r1,[r4,#0]            ;2248
0000f4  60c8              STR      r0,[r1,#0xc]          ;2248
0000f6  e001              B        |L47.252|
                  |L47.248|
0000f8  2601              MOVS     r6,#1                 ;2253
0000fa  bf00              NOP                            ;2254
                  |L47.252|
0000fc  bf00              NOP                            ;2228
0000fe  bb46              CBNZ     r6,|L47.338|
000100  2201              MOVS     r2,#1                 ;2260
000102  4629              MOV      r1,r5                 ;2260
000104  6820              LDR      r0,[r4,#0]            ;2260
000106  f7fffffe          BL       TIM_CCxChannelCmd
00010a  4916              LDR      r1,|L47.356|
00010c  6820              LDR      r0,[r4,#0]            ;2263
00010e  4288              CMP      r0,r1                 ;2263
000110  d013              BEQ      |L47.314|
000112  6820              LDR      r0,[r4,#0]            ;2263
000114  f1b04f80          CMP      r0,#0x40000000        ;2263
000118  d00f              BEQ      |L47.314|
00011a  4913              LDR      r1,|L47.360|
00011c  6820              LDR      r0,[r4,#0]            ;2263
00011e  4288              CMP      r0,r1                 ;2263
000120  d00b              BEQ      |L47.314|
000122  4912              LDR      r1,|L47.364|
000124  6820              LDR      r0,[r4,#0]            ;2263
000126  4288              CMP      r0,r1                 ;2263
000128  d007              BEQ      |L47.314|
00012a  4911              LDR      r1,|L47.368|
00012c  6820              LDR      r0,[r4,#0]            ;2263
00012e  4288              CMP      r0,r1                 ;2263
000130  d003              BEQ      |L47.314|
000132  4910              LDR      r1,|L47.372|
000134  6820              LDR      r0,[r4,#0]            ;2263
000136  4288              CMP      r0,r1                 ;2263
000138  d10c              BNE      |L47.340|
                  |L47.314|
00013a  6820              LDR      r0,[r4,#0]            ;2265
00013c  6880              LDR      r0,[r0,#8]            ;2265
00013e  f0000707          AND      r7,r0,#7              ;2265
000142  2f06              CMP      r7,#6                 ;2266
000144  d00c              BEQ      |L47.352|
000146  6820              LDR      r0,[r4,#0]            ;2268
000148  6800              LDR      r0,[r0,#0]            ;2268
00014a  f0400001          ORR      r0,r0,#1              ;2268
00014e  6821              LDR      r1,[r4,#0]            ;2268
000150  6008              STR      r0,[r1,#0]            ;2268
                  |L47.338|
000152  e005              B        |L47.352|
                  |L47.340|
000154  6820              LDR      r0,[r4,#0]            ;2273
000156  6800              LDR      r0,[r0,#0]            ;2273
000158  f0400001          ORR      r0,r0,#1              ;2273
00015c  6821              LDR      r1,[r4,#0]            ;2273
00015e  6008              STR      r0,[r1,#0]            ;2273
                  |L47.352|
000160  4630              MOV      r0,r6                 ;2278
000162  e77b              B        |L47.92|
;;;2280   
                          ENDP

                  |L47.356|
                          DCD      0x40010000
                  |L47.360|
                          DCD      0x40000400
                  |L47.364|
                          DCD      0x40000800
                  |L47.368|
                          DCD      0x40000c00
                  |L47.372|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_IC_Stop||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_Stop PROC
;;;2169     */
;;;2170   HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b530              PUSH     {r4,r5,lr}
;;;2171   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;2172     /* Check the parameters */
;;;2173     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;2174   
;;;2175     /* Disable the Input Capture channel */
;;;2176     TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
000006  2200              MOVS     r2,#0
000008  4629              MOV      r1,r5
00000a  6820              LDR      r0,[r4,#0]
00000c  f7fffffe          BL       TIM_CCxChannelCmd
;;;2177   
;;;2178     /* Disable the Peripheral */
;;;2179     __HAL_TIM_DISABLE(htim);
000010  bf00              NOP      
000012  6820              LDR      r0,[r4,#0]
000014  6a00              LDR      r0,[r0,#0x20]
000016  f2411111          MOV      r1,#0x1111
00001a  4008              ANDS     r0,r0,r1
00001c  b950              CBNZ     r0,|L48.52|
00001e  6820              LDR      r0,[r4,#0]
000020  6a00              LDR      r0,[r0,#0x20]
000022  1089              ASRS     r1,r1,#2
000024  4008              ANDS     r0,r0,r1
000026  b928              CBNZ     r0,|L48.52|
000028  6820              LDR      r0,[r4,#0]
00002a  6800              LDR      r0,[r0,#0]
00002c  f0200001          BIC      r0,r0,#1
000030  6821              LDR      r1,[r4,#0]
000032  6008              STR      r0,[r1,#0]
                  |L48.52|
000034  bf00              NOP      
;;;2180   
;;;2181     /* Set the TIM channel state */
;;;2182     TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
000036  b91d              CBNZ     r5,|L48.64|
000038  2001              MOVS     r0,#1
00003a  f884003e          STRB     r0,[r4,#0x3e]
00003e  e00e              B        |L48.94|
                  |L48.64|
000040  2d04              CMP      r5,#4
000042  d103              BNE      |L48.76|
000044  2101              MOVS     r1,#1
000046  203f              MOVS     r0,#0x3f
000048  5501              STRB     r1,[r0,r4]
00004a  e008              B        |L48.94|
                  |L48.76|
00004c  2d08              CMP      r5,#8
00004e  d103              BNE      |L48.88|
000050  2101              MOVS     r1,#1
000052  2040              MOVS     r0,#0x40
000054  5501              STRB     r1,[r0,r4]
000056  e002              B        |L48.94|
                  |L48.88|
000058  2101              MOVS     r1,#1
00005a  2041              MOVS     r0,#0x41
00005c  5501              STRB     r1,[r0,r4]
                  |L48.94|
;;;2183     TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00005e  b91d              CBNZ     r5,|L48.104|
000060  2001              MOVS     r0,#1
000062  f8840042          STRB     r0,[r4,#0x42]
000066  e00e              B        |L48.134|
                  |L48.104|
000068  2d04              CMP      r5,#4
00006a  d103              BNE      |L48.116|
00006c  2101              MOVS     r1,#1
00006e  2043              MOVS     r0,#0x43
000070  5501              STRB     r1,[r0,r4]
000072  e008              B        |L48.134|
                  |L48.116|
000074  2d08              CMP      r5,#8
000076  d103              BNE      |L48.128|
000078  2101              MOVS     r1,#1
00007a  2044              MOVS     r0,#0x44
00007c  5501              STRB     r1,[r0,r4]
00007e  e002              B        |L48.134|
                  |L48.128|
000080  2101              MOVS     r1,#1
000082  2045              MOVS     r0,#0x45
000084  5501              STRB     r1,[r0,r4]
                  |L48.134|
;;;2184   
;;;2185     /* Return function status */
;;;2186     return HAL_OK;
000086  2000              MOVS     r0,#0
;;;2187   }
000088  bd30              POP      {r4,r5,pc}
;;;2188   
                          ENDP


                          AREA ||i.HAL_TIM_IC_Stop_DMA||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_Stop_DMA PROC
;;;2522     */
;;;2523   HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;2524   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;2525     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;2526   
;;;2527     /* Check the parameters */
;;;2528     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;2529     assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
;;;2530   
;;;2531     /* Disable the Input Capture channel */
;;;2532     TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
000008  2200              MOVS     r2,#0
00000a  4629              MOV      r1,r5
00000c  6820              LDR      r0,[r4,#0]
00000e  f7fffffe          BL       TIM_CCxChannelCmd
;;;2533   
;;;2534     switch (Channel)
000012  b135              CBZ      r5,|L49.34|
000014  2d04              CMP      r5,#4
000016  d00e              BEQ      |L49.54|
000018  2d08              CMP      r5,#8
00001a  d016              BEQ      |L49.74|
00001c  2d0c              CMP      r5,#0xc
00001e  d128              BNE      |L49.114|
000020  e01d              B        |L49.94|
                  |L49.34|
;;;2535     {
;;;2536       case TIM_CHANNEL_1:
;;;2537       {
;;;2538         /* Disable the TIM Capture/Compare 1 DMA request */
;;;2539         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
000022  6820              LDR      r0,[r4,#0]
000024  68c0              LDR      r0,[r0,#0xc]
000026  f4207000          BIC      r0,r0,#0x200
00002a  6821              LDR      r1,[r4,#0]
00002c  60c8              STR      r0,[r1,#0xc]
;;;2540         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
00002e  6a60              LDR      r0,[r4,#0x24]
000030  f7fffffe          BL       HAL_DMA_Abort_IT
;;;2541         break;
000034  e01f              B        |L49.118|
                  |L49.54|
;;;2542       }
;;;2543   
;;;2544       case TIM_CHANNEL_2:
;;;2545       {
;;;2546         /* Disable the TIM Capture/Compare 2 DMA request */
;;;2547         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
000036  6820              LDR      r0,[r4,#0]
000038  68c0              LDR      r0,[r0,#0xc]
00003a  f4206080          BIC      r0,r0,#0x400
00003e  6821              LDR      r1,[r4,#0]
000040  60c8              STR      r0,[r1,#0xc]
;;;2548         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000042  6aa0              LDR      r0,[r4,#0x28]
000044  f7fffffe          BL       HAL_DMA_Abort_IT
;;;2549         break;
000048  e015              B        |L49.118|
                  |L49.74|
;;;2550       }
;;;2551   
;;;2552       case TIM_CHANNEL_3:
;;;2553       {
;;;2554         /* Disable the TIM Capture/Compare 3  DMA request */
;;;2555         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
00004a  6820              LDR      r0,[r4,#0]
00004c  68c0              LDR      r0,[r0,#0xc]
00004e  f4206000          BIC      r0,r0,#0x800
000052  6821              LDR      r1,[r4,#0]
000054  60c8              STR      r0,[r1,#0xc]
;;;2556         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
000056  6ae0              LDR      r0,[r4,#0x2c]
000058  f7fffffe          BL       HAL_DMA_Abort_IT
;;;2557         break;
00005c  e00b              B        |L49.118|
                  |L49.94|
;;;2558       }
;;;2559   
;;;2560       case TIM_CHANNEL_4:
;;;2561       {
;;;2562         /* Disable the TIM Capture/Compare 4  DMA request */
;;;2563         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
00005e  6820              LDR      r0,[r4,#0]
000060  68c0              LDR      r0,[r0,#0xc]
000062  f4205080          BIC      r0,r0,#0x1000
000066  6821              LDR      r1,[r4,#0]
000068  60c8              STR      r0,[r1,#0xc]
;;;2564         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
00006a  6b20              LDR      r0,[r4,#0x30]
00006c  f7fffffe          BL       HAL_DMA_Abort_IT
;;;2565         break;
000070  e001              B        |L49.118|
                  |L49.114|
;;;2566       }
;;;2567   
;;;2568       default:
;;;2569         status = HAL_ERROR;
000072  2601              MOVS     r6,#1
;;;2570         break;
000074  bf00              NOP      
                  |L49.118|
000076  bf00              NOP                            ;2541
;;;2571     }
;;;2572   
;;;2573     if (status == HAL_OK)
000078  bb56              CBNZ     r6,|L49.208|
;;;2574     {
;;;2575       /* Disable the Peripheral */
;;;2576       __HAL_TIM_DISABLE(htim);
00007a  bf00              NOP      
00007c  6820              LDR      r0,[r4,#0]
00007e  6a00              LDR      r0,[r0,#0x20]
000080  f2411111          MOV      r1,#0x1111
000084  4008              ANDS     r0,r0,r1
000086  b950              CBNZ     r0,|L49.158|
000088  6820              LDR      r0,[r4,#0]
00008a  6a00              LDR      r0,[r0,#0x20]
00008c  1089              ASRS     r1,r1,#2
00008e  4008              ANDS     r0,r0,r1
000090  b928              CBNZ     r0,|L49.158|
000092  6820              LDR      r0,[r4,#0]
000094  6800              LDR      r0,[r0,#0]
000096  f0200001          BIC      r0,r0,#1
00009a  6821              LDR      r1,[r4,#0]
00009c  6008              STR      r0,[r1,#0]
                  |L49.158|
00009e  bf00              NOP      
;;;2577   
;;;2578       /* Set the TIM channel state */
;;;2579       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000a0  b91d              CBNZ     r5,|L49.170|
0000a2  2001              MOVS     r0,#1
0000a4  f884003e          STRB     r0,[r4,#0x3e]
0000a8  e00e              B        |L49.200|
                  |L49.170|
0000aa  2d04              CMP      r5,#4
0000ac  d103              BNE      |L49.182|
0000ae  2101              MOVS     r1,#1
0000b0  203f              MOVS     r0,#0x3f
0000b2  5501              STRB     r1,[r0,r4]
0000b4  e008              B        |L49.200|
                  |L49.182|
0000b6  2d08              CMP      r5,#8
0000b8  d103              BNE      |L49.194|
0000ba  2101              MOVS     r1,#1
0000bc  2040              MOVS     r0,#0x40
0000be  5501              STRB     r1,[r0,r4]
0000c0  e002              B        |L49.200|
                  |L49.194|
0000c2  2101              MOVS     r1,#1
0000c4  2041              MOVS     r0,#0x41
0000c6  5501              STRB     r1,[r0,r4]
                  |L49.200|
;;;2580       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000c8  b91d              CBNZ     r5,|L49.210|
0000ca  2001              MOVS     r0,#1
0000cc  f8840042          STRB     r0,[r4,#0x42]
                  |L49.208|
0000d0  e00e              B        |L49.240|
                  |L49.210|
0000d2  2d04              CMP      r5,#4
0000d4  d103              BNE      |L49.222|
0000d6  2101              MOVS     r1,#1
0000d8  2043              MOVS     r0,#0x43
0000da  5501              STRB     r1,[r0,r4]
0000dc  e008              B        |L49.240|
                  |L49.222|
0000de  2d08              CMP      r5,#8
0000e0  d103              BNE      |L49.234|
0000e2  2101              MOVS     r1,#1
0000e4  2044              MOVS     r0,#0x44
0000e6  5501              STRB     r1,[r0,r4]
0000e8  e002              B        |L49.240|
                  |L49.234|
0000ea  2101              MOVS     r1,#1
0000ec  2045              MOVS     r0,#0x45
0000ee  5501              STRB     r1,[r0,r4]
                  |L49.240|
;;;2581     }
;;;2582   
;;;2583     /* Return function status */
;;;2584     return status;
0000f0  4630              MOV      r0,r6
;;;2585   }
0000f2  bd70              POP      {r4-r6,pc}
;;;2586   /**
                          ENDP


                          AREA ||i.HAL_TIM_IC_Stop_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IC_Stop_IT PROC
;;;2291     */
;;;2292   HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;2293   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;2294     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;2295   
;;;2296     /* Check the parameters */
;;;2297     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;2298   
;;;2299     switch (Channel)
000008  b135              CBZ      r5,|L50.24|
00000a  2d04              CMP      r5,#4
00000c  d00b              BEQ      |L50.38|
00000e  2d08              CMP      r5,#8
000010  d010              BEQ      |L50.52|
000012  2d0c              CMP      r5,#0xc
000014  d11c              BNE      |L50.80|
000016  e014              B        |L50.66|
                  |L50.24|
;;;2300     {
;;;2301       case TIM_CHANNEL_1:
;;;2302       {
;;;2303         /* Disable the TIM Capture/Compare 1 interrupt */
;;;2304         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000018  6820              LDR      r0,[r4,#0]
00001a  68c0              LDR      r0,[r0,#0xc]
00001c  f0200002          BIC      r0,r0,#2
000020  6821              LDR      r1,[r4,#0]
000022  60c8              STR      r0,[r1,#0xc]
;;;2305         break;
000024  e016              B        |L50.84|
                  |L50.38|
;;;2306       }
;;;2307   
;;;2308       case TIM_CHANNEL_2:
;;;2309       {
;;;2310         /* Disable the TIM Capture/Compare 2 interrupt */
;;;2311         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
000026  6820              LDR      r0,[r4,#0]
000028  68c0              LDR      r0,[r0,#0xc]
00002a  f0200004          BIC      r0,r0,#4
00002e  6821              LDR      r1,[r4,#0]
000030  60c8              STR      r0,[r1,#0xc]
;;;2312         break;
000032  e00f              B        |L50.84|
                  |L50.52|
;;;2313       }
;;;2314   
;;;2315       case TIM_CHANNEL_3:
;;;2316       {
;;;2317         /* Disable the TIM Capture/Compare 3 interrupt */
;;;2318         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
000034  6820              LDR      r0,[r4,#0]
000036  68c0              LDR      r0,[r0,#0xc]
000038  f0200008          BIC      r0,r0,#8
00003c  6821              LDR      r1,[r4,#0]
00003e  60c8              STR      r0,[r1,#0xc]
;;;2319         break;
000040  e008              B        |L50.84|
                  |L50.66|
;;;2320       }
;;;2321   
;;;2322       case TIM_CHANNEL_4:
;;;2323       {
;;;2324         /* Disable the TIM Capture/Compare 4 interrupt */
;;;2325         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
000042  6820              LDR      r0,[r4,#0]
000044  68c0              LDR      r0,[r0,#0xc]
000046  f0200010          BIC      r0,r0,#0x10
00004a  6821              LDR      r1,[r4,#0]
00004c  60c8              STR      r0,[r1,#0xc]
;;;2326         break;
00004e  e001              B        |L50.84|
                  |L50.80|
;;;2327       }
;;;2328   
;;;2329       default:
;;;2330         status = HAL_ERROR;
000050  2601              MOVS     r6,#1
;;;2331         break;
000052  bf00              NOP      
                  |L50.84|
000054  bf00              NOP                            ;2305
;;;2332     }
;;;2333   
;;;2334     if (status == HAL_OK)
000056  2e00              CMP      r6,#0
000058  d13f              BNE      |L50.218|
;;;2335     {
;;;2336       /* Disable the Input Capture channel */
;;;2337       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
00005a  2200              MOVS     r2,#0
00005c  4629              MOV      r1,r5
00005e  6820              LDR      r0,[r4,#0]
000060  f7fffffe          BL       TIM_CCxChannelCmd
;;;2338   
;;;2339       /* Disable the Peripheral */
;;;2340       __HAL_TIM_DISABLE(htim);
000064  bf00              NOP      
000066  6820              LDR      r0,[r4,#0]
000068  6a00              LDR      r0,[r0,#0x20]
00006a  f2411111          MOV      r1,#0x1111
00006e  4008              ANDS     r0,r0,r1
000070  b950              CBNZ     r0,|L50.136|
000072  6820              LDR      r0,[r4,#0]
000074  6a00              LDR      r0,[r0,#0x20]
000076  1089              ASRS     r1,r1,#2
000078  4008              ANDS     r0,r0,r1
00007a  b928              CBNZ     r0,|L50.136|
00007c  6820              LDR      r0,[r4,#0]
00007e  6800              LDR      r0,[r0,#0]
000080  f0200001          BIC      r0,r0,#1
000084  6821              LDR      r1,[r4,#0]
000086  6008              STR      r0,[r1,#0]
                  |L50.136|
000088  bf00              NOP      
;;;2341   
;;;2342       /* Set the TIM channel state */
;;;2343       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00008a  b91d              CBNZ     r5,|L50.148|
00008c  2001              MOVS     r0,#1
00008e  f884003e          STRB     r0,[r4,#0x3e]
000092  e00e              B        |L50.178|
                  |L50.148|
000094  2d04              CMP      r5,#4
000096  d103              BNE      |L50.160|
000098  2101              MOVS     r1,#1
00009a  203f              MOVS     r0,#0x3f
00009c  5501              STRB     r1,[r0,r4]
00009e  e008              B        |L50.178|
                  |L50.160|
0000a0  2d08              CMP      r5,#8
0000a2  d103              BNE      |L50.172|
0000a4  2101              MOVS     r1,#1
0000a6  2040              MOVS     r0,#0x40
0000a8  5501              STRB     r1,[r0,r4]
0000aa  e002              B        |L50.178|
                  |L50.172|
0000ac  2101              MOVS     r1,#1
0000ae  2041              MOVS     r0,#0x41
0000b0  5501              STRB     r1,[r0,r4]
                  |L50.178|
;;;2344       TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000b2  b91d              CBNZ     r5,|L50.188|
0000b4  2001              MOVS     r0,#1
0000b6  f8840042          STRB     r0,[r4,#0x42]
0000ba  e00e              B        |L50.218|
                  |L50.188|
0000bc  2d04              CMP      r5,#4
0000be  d103              BNE      |L50.200|
0000c0  2101              MOVS     r1,#1
0000c2  2043              MOVS     r0,#0x43
0000c4  5501              STRB     r1,[r0,r4]
0000c6  e008              B        |L50.218|
                  |L50.200|
0000c8  2d08              CMP      r5,#8
0000ca  d103              BNE      |L50.212|
0000cc  2101              MOVS     r1,#1
0000ce  2044              MOVS     r0,#0x44
0000d0  5501              STRB     r1,[r0,r4]
0000d2  e002              B        |L50.218|
                  |L50.212|
0000d4  2101              MOVS     r1,#1
0000d6  2045              MOVS     r0,#0x45
0000d8  5501              STRB     r1,[r0,r4]
                  |L50.218|
;;;2345     }
;;;2346   
;;;2347     /* Return function status */
;;;2348     return status;
0000da  4630              MOV      r0,r6
;;;2349   }
0000dc  bd70              POP      {r4-r6,pc}
;;;2350   
                          ENDP


                          AREA ||i.HAL_TIM_IRQHandler||, CODE, READONLY, ALIGN=1

                  HAL_TIM_IRQHandler PROC
;;;3822     */
;;;3823   void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
000000  b570              PUSH     {r4-r6,lr}
;;;3824   {
000002  4604              MOV      r4,r0
;;;3825     uint32_t itsource = htim->Instance->DIER;
000004  6820              LDR      r0,[r4,#0]
000006  68c5              LDR      r5,[r0,#0xc]
;;;3826     uint32_t itflag   = htim->Instance->SR;
000008  6820              LDR      r0,[r4,#0]
00000a  6906              LDR      r6,[r0,#0x10]
;;;3827   
;;;3828     /* Capture compare 1 event */
;;;3829     if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
00000c  f0060002          AND      r0,r6,#2
000010  2802              CMP      r0,#2
000012  d119              BNE      |L51.72|
;;;3830     {
;;;3831       if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
000014  f0050002          AND      r0,r5,#2
000018  2802              CMP      r0,#2
00001a  d115              BNE      |L51.72|
;;;3832       {
;;;3833         {
;;;3834           __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
00001c  1f40              SUBS     r0,r0,#5
00001e  6821              LDR      r1,[r4,#0]
000020  6108              STR      r0,[r1,#0x10]
;;;3835           htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
000022  2001              MOVS     r0,#1
000024  7720              STRB     r0,[r4,#0x1c]
;;;3836   
;;;3837           /* Input capture event */
;;;3838           if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
000026  6820              LDR      r0,[r4,#0]
000028  6980              LDR      r0,[r0,#0x18]
00002a  f0000003          AND      r0,r0,#3
00002e  b118              CBZ      r0,|L51.56|
;;;3839           {
;;;3840   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3841             htim->IC_CaptureCallback(htim);
;;;3842   #else
;;;3843             HAL_TIM_IC_CaptureCallback(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_IC_CaptureCallback
000036  e005              B        |L51.68|
                  |L51.56|
;;;3844   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3845           }
;;;3846           /* Output compare event */
;;;3847           else
;;;3848           {
;;;3849   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3850             htim->OC_DelayElapsedCallback(htim);
;;;3851             htim->PWM_PulseFinishedCallback(htim);
;;;3852   #else
;;;3853             HAL_TIM_OC_DelayElapsedCallback(htim);
000038  4620              MOV      r0,r4
00003a  f7fffffe          BL       HAL_TIM_OC_DelayElapsedCallback
;;;3854             HAL_TIM_PWM_PulseFinishedCallback(htim);
00003e  4620              MOV      r0,r4
000040  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedCallback
                  |L51.68|
;;;3855   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3856           }
;;;3857           htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
000044  2000              MOVS     r0,#0
000046  7720              STRB     r0,[r4,#0x1c]
                  |L51.72|
;;;3858         }
;;;3859       }
;;;3860     }
;;;3861     /* Capture compare 2 event */
;;;3862     if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
000048  f0060004          AND      r0,r6,#4
00004c  2804              CMP      r0,#4
00004e  d119              BNE      |L51.132|
;;;3863     {
;;;3864       if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
000050  f0050004          AND      r0,r5,#4
000054  2804              CMP      r0,#4
000056  d115              BNE      |L51.132|
;;;3865       {
;;;3866         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
000058  43c0              MVNS     r0,r0
00005a  6821              LDR      r1,[r4,#0]
00005c  6108              STR      r0,[r1,#0x10]
;;;3867         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
00005e  2002              MOVS     r0,#2
000060  7720              STRB     r0,[r4,#0x1c]
;;;3868         /* Input capture event */
;;;3869         if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
000062  6820              LDR      r0,[r4,#0]
000064  6980              LDR      r0,[r0,#0x18]
000066  f4007040          AND      r0,r0,#0x300
00006a  b118              CBZ      r0,|L51.116|
;;;3870         {
;;;3871   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3872           htim->IC_CaptureCallback(htim);
;;;3873   #else
;;;3874           HAL_TIM_IC_CaptureCallback(htim);
00006c  4620              MOV      r0,r4
00006e  f7fffffe          BL       HAL_TIM_IC_CaptureCallback
000072  e005              B        |L51.128|
                  |L51.116|
;;;3875   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3876         }
;;;3877         /* Output compare event */
;;;3878         else
;;;3879         {
;;;3880   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3881           htim->OC_DelayElapsedCallback(htim);
;;;3882           htim->PWM_PulseFinishedCallback(htim);
;;;3883   #else
;;;3884           HAL_TIM_OC_DelayElapsedCallback(htim);
000074  4620              MOV      r0,r4
000076  f7fffffe          BL       HAL_TIM_OC_DelayElapsedCallback
;;;3885           HAL_TIM_PWM_PulseFinishedCallback(htim);
00007a  4620              MOV      r0,r4
00007c  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedCallback
                  |L51.128|
;;;3886   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3887         }
;;;3888         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
000080  2000              MOVS     r0,#0
000082  7720              STRB     r0,[r4,#0x1c]
                  |L51.132|
;;;3889       }
;;;3890     }
;;;3891     /* Capture compare 3 event */
;;;3892     if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
000084  f0060008          AND      r0,r6,#8
000088  2808              CMP      r0,#8
00008a  d119              BNE      |L51.192|
;;;3893     {
;;;3894       if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
00008c  f0050008          AND      r0,r5,#8
000090  2808              CMP      r0,#8
000092  d115              BNE      |L51.192|
;;;3895       {
;;;3896         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
000094  43c0              MVNS     r0,r0
000096  6821              LDR      r1,[r4,#0]
000098  6108              STR      r0,[r1,#0x10]
;;;3897         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
00009a  2004              MOVS     r0,#4
00009c  7720              STRB     r0,[r4,#0x1c]
;;;3898         /* Input capture event */
;;;3899         if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
00009e  6820              LDR      r0,[r4,#0]
0000a0  69c0              LDR      r0,[r0,#0x1c]
0000a2  f0000003          AND      r0,r0,#3
0000a6  b118              CBZ      r0,|L51.176|
;;;3900         {
;;;3901   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3902           htim->IC_CaptureCallback(htim);
;;;3903   #else
;;;3904           HAL_TIM_IC_CaptureCallback(htim);
0000a8  4620              MOV      r0,r4
0000aa  f7fffffe          BL       HAL_TIM_IC_CaptureCallback
0000ae  e005              B        |L51.188|
                  |L51.176|
;;;3905   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3906         }
;;;3907         /* Output compare event */
;;;3908         else
;;;3909         {
;;;3910   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3911           htim->OC_DelayElapsedCallback(htim);
;;;3912           htim->PWM_PulseFinishedCallback(htim);
;;;3913   #else
;;;3914           HAL_TIM_OC_DelayElapsedCallback(htim);
0000b0  4620              MOV      r0,r4
0000b2  f7fffffe          BL       HAL_TIM_OC_DelayElapsedCallback
;;;3915           HAL_TIM_PWM_PulseFinishedCallback(htim);
0000b6  4620              MOV      r0,r4
0000b8  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedCallback
                  |L51.188|
;;;3916   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3917         }
;;;3918         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
0000bc  2000              MOVS     r0,#0
0000be  7720              STRB     r0,[r4,#0x1c]
                  |L51.192|
;;;3919       }
;;;3920     }
;;;3921     /* Capture compare 4 event */
;;;3922     if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
0000c0  f0060010          AND      r0,r6,#0x10
0000c4  2810              CMP      r0,#0x10
0000c6  d119              BNE      |L51.252|
;;;3923     {
;;;3924       if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
0000c8  f0050010          AND      r0,r5,#0x10
0000cc  2810              CMP      r0,#0x10
0000ce  d115              BNE      |L51.252|
;;;3925       {
;;;3926         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
0000d0  43c0              MVNS     r0,r0
0000d2  6821              LDR      r1,[r4,#0]
0000d4  6108              STR      r0,[r1,#0x10]
;;;3927         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
0000d6  2008              MOVS     r0,#8
0000d8  7720              STRB     r0,[r4,#0x1c]
;;;3928         /* Input capture event */
;;;3929         if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
0000da  6820              LDR      r0,[r4,#0]
0000dc  69c0              LDR      r0,[r0,#0x1c]
0000de  f4007040          AND      r0,r0,#0x300
0000e2  b118              CBZ      r0,|L51.236|
;;;3930         {
;;;3931   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3932           htim->IC_CaptureCallback(htim);
;;;3933   #else
;;;3934           HAL_TIM_IC_CaptureCallback(htim);
0000e4  4620              MOV      r0,r4
0000e6  f7fffffe          BL       HAL_TIM_IC_CaptureCallback
0000ea  e005              B        |L51.248|
                  |L51.236|
;;;3935   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3936         }
;;;3937         /* Output compare event */
;;;3938         else
;;;3939         {
;;;3940   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3941           htim->OC_DelayElapsedCallback(htim);
;;;3942           htim->PWM_PulseFinishedCallback(htim);
;;;3943   #else
;;;3944           HAL_TIM_OC_DelayElapsedCallback(htim);
0000ec  4620              MOV      r0,r4
0000ee  f7fffffe          BL       HAL_TIM_OC_DelayElapsedCallback
;;;3945           HAL_TIM_PWM_PulseFinishedCallback(htim);
0000f2  4620              MOV      r0,r4
0000f4  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedCallback
                  |L51.248|
;;;3946   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3947         }
;;;3948         htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
0000f8  2000              MOVS     r0,#0
0000fa  7720              STRB     r0,[r4,#0x1c]
                  |L51.252|
;;;3949       }
;;;3950     }
;;;3951     /* TIM Update event */
;;;3952     if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
0000fc  f0060001          AND      r0,r6,#1
000100  b148              CBZ      r0,|L51.278|
;;;3953     {
;;;3954       if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
000102  f0050001          AND      r0,r5,#1
000106  b130              CBZ      r0,|L51.278|
;;;3955       {
;;;3956         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
000108  f06f0001          MVN      r0,#1
00010c  6821              LDR      r1,[r4,#0]
00010e  6108              STR      r0,[r1,#0x10]
;;;3957   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3958         htim->PeriodElapsedCallback(htim);
;;;3959   #else
;;;3960         HAL_TIM_PeriodElapsedCallback(htim);
000110  4620              MOV      r0,r4
000112  f7fffffe          BL       HAL_TIM_PeriodElapsedCallback
                  |L51.278|
;;;3961   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3962       }
;;;3963     }
;;;3964     /* TIM Break input event */
;;;3965     if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
000116  f0060080          AND      r0,r6,#0x80
00011a  2880              CMP      r0,#0x80
00011c  d109              BNE      |L51.306|
;;;3966     {
;;;3967       if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
00011e  f0050080          AND      r0,r5,#0x80
000122  2880              CMP      r0,#0x80
000124  d105              BNE      |L51.306|
;;;3968       {
;;;3969         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
000126  43c0              MVNS     r0,r0
000128  6821              LDR      r1,[r4,#0]
00012a  6108              STR      r0,[r1,#0x10]
;;;3970   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3971         htim->BreakCallback(htim);
;;;3972   #else
;;;3973         HAL_TIMEx_BreakCallback(htim);
00012c  4620              MOV      r0,r4
00012e  f7fffffe          BL       HAL_TIMEx_BreakCallback
                  |L51.306|
;;;3974   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3975       }
;;;3976     }
;;;3977     /* TIM Trigger detection event */
;;;3978     if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
000132  f0060040          AND      r0,r6,#0x40
000136  2840              CMP      r0,#0x40
000138  d109              BNE      |L51.334|
;;;3979     {
;;;3980       if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
00013a  f0050040          AND      r0,r5,#0x40
00013e  2840              CMP      r0,#0x40
000140  d105              BNE      |L51.334|
;;;3981       {
;;;3982         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
000142  43c0              MVNS     r0,r0
000144  6821              LDR      r1,[r4,#0]
000146  6108              STR      r0,[r1,#0x10]
;;;3983   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3984         htim->TriggerCallback(htim);
;;;3985   #else
;;;3986         HAL_TIM_TriggerCallback(htim);
000148  4620              MOV      r0,r4
00014a  f7fffffe          BL       HAL_TIM_TriggerCallback
                  |L51.334|
;;;3987   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;3988       }
;;;3989     }
;;;3990     /* TIM commutation event */
;;;3991     if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
00014e  f0060020          AND      r0,r6,#0x20
000152  2820              CMP      r0,#0x20
000154  d109              BNE      |L51.362|
;;;3992     {
;;;3993       if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
000156  f0050020          AND      r0,r5,#0x20
00015a  2820              CMP      r0,#0x20
00015c  d105              BNE      |L51.362|
;;;3994       {
;;;3995         __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
00015e  43c0              MVNS     r0,r0
000160  6821              LDR      r1,[r4,#0]
000162  6108              STR      r0,[r1,#0x10]
;;;3996   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;3997         htim->CommutationCallback(htim);
;;;3998   #else
;;;3999         HAL_TIMEx_CommutCallback(htim);
000164  4620              MOV      r0,r4
000166  f7fffffe          BL       HAL_TIMEx_CommutCallback
                  |L51.362|
;;;4000   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;4001       }
;;;4002     }
;;;4003   }
00016a  bd70              POP      {r4-r6,pc}
;;;4004   
                          ENDP


                          AREA ||i.HAL_TIM_OC_ConfigChannel||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_ConfigChannel PROC
;;;4040     */
;;;4041   HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;4042                                              const TIM_OC_InitTypeDef *sConfig,
;;;4043                                              uint32_t Channel)
;;;4044   {
000004  4604              MOV      r4,r0
000006  460e              MOV      r6,r1
000008  4615              MOV      r5,r2
;;;4045     HAL_StatusTypeDef status = HAL_OK;
00000a  2700              MOVS     r7,#0
;;;4046   
;;;4047     /* Check the parameters */
;;;4048     assert_param(IS_TIM_CHANNELS(Channel));
;;;4049     assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
;;;4050     assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
;;;4051   
;;;4052     /* Process Locked */
;;;4053     __HAL_LOCK(htim);
00000c  bf00              NOP      
00000e  f894003c          LDRB     r0,[r4,#0x3c]
000012  2801              CMP      r0,#1
000014  d102              BNE      |L52.28|
000016  2002              MOVS     r0,#2
                  |L52.24|
;;;4054   
;;;4055     switch (Channel)
;;;4056     {
;;;4057       case TIM_CHANNEL_1:
;;;4058       {
;;;4059         /* Check the parameters */
;;;4060         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;4061   
;;;4062         /* Configure the TIM Channel 1 in Output Compare */
;;;4063         TIM_OC1_SetConfig(htim->Instance, sConfig);
;;;4064         break;
;;;4065       }
;;;4066   
;;;4067       case TIM_CHANNEL_2:
;;;4068       {
;;;4069         /* Check the parameters */
;;;4070         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;4071   
;;;4072         /* Configure the TIM Channel 2 in Output Compare */
;;;4073         TIM_OC2_SetConfig(htim->Instance, sConfig);
;;;4074         break;
;;;4075       }
;;;4076   
;;;4077       case TIM_CHANNEL_3:
;;;4078       {
;;;4079         /* Check the parameters */
;;;4080         assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
;;;4081   
;;;4082         /* Configure the TIM Channel 3 in Output Compare */
;;;4083         TIM_OC3_SetConfig(htim->Instance, sConfig);
;;;4084         break;
;;;4085       }
;;;4086   
;;;4087       case TIM_CHANNEL_4:
;;;4088       {
;;;4089         /* Check the parameters */
;;;4090         assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
;;;4091   
;;;4092         /* Configure the TIM Channel 4 in Output Compare */
;;;4093         TIM_OC4_SetConfig(htim->Instance, sConfig);
;;;4094         break;
;;;4095       }
;;;4096   
;;;4097       default:
;;;4098         status = HAL_ERROR;
;;;4099         break;
;;;4100     }
;;;4101   
;;;4102     __HAL_UNLOCK(htim);
;;;4103   
;;;4104     return status;
;;;4105   }
000018  e8bd81f0          POP      {r4-r8,pc}
                  |L52.28|
00001c  2001              MOVS     r0,#1                 ;4053
00001e  f884003c          STRB     r0,[r4,#0x3c]         ;4053
000022  bf00              NOP                            ;4053
000024  b135              CBZ      r5,|L52.52|
000026  2d04              CMP      r5,#4                 ;4055
000028  d009              BEQ      |L52.62|
00002a  2d08              CMP      r5,#8                 ;4055
00002c  d00c              BEQ      |L52.72|
00002e  2d0c              CMP      r5,#0xc               ;4055
000030  d114              BNE      |L52.92|
000032  e00e              B        |L52.82|
                  |L52.52|
000034  4631              MOV      r1,r6                 ;4063
000036  6820              LDR      r0,[r4,#0]            ;4063
000038  f7fffffe          BL       TIM_OC1_SetConfig
00003c  e010              B        |L52.96|
                  |L52.62|
00003e  4631              MOV      r1,r6                 ;4073
000040  6820              LDR      r0,[r4,#0]            ;4073
000042  f7fffffe          BL       TIM_OC2_SetConfig
000046  e00b              B        |L52.96|
                  |L52.72|
000048  4631              MOV      r1,r6                 ;4083
00004a  6820              LDR      r0,[r4,#0]            ;4083
00004c  f7fffffe          BL       TIM_OC3_SetConfig
000050  e006              B        |L52.96|
                  |L52.82|
000052  4631              MOV      r1,r6                 ;4093
000054  6820              LDR      r0,[r4,#0]            ;4093
000056  f7fffffe          BL       TIM_OC4_SetConfig
00005a  e001              B        |L52.96|
                  |L52.92|
00005c  2701              MOVS     r7,#1                 ;4098
00005e  bf00              NOP                            ;4099
                  |L52.96|
000060  bf00              NOP                            ;4064
000062  bf00              NOP                            ;4102
000064  2000              MOVS     r0,#0                 ;4102
000066  f884003c          STRB     r0,[r4,#0x3c]         ;4102
00006a  bf00              NOP                            ;4102
00006c  4638              MOV      r0,r7                 ;4104
00006e  e7d3              B        |L52.24|
;;;4106   
                          ENDP


                          AREA ||i.HAL_TIM_OC_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_DeInit PROC
;;;709      */
;;;710    HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;711    {
000002  4604              MOV      r4,r0
;;;712      /* Check the parameters */
;;;713      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;714    
;;;715      htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;716    
;;;717      /* Disable the TIM Peripheral Clock */
;;;718      __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L53.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L53.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L53.46|
00002e  bf00              NOP      
;;;719    
;;;720    #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;721      if (htim->OC_MspDeInitCallback == NULL)
;;;722      {
;;;723        htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
;;;724      }
;;;725      /* DeInit the low level hardware */
;;;726      htim->OC_MspDeInitCallback(htim);
;;;727    #else
;;;728      /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
;;;729      HAL_TIM_OC_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_OC_MspDeInit
;;;730    #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;731    
;;;732      /* Change the DMA burst operation state */
;;;733      htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;734    
;;;735      /* Change the TIM channels state */
;;;736      TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
00003c  bf00              NOP      
00003e  f884003e          STRB     r0,[r4,#0x3e]
000042  2100              MOVS     r1,#0
000044  203f              MOVS     r0,#0x3f
000046  5501              STRB     r1,[r0,r4]
000048  2040              MOVS     r0,#0x40
00004a  5501              STRB     r1,[r0,r4]
00004c  2041              MOVS     r0,#0x41
00004e  5501              STRB     r1,[r0,r4]
000050  bf00              NOP      
;;;737      TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
000052  bf00              NOP      
000054  2000              MOVS     r0,#0
000056  f8840042          STRB     r0,[r4,#0x42]
00005a  2043              MOVS     r0,#0x43
00005c  5501              STRB     r1,[r0,r4]
00005e  2044              MOVS     r0,#0x44
000060  5501              STRB     r1,[r0,r4]
000062  2045              MOVS     r0,#0x45
000064  5501              STRB     r1,[r0,r4]
000066  bf00              NOP      
;;;738    
;;;739      /* Change TIM state */
;;;740      htim->State = HAL_TIM_STATE_RESET;
000068  2000              MOVS     r0,#0
00006a  f884003d          STRB     r0,[r4,#0x3d]
;;;741    
;;;742      /* Release Lock */
;;;743      __HAL_UNLOCK(htim);
00006e  bf00              NOP      
000070  f884003c          STRB     r0,[r4,#0x3c]
000074  bf00              NOP      
;;;744    
;;;745      return HAL_OK;
;;;746    }
000076  bd10              POP      {r4,pc}
;;;747    
                          ENDP


                          AREA ||i.HAL_TIM_OC_DelayElapsedCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_DelayElapsedCallback PROC
;;;5686     */
;;;5687   __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5688   {
;;;5689     /* Prevent unused argument(s) compilation warning */
;;;5690     UNUSED(htim);
;;;5691   
;;;5692     /* NOTE : This function should not be modified, when the callback is needed,
;;;5693               the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
;;;5694      */
;;;5695   }
;;;5696   
                          ENDP


                          AREA ||i.HAL_TIM_OC_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_GetState PROC
;;;6348     */
;;;6349   HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6350   {
;;;6351     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;6352   }
000006  4770              BX       lr
;;;6353   
                          ENDP


                          AREA ||i.HAL_TIM_OC_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_Init PROC
;;;649      */
;;;650    HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;651    {
000002  4604              MOV      r4,r0
;;;652      /* Check the TIM handle allocation */
;;;653      if (htim == NULL)
000004  b90c              CBNZ     r4,|L56.10|
;;;654      {
;;;655        return HAL_ERROR;
000006  2001              MOVS     r0,#1
                  |L56.8|
;;;656      }
;;;657    
;;;658      /* Check the parameters */
;;;659      assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;660      assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;661      assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;662      assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;663      assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;664    
;;;665      if (htim->State == HAL_TIM_STATE_RESET)
;;;666      {
;;;667        /* Allocate lock resource and initialize it */
;;;668        htim->Lock = HAL_UNLOCKED;
;;;669    
;;;670    #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;671        /* Reset interrupt callbacks to legacy weak callbacks */
;;;672        TIM_ResetCallback(htim);
;;;673    
;;;674        if (htim->OC_MspInitCallback == NULL)
;;;675        {
;;;676          htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
;;;677        }
;;;678        /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;679        htim->OC_MspInitCallback(htim);
;;;680    #else
;;;681        /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
;;;682        HAL_TIM_OC_MspInit(htim);
;;;683    #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;684      }
;;;685    
;;;686      /* Set the TIM state */
;;;687      htim->State = HAL_TIM_STATE_BUSY;
;;;688    
;;;689      /* Init the base time for the Output Compare */
;;;690      TIM_Base_SetConfig(htim->Instance,  &htim->Init);
;;;691    
;;;692      /* Initialize the DMA burst operation state */
;;;693      htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;694    
;;;695      /* Initialize the TIM channels state */
;;;696      TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;697      TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;698    
;;;699      /* Initialize the TIM state*/
;;;700      htim->State = HAL_TIM_STATE_READY;
;;;701    
;;;702      return HAL_OK;
;;;703    }
000008  bd10              POP      {r4,pc}
                  |L56.10|
00000a  f894003d          LDRB     r0,[r4,#0x3d]         ;665
00000e  b928              CBNZ     r0,|L56.28|
000010  2000              MOVS     r0,#0                 ;668
000012  f884003c          STRB     r0,[r4,#0x3c]         ;668
000016  4620              MOV      r0,r4                 ;682
000018  f7fffffe          BL       HAL_TIM_OC_MspInit
                  |L56.28|
00001c  2002              MOVS     r0,#2                 ;687
00001e  f884003d          STRB     r0,[r4,#0x3d]         ;687
000022  1d21              ADDS     r1,r4,#4              ;690
000024  6820              LDR      r0,[r4,#0]            ;690
000026  f7fffffe          BL       TIM_Base_SetConfig
00002a  2001              MOVS     r0,#1                 ;693
00002c  f8840046          STRB     r0,[r4,#0x46]         ;693
000030  bf00              NOP                            ;696
000032  f884003e          STRB     r0,[r4,#0x3e]         ;696
000036  2101              MOVS     r1,#1                 ;696
000038  203f              MOVS     r0,#0x3f              ;696
00003a  5501              STRB     r1,[r0,r4]            ;696
00003c  2040              MOVS     r0,#0x40              ;696
00003e  5501              STRB     r1,[r0,r4]            ;696
000040  2041              MOVS     r0,#0x41              ;696
000042  5501              STRB     r1,[r0,r4]            ;696
000044  bf00              NOP                            ;696
000046  bf00              NOP                            ;697
000048  2001              MOVS     r0,#1                 ;697
00004a  f8840042          STRB     r0,[r4,#0x42]         ;697
00004e  2043              MOVS     r0,#0x43              ;697
000050  5501              STRB     r1,[r0,r4]            ;697
000052  2044              MOVS     r0,#0x44              ;697
000054  5501              STRB     r1,[r0,r4]            ;697
000056  2045              MOVS     r0,#0x45              ;697
000058  5501              STRB     r1,[r0,r4]            ;697
00005a  bf00              NOP                            ;697
00005c  2001              MOVS     r0,#1                 ;700
00005e  f884003d          STRB     r0,[r4,#0x3d]         ;700
000062  2000              MOVS     r0,#0                 ;702
000064  e7d0              B        |L56.8|
;;;704    
                          ENDP


                          AREA ||i.HAL_TIM_OC_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_MspDeInit PROC
;;;767      */
;;;768    __weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;769    {
;;;770      /* Prevent unused argument(s) compilation warning */
;;;771      UNUSED(htim);
;;;772    
;;;773      /* NOTE : This function should not be modified, when the callback is needed,
;;;774                the HAL_TIM_OC_MspDeInit could be implemented in the user file
;;;775       */
;;;776    }
;;;777    
                          ENDP


                          AREA ||i.HAL_TIM_OC_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OC_MspInit PROC
;;;752      */
;;;753    __weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;754    {
;;;755      /* Prevent unused argument(s) compilation warning */
;;;756      UNUSED(htim);
;;;757    
;;;758      /* NOTE : This function should not be modified, when the callback is needed,
;;;759                the HAL_TIM_OC_MspInit could be implemented in the user file
;;;760       */
;;;761    }
;;;762    
                          ENDP


                          AREA ||i.HAL_TIM_OC_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OC_Start PROC
;;;788      */
;;;789    HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;790    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;791      uint32_t tmpsmcr;
;;;792    
;;;793      /* Check the parameters */
;;;794      assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;795    
;;;796      /* Check the TIM channel state */
;;;797      if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
000006  b915              CBNZ     r5,|L59.14|
000008  f894003e          LDRB     r0,[r4,#0x3e]
00000c  e00b              B        |L59.38|
                  |L59.14|
00000e  2d04              CMP      r5,#4
000010  d102              BNE      |L59.24|
000012  203f              MOVS     r0,#0x3f
000014  5d00              LDRB     r0,[r0,r4]
000016  e006              B        |L59.38|
                  |L59.24|
000018  2d08              CMP      r5,#8
00001a  d102              BNE      |L59.34|
00001c  2040              MOVS     r0,#0x40
00001e  5d00              LDRB     r0,[r0,r4]
000020  e001              B        |L59.38|
                  |L59.34|
000022  2041              MOVS     r0,#0x41
000024  5d00              LDRB     r0,[r0,r4]
                  |L59.38|
000026  2801              CMP      r0,#1
000028  d001              BEQ      |L59.46|
;;;798      {
;;;799        return HAL_ERROR;
00002a  2001              MOVS     r0,#1
                  |L59.44|
;;;800      }
;;;801    
;;;802      /* Set the TIM channel state */
;;;803      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;804    
;;;805      /* Enable the Output compare channel */
;;;806      TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;807    
;;;808      if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;809      {
;;;810        /* Enable the main output */
;;;811        __HAL_TIM_MOE_ENABLE(htim);
;;;812      }
;;;813    
;;;814      /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;815      if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;816      {
;;;817        tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;818        if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;819        {
;;;820          __HAL_TIM_ENABLE(htim);
;;;821        }
;;;822      }
;;;823      else
;;;824      {
;;;825        __HAL_TIM_ENABLE(htim);
;;;826      }
;;;827    
;;;828      /* Return function status */
;;;829      return HAL_OK;
;;;830    }
00002c  bd70              POP      {r4-r6,pc}
                  |L59.46|
00002e  b91d              CBNZ     r5,|L59.56|
000030  2002              MOVS     r0,#2                 ;803
000032  f884003e          STRB     r0,[r4,#0x3e]         ;803
000036  e00e              B        |L59.86|
                  |L59.56|
000038  2d04              CMP      r5,#4                 ;803
00003a  d103              BNE      |L59.68|
00003c  2102              MOVS     r1,#2                 ;803
00003e  203f              MOVS     r0,#0x3f              ;803
000040  5501              STRB     r1,[r0,r4]            ;803
000042  e008              B        |L59.86|
                  |L59.68|
000044  2d08              CMP      r5,#8                 ;803
000046  d103              BNE      |L59.80|
000048  2102              MOVS     r1,#2                 ;803
00004a  2040              MOVS     r0,#0x40              ;803
00004c  5501              STRB     r1,[r0,r4]            ;803
00004e  e002              B        |L59.86|
                  |L59.80|
000050  2102              MOVS     r1,#2                 ;803
000052  2041              MOVS     r0,#0x41              ;803
000054  5501              STRB     r1,[r0,r4]            ;803
                  |L59.86|
000056  2201              MOVS     r2,#1                 ;806
000058  4629              MOV      r1,r5                 ;806
00005a  6820              LDR      r0,[r4,#0]            ;806
00005c  f7fffffe          BL       TIM_CCxChannelCmd
000060  491d              LDR      r1,|L59.216|
000062  6820              LDR      r0,[r4,#0]            ;808
000064  4288              CMP      r0,r1                 ;808
000066  d101              BNE      |L59.108|
000068  2001              MOVS     r0,#1                 ;808
00006a  e000              B        |L59.110|
                  |L59.108|
00006c  2000              MOVS     r0,#0                 ;808
                  |L59.110|
00006e  b128              CBZ      r0,|L59.124|
000070  6820              LDR      r0,[r4,#0]            ;811
000072  6c40              LDR      r0,[r0,#0x44]         ;811
000074  f4404000          ORR      r0,r0,#0x8000         ;811
000078  6821              LDR      r1,[r4,#0]            ;811
00007a  6448              STR      r0,[r1,#0x44]         ;811
                  |L59.124|
00007c  4916              LDR      r1,|L59.216|
00007e  6820              LDR      r0,[r4,#0]            ;815
000080  4288              CMP      r0,r1                 ;815
000082  d013              BEQ      |L59.172|
000084  6820              LDR      r0,[r4,#0]            ;815
000086  f1b04f80          CMP      r0,#0x40000000        ;815
00008a  d00f              BEQ      |L59.172|
00008c  4913              LDR      r1,|L59.220|
00008e  6820              LDR      r0,[r4,#0]            ;815
000090  4288              CMP      r0,r1                 ;815
000092  d00b              BEQ      |L59.172|
000094  4912              LDR      r1,|L59.224|
000096  6820              LDR      r0,[r4,#0]            ;815
000098  4288              CMP      r0,r1                 ;815
00009a  d007              BEQ      |L59.172|
00009c  4911              LDR      r1,|L59.228|
00009e  6820              LDR      r0,[r4,#0]            ;815
0000a0  4288              CMP      r0,r1                 ;815
0000a2  d003              BEQ      |L59.172|
0000a4  4910              LDR      r1,|L59.232|
0000a6  6820              LDR      r0,[r4,#0]            ;815
0000a8  4288              CMP      r0,r1                 ;815
0000aa  d10c              BNE      |L59.198|
                  |L59.172|
0000ac  6820              LDR      r0,[r4,#0]            ;817
0000ae  6880              LDR      r0,[r0,#8]            ;817
0000b0  f0000607          AND      r6,r0,#7              ;817
0000b4  2e06              CMP      r6,#6                 ;818
0000b6  d00c              BEQ      |L59.210|
0000b8  6820              LDR      r0,[r4,#0]            ;820
0000ba  6800              LDR      r0,[r0,#0]            ;820
0000bc  f0400001          ORR      r0,r0,#1              ;820
0000c0  6821              LDR      r1,[r4,#0]            ;820
0000c2  6008              STR      r0,[r1,#0]            ;820
0000c4  e005              B        |L59.210|
                  |L59.198|
0000c6  6820              LDR      r0,[r4,#0]            ;825
0000c8  6800              LDR      r0,[r0,#0]            ;825
0000ca  f0400001          ORR      r0,r0,#1              ;825
0000ce  6821              LDR      r1,[r4,#0]            ;825
0000d0  6008              STR      r0,[r1,#0]            ;825
                  |L59.210|
0000d2  2000              MOVS     r0,#0                 ;829
0000d4  e7aa              B        |L59.44|
;;;831    
                          ENDP

0000d6  0000              DCW      0x0000
                  |L59.216|
                          DCD      0x40010000
                  |L59.220|
                          DCD      0x40000400
                  |L59.224|
                          DCD      0x40000800
                  |L59.228|
                          DCD      0x40000c00
                  |L59.232|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_OC_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OC_Start_DMA PROC
;;;1047     */
;;;1048   HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;1049                                          uint16_t Length)
;;;1050   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
00000a  461f              MOV      r7,r3
;;;1051     HAL_StatusTypeDef status = HAL_OK;
00000c  f04f0800          MOV      r8,#0
;;;1052     uint32_t tmpsmcr;
;;;1053   
;;;1054     /* Check the parameters */
;;;1055     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1056   
;;;1057     /* Set the TIM channel state */
;;;1058     if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
000010  b915              CBNZ     r5,|L60.24|
000012  f894003e          LDRB     r0,[r4,#0x3e]
000016  e00b              B        |L60.48|
                  |L60.24|
000018  2d04              CMP      r5,#4
00001a  d102              BNE      |L60.34|
00001c  203f              MOVS     r0,#0x3f
00001e  5d00              LDRB     r0,[r0,r4]
000020  e006              B        |L60.48|
                  |L60.34|
000022  2d08              CMP      r5,#8
000024  d102              BNE      |L60.44|
000026  2040              MOVS     r0,#0x40
000028  5d00              LDRB     r0,[r0,r4]
00002a  e001              B        |L60.48|
                  |L60.44|
00002c  2041              MOVS     r0,#0x41
00002e  5d00              LDRB     r0,[r0,r4]
                  |L60.48|
000030  2802              CMP      r0,#2
000032  d101              BNE      |L60.56|
                  |L60.52|
;;;1059     {
;;;1060       return HAL_BUSY;
;;;1061     }
;;;1062     else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
;;;1063     {
;;;1064       if ((pData == NULL) || (Length == 0U))
;;;1065       {
;;;1066         return HAL_ERROR;
;;;1067       }
;;;1068       else
;;;1069       {
;;;1070         TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1071       }
;;;1072     }
;;;1073     else
;;;1074     {
;;;1075       return HAL_ERROR;
;;;1076     }
;;;1077   
;;;1078     switch (Channel)
;;;1079     {
;;;1080       case TIM_CHANNEL_1:
;;;1081       {
;;;1082         /* Set the DMA compare callbacks */
;;;1083         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1084         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1085   
;;;1086         /* Set the DMA error callback */
;;;1087         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;1088   
;;;1089         /* Enable the DMA stream */
;;;1090         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
;;;1091                              Length) != HAL_OK)
;;;1092         {
;;;1093           /* Return error status */
;;;1094           return HAL_ERROR;
;;;1095         }
;;;1096   
;;;1097         /* Enable the TIM Capture/Compare 1 DMA request */
;;;1098         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;1099         break;
;;;1100       }
;;;1101   
;;;1102       case TIM_CHANNEL_2:
;;;1103       {
;;;1104         /* Set the DMA compare callbacks */
;;;1105         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1106         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1107   
;;;1108         /* Set the DMA error callback */
;;;1109         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
;;;1110   
;;;1111         /* Enable the DMA stream */
;;;1112         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
;;;1113                              Length) != HAL_OK)
;;;1114         {
;;;1115           /* Return error status */
;;;1116           return HAL_ERROR;
;;;1117         }
;;;1118   
;;;1119         /* Enable the TIM Capture/Compare 2 DMA request */
;;;1120         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;1121         break;
;;;1122       }
;;;1123   
;;;1124       case TIM_CHANNEL_3:
;;;1125       {
;;;1126         /* Set the DMA compare callbacks */
;;;1127         htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1128         htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1129   
;;;1130         /* Set the DMA error callback */
;;;1131         htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
;;;1132   
;;;1133         /* Enable the DMA stream */
;;;1134         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
;;;1135                              Length) != HAL_OK)
;;;1136         {
;;;1137           /* Return error status */
;;;1138           return HAL_ERROR;
;;;1139         }
;;;1140         /* Enable the TIM Capture/Compare 3 DMA request */
;;;1141         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
;;;1142         break;
;;;1143       }
;;;1144   
;;;1145       case TIM_CHANNEL_4:
;;;1146       {
;;;1147         /* Set the DMA compare callbacks */
;;;1148         htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1149         htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1150   
;;;1151         /* Set the DMA error callback */
;;;1152         htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
;;;1153   
;;;1154         /* Enable the DMA stream */
;;;1155         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
;;;1156                              Length) != HAL_OK)
;;;1157         {
;;;1158           /* Return error status */
;;;1159           return HAL_ERROR;
;;;1160         }
;;;1161         /* Enable the TIM Capture/Compare 4 DMA request */
;;;1162         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
;;;1163         break;
;;;1164       }
;;;1165   
;;;1166       default:
;;;1167         status = HAL_ERROR;
;;;1168         break;
;;;1169     }
;;;1170   
;;;1171     if (status == HAL_OK)
;;;1172     {
;;;1173       /* Enable the Output compare channel */
;;;1174       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;1175   
;;;1176       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;1177       {
;;;1178         /* Enable the main output */
;;;1179         __HAL_TIM_MOE_ENABLE(htim);
;;;1180       }
;;;1181   
;;;1182       /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1183       if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1184       {
;;;1185         tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1186         if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1187         {
;;;1188           __HAL_TIM_ENABLE(htim);
;;;1189         }
;;;1190       }
;;;1191       else
;;;1192       {
;;;1193         __HAL_TIM_ENABLE(htim);
;;;1194       }
;;;1195     }
;;;1196   
;;;1197     /* Return function status */
;;;1198     return status;
;;;1199   }
000034  e8bd87f0          POP      {r4-r10,pc}
                  |L60.56|
000038  b915              CBNZ     r5,|L60.64|
00003a  f894003e          LDRB     r0,[r4,#0x3e]         ;1062
00003e  e00b              B        |L60.88|
                  |L60.64|
000040  2d04              CMP      r5,#4                 ;1062
000042  d102              BNE      |L60.74|
000044  203f              MOVS     r0,#0x3f              ;1062
000046  5d00              LDRB     r0,[r0,r4]            ;1062
000048  e006              B        |L60.88|
                  |L60.74|
00004a  2d08              CMP      r5,#8                 ;1062
00004c  d102              BNE      |L60.84|
00004e  2040              MOVS     r0,#0x40              ;1062
000050  5d00              LDRB     r0,[r0,r4]            ;1062
000052  e001              B        |L60.88|
                  |L60.84|
000054  2041              MOVS     r0,#0x41              ;1062
000056  5d00              LDRB     r0,[r0,r4]            ;1062
                  |L60.88|
000058  2801              CMP      r0,#1                 ;1062
00005a  d118              BNE      |L60.142|
00005c  b106              CBZ      r6,|L60.96|
00005e  b90f              CBNZ     r7,|L60.100|
                  |L60.96|
000060  2001              MOVS     r0,#1                 ;1066
000062  e7e7              B        |L60.52|
                  |L60.100|
000064  b91d              CBNZ     r5,|L60.110|
000066  2002              MOVS     r0,#2                 ;1070
000068  f884003e          STRB     r0,[r4,#0x3e]         ;1070
00006c  e011              B        |L60.146|
                  |L60.110|
00006e  2d04              CMP      r5,#4                 ;1070
000070  d103              BNE      |L60.122|
000072  2102              MOVS     r1,#2                 ;1070
000074  203f              MOVS     r0,#0x3f              ;1070
000076  5501              STRB     r1,[r0,r4]            ;1070
000078  e00b              B        |L60.146|
                  |L60.122|
00007a  2d08              CMP      r5,#8                 ;1070
00007c  d103              BNE      |L60.134|
00007e  2102              MOVS     r1,#2                 ;1070
000080  2040              MOVS     r0,#0x40              ;1070
000082  5501              STRB     r1,[r0,r4]            ;1070
000084  e005              B        |L60.146|
                  |L60.134|
000086  2102              MOVS     r1,#2                 ;1070
000088  2041              MOVS     r0,#0x41              ;1070
00008a  5501              STRB     r1,[r0,r4]            ;1070
00008c  e001              B        |L60.146|
                  |L60.142|
00008e  2001              MOVS     r0,#1                 ;1075
000090  e7d0              B        |L60.52|
                  |L60.146|
000092  b135              CBZ      r5,|L60.162|
000094  2d04              CMP      r5,#4                 ;1078
000096  d01f              BEQ      |L60.216|
000098  2d08              CMP      r5,#8                 ;1078
00009a  d038              BEQ      |L60.270|
00009c  2d0c              CMP      r5,#0xc               ;1078
00009e  d16c              BNE      |L60.378|
0000a0  e050              B        |L60.324|
                  |L60.162|
0000a2  495a              LDR      r1,|L60.524|
0000a4  6a60              LDR      r0,[r4,#0x24]         ;1083
0000a6  63c1              STR      r1,[r0,#0x3c]         ;1083
0000a8  4959              LDR      r1,|L60.528|
0000aa  6a60              LDR      r0,[r4,#0x24]         ;1084
0000ac  6401              STR      r1,[r0,#0x40]         ;1084
0000ae  4959              LDR      r1,|L60.532|
0000b0  6a60              LDR      r0,[r4,#0x24]         ;1087
0000b2  64c1              STR      r1,[r0,#0x4c]         ;1087
0000b4  6821              LDR      r1,[r4,#0]            ;1090
0000b6  f1010234          ADD      r2,r1,#0x34           ;1090
0000ba  463b              MOV      r3,r7                 ;1090
0000bc  4631              MOV      r1,r6                 ;1090
0000be  6a60              LDR      r0,[r4,#0x24]         ;1090
0000c0  f7fffffe          BL       HAL_DMA_Start_IT
0000c4  b108              CBZ      r0,|L60.202|
0000c6  2001              MOVS     r0,#1                 ;1094
0000c8  e7b4              B        |L60.52|
                  |L60.202|
0000ca  6820              LDR      r0,[r4,#0]            ;1098
0000cc  68c0              LDR      r0,[r0,#0xc]          ;1098
0000ce  f4407000          ORR      r0,r0,#0x200          ;1098
0000d2  6821              LDR      r1,[r4,#0]            ;1098
0000d4  60c8              STR      r0,[r1,#0xc]          ;1098
0000d6  e053              B        |L60.384|
                  |L60.216|
0000d8  494c              LDR      r1,|L60.524|
0000da  6aa0              LDR      r0,[r4,#0x28]         ;1105
0000dc  63c1              STR      r1,[r0,#0x3c]         ;1105
0000de  494c              LDR      r1,|L60.528|
0000e0  6aa0              LDR      r0,[r4,#0x28]         ;1106
0000e2  6401              STR      r1,[r0,#0x40]         ;1106
0000e4  494b              LDR      r1,|L60.532|
0000e6  6aa0              LDR      r0,[r4,#0x28]         ;1109
0000e8  64c1              STR      r1,[r0,#0x4c]         ;1109
0000ea  6821              LDR      r1,[r4,#0]            ;1112
0000ec  f1010238          ADD      r2,r1,#0x38           ;1112
0000f0  463b              MOV      r3,r7                 ;1112
0000f2  4631              MOV      r1,r6                 ;1112
0000f4  6aa0              LDR      r0,[r4,#0x28]         ;1112
0000f6  f7fffffe          BL       HAL_DMA_Start_IT
0000fa  b108              CBZ      r0,|L60.256|
0000fc  2001              MOVS     r0,#1                 ;1116
0000fe  e799              B        |L60.52|
                  |L60.256|
000100  6820              LDR      r0,[r4,#0]            ;1120
000102  68c0              LDR      r0,[r0,#0xc]          ;1120
000104  f4406080          ORR      r0,r0,#0x400          ;1120
000108  6821              LDR      r1,[r4,#0]            ;1120
00010a  60c8              STR      r0,[r1,#0xc]          ;1120
00010c  e038              B        |L60.384|
                  |L60.270|
00010e  493f              LDR      r1,|L60.524|
000110  6ae0              LDR      r0,[r4,#0x2c]         ;1127
000112  63c1              STR      r1,[r0,#0x3c]         ;1127
000114  493e              LDR      r1,|L60.528|
000116  6ae0              LDR      r0,[r4,#0x2c]         ;1128
000118  6401              STR      r1,[r0,#0x40]         ;1128
00011a  493e              LDR      r1,|L60.532|
00011c  6ae0              LDR      r0,[r4,#0x2c]         ;1131
00011e  64c1              STR      r1,[r0,#0x4c]         ;1131
000120  6821              LDR      r1,[r4,#0]            ;1134
000122  f101023c          ADD      r2,r1,#0x3c           ;1134
000126  463b              MOV      r3,r7                 ;1134
000128  4631              MOV      r1,r6                 ;1134
00012a  6ae0              LDR      r0,[r4,#0x2c]         ;1134
00012c  f7fffffe          BL       HAL_DMA_Start_IT
000130  b108              CBZ      r0,|L60.310|
000132  2001              MOVS     r0,#1                 ;1138
000134  e77e              B        |L60.52|
                  |L60.310|
000136  6820              LDR      r0,[r4,#0]            ;1141
000138  68c0              LDR      r0,[r0,#0xc]          ;1141
00013a  f4406000          ORR      r0,r0,#0x800          ;1141
00013e  6821              LDR      r1,[r4,#0]            ;1141
000140  60c8              STR      r0,[r1,#0xc]          ;1141
000142  e01d              B        |L60.384|
                  |L60.324|
000144  4931              LDR      r1,|L60.524|
000146  6b20              LDR      r0,[r4,#0x30]         ;1148
000148  63c1              STR      r1,[r0,#0x3c]         ;1148
00014a  4931              LDR      r1,|L60.528|
00014c  6b20              LDR      r0,[r4,#0x30]         ;1149
00014e  6401              STR      r1,[r0,#0x40]         ;1149
000150  4930              LDR      r1,|L60.532|
000152  6b20              LDR      r0,[r4,#0x30]         ;1152
000154  64c1              STR      r1,[r0,#0x4c]         ;1152
000156  6821              LDR      r1,[r4,#0]            ;1155
000158  f1010240          ADD      r2,r1,#0x40           ;1155
00015c  463b              MOV      r3,r7                 ;1155
00015e  4631              MOV      r1,r6                 ;1155
000160  6b20              LDR      r0,[r4,#0x30]         ;1155
000162  f7fffffe          BL       HAL_DMA_Start_IT
000166  b108              CBZ      r0,|L60.364|
000168  2001              MOVS     r0,#1                 ;1159
00016a  e763              B        |L60.52|
                  |L60.364|
00016c  6820              LDR      r0,[r4,#0]            ;1162
00016e  68c0              LDR      r0,[r0,#0xc]          ;1162
000170  f4405080          ORR      r0,r0,#0x1000         ;1162
000174  6821              LDR      r1,[r4,#0]            ;1162
000176  60c8              STR      r0,[r1,#0xc]          ;1162
000178  e002              B        |L60.384|
                  |L60.378|
00017a  f04f0801          MOV      r8,#1                 ;1167
00017e  bf00              NOP                            ;1168
                  |L60.384|
000180  bf00              NOP                            ;1099
000182  f1b80f00          CMP      r8,#0                 ;1171
000186  d13e              BNE      |L60.518|
000188  2201              MOVS     r2,#1                 ;1174
00018a  4629              MOV      r1,r5                 ;1174
00018c  6820              LDR      r0,[r4,#0]            ;1174
00018e  f7fffffe          BL       TIM_CCxChannelCmd
000192  4921              LDR      r1,|L60.536|
000194  6820              LDR      r0,[r4,#0]            ;1176
000196  4288              CMP      r0,r1                 ;1176
000198  d101              BNE      |L60.414|
00019a  2001              MOVS     r0,#1                 ;1176
00019c  e000              B        |L60.416|
                  |L60.414|
00019e  2000              MOVS     r0,#0                 ;1176
                  |L60.416|
0001a0  b128              CBZ      r0,|L60.430|
0001a2  6820              LDR      r0,[r4,#0]            ;1179
0001a4  6c40              LDR      r0,[r0,#0x44]         ;1179
0001a6  f4404000          ORR      r0,r0,#0x8000         ;1179
0001aa  6821              LDR      r1,[r4,#0]            ;1179
0001ac  6448              STR      r0,[r1,#0x44]         ;1179
                  |L60.430|
0001ae  491a              LDR      r1,|L60.536|
0001b0  6820              LDR      r0,[r4,#0]            ;1183
0001b2  4288              CMP      r0,r1                 ;1183
0001b4  d013              BEQ      |L60.478|
0001b6  6820              LDR      r0,[r4,#0]            ;1183
0001b8  f1b04f80          CMP      r0,#0x40000000        ;1183
0001bc  d00f              BEQ      |L60.478|
0001be  4917              LDR      r1,|L60.540|
0001c0  6820              LDR      r0,[r4,#0]            ;1183
0001c2  4288              CMP      r0,r1                 ;1183
0001c4  d00b              BEQ      |L60.478|
0001c6  4916              LDR      r1,|L60.544|
0001c8  6820              LDR      r0,[r4,#0]            ;1183
0001ca  4288              CMP      r0,r1                 ;1183
0001cc  d007              BEQ      |L60.478|
0001ce  4915              LDR      r1,|L60.548|
0001d0  6820              LDR      r0,[r4,#0]            ;1183
0001d2  4288              CMP      r0,r1                 ;1183
0001d4  d003              BEQ      |L60.478|
0001d6  4914              LDR      r1,|L60.552|
0001d8  6820              LDR      r0,[r4,#0]            ;1183
0001da  4288              CMP      r0,r1                 ;1183
0001dc  d10d              BNE      |L60.506|
                  |L60.478|
0001de  6820              LDR      r0,[r4,#0]            ;1185
0001e0  6880              LDR      r0,[r0,#8]            ;1185
0001e2  f0000907          AND      r9,r0,#7              ;1185
0001e6  f1b90f06          CMP      r9,#6                 ;1186
0001ea  d00c              BEQ      |L60.518|
0001ec  6820              LDR      r0,[r4,#0]            ;1188
0001ee  6800              LDR      r0,[r0,#0]            ;1188
0001f0  f0400001          ORR      r0,r0,#1              ;1188
0001f4  6821              LDR      r1,[r4,#0]            ;1188
0001f6  6008              STR      r0,[r1,#0]            ;1188
0001f8  e005              B        |L60.518|
                  |L60.506|
0001fa  6820              LDR      r0,[r4,#0]            ;1193
0001fc  6800              LDR      r0,[r0,#0]            ;1193
0001fe  f0400001          ORR      r0,r0,#1              ;1193
000202  6821              LDR      r1,[r4,#0]            ;1193
000204  6008              STR      r0,[r1,#0]            ;1193
                  |L60.518|
000206  4640              MOV      r0,r8                 ;1198
000208  e714              B        |L60.52|
;;;1200   
                          ENDP

00020a  0000              DCW      0x0000
                  |L60.524|
                          DCD      TIM_DMADelayPulseCplt
                  |L60.528|
                          DCD      TIM_DMADelayPulseHalfCplt
                  |L60.532|
                          DCD      TIM_DMAError
                  |L60.536|
                          DCD      0x40010000
                  |L60.540|
                          DCD      0x40000400
                  |L60.544|
                          DCD      0x40000800
                  |L60.548|
                          DCD      0x40000c00
                  |L60.552|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_OC_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OC_Start_IT PROC
;;;877      */
;;;878    HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b5f0              PUSH     {r4-r7,lr}
;;;879    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;880      HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;881      uint32_t tmpsmcr;
;;;882    
;;;883      /* Check the parameters */
;;;884      assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;885    
;;;886      /* Check the TIM channel state */
;;;887      if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
000008  b915              CBNZ     r5,|L61.16|
00000a  f894003e          LDRB     r0,[r4,#0x3e]
00000e  e00b              B        |L61.40|
                  |L61.16|
000010  2d04              CMP      r5,#4
000012  d102              BNE      |L61.26|
000014  203f              MOVS     r0,#0x3f
000016  5d00              LDRB     r0,[r0,r4]
000018  e006              B        |L61.40|
                  |L61.26|
00001a  2d08              CMP      r5,#8
00001c  d102              BNE      |L61.36|
00001e  2040              MOVS     r0,#0x40
000020  5d00              LDRB     r0,[r0,r4]
000022  e001              B        |L61.40|
                  |L61.36|
000024  2041              MOVS     r0,#0x41
000026  5d00              LDRB     r0,[r0,r4]
                  |L61.40|
000028  2801              CMP      r0,#1
00002a  d001              BEQ      |L61.48|
;;;888      {
;;;889        return HAL_ERROR;
00002c  2001              MOVS     r0,#1
                  |L61.46|
;;;890      }
;;;891    
;;;892      /* Set the TIM channel state */
;;;893      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;894    
;;;895      switch (Channel)
;;;896      {
;;;897        case TIM_CHANNEL_1:
;;;898        {
;;;899          /* Enable the TIM Capture/Compare 1 interrupt */
;;;900          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;901          break;
;;;902        }
;;;903    
;;;904        case TIM_CHANNEL_2:
;;;905        {
;;;906          /* Enable the TIM Capture/Compare 2 interrupt */
;;;907          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;908          break;
;;;909        }
;;;910    
;;;911        case TIM_CHANNEL_3:
;;;912        {
;;;913          /* Enable the TIM Capture/Compare 3 interrupt */
;;;914          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
;;;915          break;
;;;916        }
;;;917    
;;;918        case TIM_CHANNEL_4:
;;;919        {
;;;920          /* Enable the TIM Capture/Compare 4 interrupt */
;;;921          __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
;;;922          break;
;;;923        }
;;;924    
;;;925        default:
;;;926          status = HAL_ERROR;
;;;927          break;
;;;928      }
;;;929    
;;;930      if (status == HAL_OK)
;;;931      {
;;;932        /* Enable the Output compare channel */
;;;933        TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;934    
;;;935        if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;936        {
;;;937          /* Enable the main output */
;;;938          __HAL_TIM_MOE_ENABLE(htim);
;;;939        }
;;;940    
;;;941        /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;942        if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;943        {
;;;944          tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;945          if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;946          {
;;;947            __HAL_TIM_ENABLE(htim);
;;;948          }
;;;949        }
;;;950        else
;;;951        {
;;;952          __HAL_TIM_ENABLE(htim);
;;;953        }
;;;954      }
;;;955    
;;;956      /* Return function status */
;;;957      return status;
;;;958    }
00002e  bdf0              POP      {r4-r7,pc}
                  |L61.48|
000030  b91d              CBNZ     r5,|L61.58|
000032  2002              MOVS     r0,#2                 ;893
000034  f884003e          STRB     r0,[r4,#0x3e]         ;893
000038  e00e              B        |L61.88|
                  |L61.58|
00003a  2d04              CMP      r5,#4                 ;893
00003c  d103              BNE      |L61.70|
00003e  2102              MOVS     r1,#2                 ;893
000040  203f              MOVS     r0,#0x3f              ;893
000042  5501              STRB     r1,[r0,r4]            ;893
000044  e008              B        |L61.88|
                  |L61.70|
000046  2d08              CMP      r5,#8                 ;893
000048  d103              BNE      |L61.82|
00004a  2102              MOVS     r1,#2                 ;893
00004c  2040              MOVS     r0,#0x40              ;893
00004e  5501              STRB     r1,[r0,r4]            ;893
000050  e002              B        |L61.88|
                  |L61.82|
000052  2102              MOVS     r1,#2                 ;893
000054  2041              MOVS     r0,#0x41              ;893
000056  5501              STRB     r1,[r0,r4]            ;893
                  |L61.88|
000058  b135              CBZ      r5,|L61.104|
00005a  2d04              CMP      r5,#4                 ;895
00005c  d00b              BEQ      |L61.118|
00005e  2d08              CMP      r5,#8                 ;895
000060  d010              BEQ      |L61.132|
000062  2d0c              CMP      r5,#0xc               ;895
000064  d11c              BNE      |L61.160|
000066  e014              B        |L61.146|
                  |L61.104|
000068  6820              LDR      r0,[r4,#0]            ;900
00006a  68c0              LDR      r0,[r0,#0xc]          ;900
00006c  f0400002          ORR      r0,r0,#2              ;900
000070  6821              LDR      r1,[r4,#0]            ;900
000072  60c8              STR      r0,[r1,#0xc]          ;900
000074  e016              B        |L61.164|
                  |L61.118|
000076  6820              LDR      r0,[r4,#0]            ;907
000078  68c0              LDR      r0,[r0,#0xc]          ;907
00007a  f0400004          ORR      r0,r0,#4              ;907
00007e  6821              LDR      r1,[r4,#0]            ;907
000080  60c8              STR      r0,[r1,#0xc]          ;907
000082  e00f              B        |L61.164|
                  |L61.132|
000084  6820              LDR      r0,[r4,#0]            ;914
000086  68c0              LDR      r0,[r0,#0xc]          ;914
000088  f0400008          ORR      r0,r0,#8              ;914
00008c  6821              LDR      r1,[r4,#0]            ;914
00008e  60c8              STR      r0,[r1,#0xc]          ;914
000090  e008              B        |L61.164|
                  |L61.146|
000092  6820              LDR      r0,[r4,#0]            ;921
000094  68c0              LDR      r0,[r0,#0xc]          ;921
000096  f0400010          ORR      r0,r0,#0x10           ;921
00009a  6821              LDR      r1,[r4,#0]            ;921
00009c  60c8              STR      r0,[r1,#0xc]          ;921
00009e  e001              B        |L61.164|
                  |L61.160|
0000a0  2601              MOVS     r6,#1                 ;926
0000a2  bf00              NOP                            ;927
                  |L61.164|
0000a4  bf00              NOP                            ;901
0000a6  bbb6              CBNZ     r6,|L61.278|
0000a8  2201              MOVS     r2,#1                 ;933
0000aa  4629              MOV      r1,r5                 ;933
0000ac  6820              LDR      r0,[r4,#0]            ;933
0000ae  f7fffffe          BL       TIM_CCxChannelCmd
0000b2  491d              LDR      r1,|L61.296|
0000b4  6820              LDR      r0,[r4,#0]            ;935
0000b6  4288              CMP      r0,r1                 ;935
0000b8  d101              BNE      |L61.190|
0000ba  2001              MOVS     r0,#1                 ;935
0000bc  e000              B        |L61.192|
                  |L61.190|
0000be  2000              MOVS     r0,#0                 ;935
                  |L61.192|
0000c0  b128              CBZ      r0,|L61.206|
0000c2  6820              LDR      r0,[r4,#0]            ;938
0000c4  6c40              LDR      r0,[r0,#0x44]         ;938
0000c6  f4404000          ORR      r0,r0,#0x8000         ;938
0000ca  6821              LDR      r1,[r4,#0]            ;938
0000cc  6448              STR      r0,[r1,#0x44]         ;938
                  |L61.206|
0000ce  4916              LDR      r1,|L61.296|
0000d0  6820              LDR      r0,[r4,#0]            ;942
0000d2  4288              CMP      r0,r1                 ;942
0000d4  d013              BEQ      |L61.254|
0000d6  6820              LDR      r0,[r4,#0]            ;942
0000d8  f1b04f80          CMP      r0,#0x40000000        ;942
0000dc  d00f              BEQ      |L61.254|
0000de  4913              LDR      r1,|L61.300|
0000e0  6820              LDR      r0,[r4,#0]            ;942
0000e2  4288              CMP      r0,r1                 ;942
0000e4  d00b              BEQ      |L61.254|
0000e6  4912              LDR      r1,|L61.304|
0000e8  6820              LDR      r0,[r4,#0]            ;942
0000ea  4288              CMP      r0,r1                 ;942
0000ec  d007              BEQ      |L61.254|
0000ee  4911              LDR      r1,|L61.308|
0000f0  6820              LDR      r0,[r4,#0]            ;942
0000f2  4288              CMP      r0,r1                 ;942
0000f4  d003              BEQ      |L61.254|
0000f6  4910              LDR      r1,|L61.312|
0000f8  6820              LDR      r0,[r4,#0]            ;942
0000fa  4288              CMP      r0,r1                 ;942
0000fc  d10c              BNE      |L61.280|
                  |L61.254|
0000fe  6820              LDR      r0,[r4,#0]            ;944
000100  6880              LDR      r0,[r0,#8]            ;944
000102  f0000707          AND      r7,r0,#7              ;944
000106  2f06              CMP      r7,#6                 ;945
000108  d00c              BEQ      |L61.292|
00010a  6820              LDR      r0,[r4,#0]            ;947
00010c  6800              LDR      r0,[r0,#0]            ;947
00010e  f0400001          ORR      r0,r0,#1              ;947
000112  6821              LDR      r1,[r4,#0]            ;947
000114  6008              STR      r0,[r1,#0]            ;947
                  |L61.278|
000116  e005              B        |L61.292|
                  |L61.280|
000118  6820              LDR      r0,[r4,#0]            ;952
00011a  6800              LDR      r0,[r0,#0]            ;952
00011c  f0400001          ORR      r0,r0,#1              ;952
000120  6821              LDR      r1,[r4,#0]            ;952
000122  6008              STR      r0,[r1,#0]            ;952
                  |L61.292|
000124  4630              MOV      r0,r6                 ;957
000126  e782              B        |L61.46|
;;;959    
                          ENDP

                  |L61.296|
                          DCD      0x40010000
                  |L61.300|
                          DCD      0x40000400
                  |L61.304|
                          DCD      0x40000800
                  |L61.308|
                          DCD      0x40000c00
                  |L61.312|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_OC_Stop||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OC_Stop PROC
;;;842      */
;;;843    HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b530              PUSH     {r4,r5,lr}
;;;844    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;845      /* Check the parameters */
;;;846      assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;847    
;;;848      /* Disable the Output compare channel */
;;;849      TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
000006  2200              MOVS     r2,#0
000008  4629              MOV      r1,r5
00000a  6820              LDR      r0,[r4,#0]
00000c  f7fffffe          BL       TIM_CCxChannelCmd
;;;850    
;;;851      if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
000010  4921              LDR      r1,|L62.152|
000012  6820              LDR      r0,[r4,#0]
000014  4288              CMP      r0,r1
000016  d101              BNE      |L62.28|
000018  2001              MOVS     r0,#1
00001a  e000              B        |L62.30|
                  |L62.28|
00001c  2000              MOVS     r0,#0
                  |L62.30|
00001e  b190              CBZ      r0,|L62.70|
;;;852      {
;;;853        /* Disable the Main Output */
;;;854        __HAL_TIM_MOE_DISABLE(htim);
000020  bf00              NOP      
000022  6820              LDR      r0,[r4,#0]
000024  6a00              LDR      r0,[r0,#0x20]
000026  f2411111          MOV      r1,#0x1111
00002a  4008              ANDS     r0,r0,r1
00002c  b950              CBNZ     r0,|L62.68|
00002e  6820              LDR      r0,[r4,#0]
000030  6a00              LDR      r0,[r0,#0x20]
000032  1089              ASRS     r1,r1,#2
000034  4008              ANDS     r0,r0,r1
000036  b928              CBNZ     r0,|L62.68|
000038  6820              LDR      r0,[r4,#0]
00003a  6c40              LDR      r0,[r0,#0x44]
00003c  f4204000          BIC      r0,r0,#0x8000
000040  6821              LDR      r1,[r4,#0]
000042  6448              STR      r0,[r1,#0x44]
                  |L62.68|
000044  bf00              NOP      
                  |L62.70|
;;;855      }
;;;856    
;;;857      /* Disable the Peripheral */
;;;858      __HAL_TIM_DISABLE(htim);
000046  bf00              NOP      
000048  6820              LDR      r0,[r4,#0]
00004a  6a00              LDR      r0,[r0,#0x20]
00004c  f2411111          MOV      r1,#0x1111
000050  4008              ANDS     r0,r0,r1
000052  b950              CBNZ     r0,|L62.106|
000054  6820              LDR      r0,[r4,#0]
000056  6a00              LDR      r0,[r0,#0x20]
000058  1089              ASRS     r1,r1,#2
00005a  4008              ANDS     r0,r0,r1
00005c  b928              CBNZ     r0,|L62.106|
00005e  6820              LDR      r0,[r4,#0]
000060  6800              LDR      r0,[r0,#0]
000062  f0200001          BIC      r0,r0,#1
000066  6821              LDR      r1,[r4,#0]
000068  6008              STR      r0,[r1,#0]
                  |L62.106|
00006a  bf00              NOP      
;;;859    
;;;860      /* Set the TIM channel state */
;;;861      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00006c  b91d              CBNZ     r5,|L62.118|
00006e  2001              MOVS     r0,#1
000070  f884003e          STRB     r0,[r4,#0x3e]
000074  e00e              B        |L62.148|
                  |L62.118|
000076  2d04              CMP      r5,#4
000078  d103              BNE      |L62.130|
00007a  2101              MOVS     r1,#1
00007c  203f              MOVS     r0,#0x3f
00007e  5501              STRB     r1,[r0,r4]
000080  e008              B        |L62.148|
                  |L62.130|
000082  2d08              CMP      r5,#8
000084  d103              BNE      |L62.142|
000086  2101              MOVS     r1,#1
000088  2040              MOVS     r0,#0x40
00008a  5501              STRB     r1,[r0,r4]
00008c  e002              B        |L62.148|
                  |L62.142|
00008e  2101              MOVS     r1,#1
000090  2041              MOVS     r0,#0x41
000092  5501              STRB     r1,[r0,r4]
                  |L62.148|
;;;862    
;;;863      /* Return function status */
;;;864      return HAL_OK;
000094  2000              MOVS     r0,#0
;;;865    }
000096  bd30              POP      {r4,r5,pc}
;;;866    
                          ENDP

                  |L62.152|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_OC_Stop_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OC_Stop_DMA PROC
;;;1211     */
;;;1212   HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1213   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1214     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;1215   
;;;1216     /* Check the parameters */
;;;1217     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1218   
;;;1219     switch (Channel)
000008  b135              CBZ      r5,|L63.24|
00000a  2d04              CMP      r5,#4
00000c  d00e              BEQ      |L63.44|
00000e  2d08              CMP      r5,#8
000010  d016              BEQ      |L63.64|
000012  2d0c              CMP      r5,#0xc
000014  d128              BNE      |L63.104|
000016  e01d              B        |L63.84|
                  |L63.24|
;;;1220     {
;;;1221       case TIM_CHANNEL_1:
;;;1222       {
;;;1223         /* Disable the TIM Capture/Compare 1 DMA request */
;;;1224         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
000018  6820              LDR      r0,[r4,#0]
00001a  68c0              LDR      r0,[r0,#0xc]
00001c  f4207000          BIC      r0,r0,#0x200
000020  6821              LDR      r1,[r4,#0]
000022  60c8              STR      r0,[r1,#0xc]
;;;1225         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000024  6a60              LDR      r0,[r4,#0x24]
000026  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1226         break;
00002a  e01f              B        |L63.108|
                  |L63.44|
;;;1227       }
;;;1228   
;;;1229       case TIM_CHANNEL_2:
;;;1230       {
;;;1231         /* Disable the TIM Capture/Compare 2 DMA request */
;;;1232         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
00002c  6820              LDR      r0,[r4,#0]
00002e  68c0              LDR      r0,[r0,#0xc]
000030  f4206080          BIC      r0,r0,#0x400
000034  6821              LDR      r1,[r4,#0]
000036  60c8              STR      r0,[r1,#0xc]
;;;1233         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000038  6aa0              LDR      r0,[r4,#0x28]
00003a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1234         break;
00003e  e015              B        |L63.108|
                  |L63.64|
;;;1235       }
;;;1236   
;;;1237       case TIM_CHANNEL_3:
;;;1238       {
;;;1239         /* Disable the TIM Capture/Compare 3 DMA request */
;;;1240         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
000040  6820              LDR      r0,[r4,#0]
000042  68c0              LDR      r0,[r0,#0xc]
000044  f4206000          BIC      r0,r0,#0x800
000048  6821              LDR      r1,[r4,#0]
00004a  60c8              STR      r0,[r1,#0xc]
;;;1241         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
00004c  6ae0              LDR      r0,[r4,#0x2c]
00004e  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1242         break;
000052  e00b              B        |L63.108|
                  |L63.84|
;;;1243       }
;;;1244   
;;;1245       case TIM_CHANNEL_4:
;;;1246       {
;;;1247         /* Disable the TIM Capture/Compare 4 interrupt */
;;;1248         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
000054  6820              LDR      r0,[r4,#0]
000056  68c0              LDR      r0,[r0,#0xc]
000058  f4205080          BIC      r0,r0,#0x1000
00005c  6821              LDR      r1,[r4,#0]
00005e  60c8              STR      r0,[r1,#0xc]
;;;1249         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
000060  6b20              LDR      r0,[r4,#0x30]
000062  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1250         break;
000066  e001              B        |L63.108|
                  |L63.104|
;;;1251       }
;;;1252   
;;;1253       default:
;;;1254         status = HAL_ERROR;
000068  2601              MOVS     r6,#1
;;;1255         break;
00006a  bf00              NOP      
                  |L63.108|
00006c  bf00              NOP                            ;1226
;;;1256     }
;;;1257   
;;;1258     if (status == HAL_OK)
00006e  2e00              CMP      r6,#0
000070  d146              BNE      |L63.256|
;;;1259     {
;;;1260       /* Disable the Output compare channel */
;;;1261       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
000072  2200              MOVS     r2,#0
000074  4629              MOV      r1,r5
000076  6820              LDR      r0,[r4,#0]
000078  f7fffffe          BL       TIM_CCxChannelCmd
;;;1262   
;;;1263       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
00007c  4921              LDR      r1,|L63.260|
00007e  6820              LDR      r0,[r4,#0]
000080  4288              CMP      r0,r1
000082  d101              BNE      |L63.136|
000084  2001              MOVS     r0,#1
000086  e000              B        |L63.138|
                  |L63.136|
000088  2000              MOVS     r0,#0
                  |L63.138|
00008a  b190              CBZ      r0,|L63.178|
;;;1264       {
;;;1265         /* Disable the Main Output */
;;;1266         __HAL_TIM_MOE_DISABLE(htim);
00008c  bf00              NOP      
00008e  6820              LDR      r0,[r4,#0]
000090  6a00              LDR      r0,[r0,#0x20]
000092  f2411111          MOV      r1,#0x1111
000096  4008              ANDS     r0,r0,r1
000098  b950              CBNZ     r0,|L63.176|
00009a  6820              LDR      r0,[r4,#0]
00009c  6a00              LDR      r0,[r0,#0x20]
00009e  1089              ASRS     r1,r1,#2
0000a0  4008              ANDS     r0,r0,r1
0000a2  b928              CBNZ     r0,|L63.176|
0000a4  6820              LDR      r0,[r4,#0]
0000a6  6c40              LDR      r0,[r0,#0x44]
0000a8  f4204000          BIC      r0,r0,#0x8000
0000ac  6821              LDR      r1,[r4,#0]
0000ae  6448              STR      r0,[r1,#0x44]
                  |L63.176|
0000b0  bf00              NOP      
                  |L63.178|
;;;1267       }
;;;1268   
;;;1269       /* Disable the Peripheral */
;;;1270       __HAL_TIM_DISABLE(htim);
0000b2  bf00              NOP      
0000b4  6820              LDR      r0,[r4,#0]
0000b6  6a00              LDR      r0,[r0,#0x20]
0000b8  f2411111          MOV      r1,#0x1111
0000bc  4008              ANDS     r0,r0,r1
0000be  b950              CBNZ     r0,|L63.214|
0000c0  6820              LDR      r0,[r4,#0]
0000c2  6a00              LDR      r0,[r0,#0x20]
0000c4  1089              ASRS     r1,r1,#2
0000c6  4008              ANDS     r0,r0,r1
0000c8  b928              CBNZ     r0,|L63.214|
0000ca  6820              LDR      r0,[r4,#0]
0000cc  6800              LDR      r0,[r0,#0]
0000ce  f0200001          BIC      r0,r0,#1
0000d2  6821              LDR      r1,[r4,#0]
0000d4  6008              STR      r0,[r1,#0]
                  |L63.214|
0000d6  bf00              NOP      
;;;1271   
;;;1272       /* Set the TIM channel state */
;;;1273       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000d8  b91d              CBNZ     r5,|L63.226|
0000da  2001              MOVS     r0,#1
0000dc  f884003e          STRB     r0,[r4,#0x3e]
0000e0  e00e              B        |L63.256|
                  |L63.226|
0000e2  2d04              CMP      r5,#4
0000e4  d103              BNE      |L63.238|
0000e6  2101              MOVS     r1,#1
0000e8  203f              MOVS     r0,#0x3f
0000ea  5501              STRB     r1,[r0,r4]
0000ec  e008              B        |L63.256|
                  |L63.238|
0000ee  2d08              CMP      r5,#8
0000f0  d103              BNE      |L63.250|
0000f2  2101              MOVS     r1,#1
0000f4  2040              MOVS     r0,#0x40
0000f6  5501              STRB     r1,[r0,r4]
0000f8  e002              B        |L63.256|
                  |L63.250|
0000fa  2101              MOVS     r1,#1
0000fc  2041              MOVS     r0,#0x41
0000fe  5501              STRB     r1,[r0,r4]
                  |L63.256|
;;;1274     }
;;;1275   
;;;1276     /* Return function status */
;;;1277     return status;
000100  4630              MOV      r0,r6
;;;1278   }
000102  bd70              POP      {r4-r6,pc}
;;;1279   
                          ENDP

                  |L63.260|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_OC_Stop_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OC_Stop_IT PROC
;;;970      */
;;;971    HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;972    {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;973      HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;974    
;;;975      /* Check the parameters */
;;;976      assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;977    
;;;978      switch (Channel)
000008  b135              CBZ      r5,|L64.24|
00000a  2d04              CMP      r5,#4
00000c  d00b              BEQ      |L64.38|
00000e  2d08              CMP      r5,#8
000010  d010              BEQ      |L64.52|
000012  2d0c              CMP      r5,#0xc
000014  d11c              BNE      |L64.80|
000016  e014              B        |L64.66|
                  |L64.24|
;;;979      {
;;;980        case TIM_CHANNEL_1:
;;;981        {
;;;982          /* Disable the TIM Capture/Compare 1 interrupt */
;;;983          __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000018  6820              LDR      r0,[r4,#0]
00001a  68c0              LDR      r0,[r0,#0xc]
00001c  f0200002          BIC      r0,r0,#2
000020  6821              LDR      r1,[r4,#0]
000022  60c8              STR      r0,[r1,#0xc]
;;;984          break;
000024  e016              B        |L64.84|
                  |L64.38|
;;;985        }
;;;986    
;;;987        case TIM_CHANNEL_2:
;;;988        {
;;;989          /* Disable the TIM Capture/Compare 2 interrupt */
;;;990          __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
000026  6820              LDR      r0,[r4,#0]
000028  68c0              LDR      r0,[r0,#0xc]
00002a  f0200004          BIC      r0,r0,#4
00002e  6821              LDR      r1,[r4,#0]
000030  60c8              STR      r0,[r1,#0xc]
;;;991          break;
000032  e00f              B        |L64.84|
                  |L64.52|
;;;992        }
;;;993    
;;;994        case TIM_CHANNEL_3:
;;;995        {
;;;996          /* Disable the TIM Capture/Compare 3 interrupt */
;;;997          __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
000034  6820              LDR      r0,[r4,#0]
000036  68c0              LDR      r0,[r0,#0xc]
000038  f0200008          BIC      r0,r0,#8
00003c  6821              LDR      r1,[r4,#0]
00003e  60c8              STR      r0,[r1,#0xc]
;;;998          break;
000040  e008              B        |L64.84|
                  |L64.66|
;;;999        }
;;;1000   
;;;1001       case TIM_CHANNEL_4:
;;;1002       {
;;;1003         /* Disable the TIM Capture/Compare 4 interrupt */
;;;1004         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
000042  6820              LDR      r0,[r4,#0]
000044  68c0              LDR      r0,[r0,#0xc]
000046  f0200010          BIC      r0,r0,#0x10
00004a  6821              LDR      r1,[r4,#0]
00004c  60c8              STR      r0,[r1,#0xc]
;;;1005         break;
00004e  e001              B        |L64.84|
                  |L64.80|
;;;1006       }
;;;1007   
;;;1008       default:
;;;1009         status = HAL_ERROR;
000050  2601              MOVS     r6,#1
;;;1010         break;
000052  bf00              NOP      
                  |L64.84|
000054  bf00              NOP                            ;984
;;;1011     }
;;;1012   
;;;1013     if (status == HAL_OK)
000056  2e00              CMP      r6,#0
000058  d146              BNE      |L64.232|
;;;1014     {
;;;1015       /* Disable the Output compare channel */
;;;1016       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
00005a  2200              MOVS     r2,#0
00005c  4629              MOV      r1,r5
00005e  6820              LDR      r0,[r4,#0]
000060  f7fffffe          BL       TIM_CCxChannelCmd
;;;1017   
;;;1018       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
000064  4921              LDR      r1,|L64.236|
000066  6820              LDR      r0,[r4,#0]
000068  4288              CMP      r0,r1
00006a  d101              BNE      |L64.112|
00006c  2001              MOVS     r0,#1
00006e  e000              B        |L64.114|
                  |L64.112|
000070  2000              MOVS     r0,#0
                  |L64.114|
000072  b190              CBZ      r0,|L64.154|
;;;1019       {
;;;1020         /* Disable the Main Output */
;;;1021         __HAL_TIM_MOE_DISABLE(htim);
000074  bf00              NOP      
000076  6820              LDR      r0,[r4,#0]
000078  6a00              LDR      r0,[r0,#0x20]
00007a  f2411111          MOV      r1,#0x1111
00007e  4008              ANDS     r0,r0,r1
000080  b950              CBNZ     r0,|L64.152|
000082  6820              LDR      r0,[r4,#0]
000084  6a00              LDR      r0,[r0,#0x20]
000086  1089              ASRS     r1,r1,#2
000088  4008              ANDS     r0,r0,r1
00008a  b928              CBNZ     r0,|L64.152|
00008c  6820              LDR      r0,[r4,#0]
00008e  6c40              LDR      r0,[r0,#0x44]
000090  f4204000          BIC      r0,r0,#0x8000
000094  6821              LDR      r1,[r4,#0]
000096  6448              STR      r0,[r1,#0x44]
                  |L64.152|
000098  bf00              NOP      
                  |L64.154|
;;;1022       }
;;;1023   
;;;1024       /* Disable the Peripheral */
;;;1025       __HAL_TIM_DISABLE(htim);
00009a  bf00              NOP      
00009c  6820              LDR      r0,[r4,#0]
00009e  6a00              LDR      r0,[r0,#0x20]
0000a0  f2411111          MOV      r1,#0x1111
0000a4  4008              ANDS     r0,r0,r1
0000a6  b950              CBNZ     r0,|L64.190|
0000a8  6820              LDR      r0,[r4,#0]
0000aa  6a00              LDR      r0,[r0,#0x20]
0000ac  1089              ASRS     r1,r1,#2
0000ae  4008              ANDS     r0,r0,r1
0000b0  b928              CBNZ     r0,|L64.190|
0000b2  6820              LDR      r0,[r4,#0]
0000b4  6800              LDR      r0,[r0,#0]
0000b6  f0200001          BIC      r0,r0,#1
0000ba  6821              LDR      r1,[r4,#0]
0000bc  6008              STR      r0,[r1,#0]
                  |L64.190|
0000be  bf00              NOP      
;;;1026   
;;;1027       /* Set the TIM channel state */
;;;1028       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000c0  b91d              CBNZ     r5,|L64.202|
0000c2  2001              MOVS     r0,#1
0000c4  f884003e          STRB     r0,[r4,#0x3e]
0000c8  e00e              B        |L64.232|
                  |L64.202|
0000ca  2d04              CMP      r5,#4
0000cc  d103              BNE      |L64.214|
0000ce  2101              MOVS     r1,#1
0000d0  203f              MOVS     r0,#0x3f
0000d2  5501              STRB     r1,[r0,r4]
0000d4  e008              B        |L64.232|
                  |L64.214|
0000d6  2d08              CMP      r5,#8
0000d8  d103              BNE      |L64.226|
0000da  2101              MOVS     r1,#1
0000dc  2040              MOVS     r0,#0x40
0000de  5501              STRB     r1,[r0,r4]
0000e0  e002              B        |L64.232|
                  |L64.226|
0000e2  2101              MOVS     r1,#1
0000e4  2041              MOVS     r0,#0x41
0000e6  5501              STRB     r1,[r0,r4]
                  |L64.232|
;;;1029     }
;;;1030   
;;;1031     /* Return function status */
;;;1032     return status;
0000e8  4630              MOV      r0,r6
;;;1033   }
0000ea  bd70              POP      {r4-r6,pc}
;;;1034   
                          ENDP

                  |L64.236|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_OnePulse_ConfigChannel||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OnePulse_ConfigChannel PROC
;;;4332     */
;;;4333   HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef *sConfig,
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;4334                                                    uint32_t OutputChannel,  uint32_t InputChannel)
;;;4335   {
000004  b088              SUB      sp,sp,#0x20
000006  4604              MOV      r4,r0
000008  460d              MOV      r5,r1
00000a  4616              MOV      r6,r2
00000c  461f              MOV      r7,r3
;;;4336     HAL_StatusTypeDef status = HAL_OK;
00000e  f04f0800          MOV      r8,#0
;;;4337     TIM_OC_InitTypeDef temp1;
;;;4338   
;;;4339     /* Check the parameters */
;;;4340     assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
;;;4341     assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
;;;4342   
;;;4343     if (OutputChannel != InputChannel)
000012  42be              CMP      r6,r7
000014  d07e              BEQ      |L65.276|
;;;4344     {
;;;4345       /* Process Locked */
;;;4346       __HAL_LOCK(htim);
000016  bf00              NOP      
000018  f894003c          LDRB     r0,[r4,#0x3c]
00001c  2801              CMP      r0,#1
00001e  d103              BNE      |L65.40|
000020  2002              MOVS     r0,#2
                  |L65.34|
;;;4347   
;;;4348       htim->State = HAL_TIM_STATE_BUSY;
;;;4349   
;;;4350       /* Extract the Output compare configuration from sConfig structure */
;;;4351       temp1.OCMode = sConfig->OCMode;
;;;4352       temp1.Pulse = sConfig->Pulse;
;;;4353       temp1.OCPolarity = sConfig->OCPolarity;
;;;4354       temp1.OCNPolarity = sConfig->OCNPolarity;
;;;4355       temp1.OCIdleState = sConfig->OCIdleState;
;;;4356       temp1.OCNIdleState = sConfig->OCNIdleState;
;;;4357   
;;;4358       switch (OutputChannel)
;;;4359       {
;;;4360         case TIM_CHANNEL_1:
;;;4361         {
;;;4362           assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;4363   
;;;4364           TIM_OC1_SetConfig(htim->Instance, &temp1);
;;;4365           break;
;;;4366         }
;;;4367   
;;;4368         case TIM_CHANNEL_2:
;;;4369         {
;;;4370           assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;4371   
;;;4372           TIM_OC2_SetConfig(htim->Instance, &temp1);
;;;4373           break;
;;;4374         }
;;;4375   
;;;4376         default:
;;;4377           status = HAL_ERROR;
;;;4378           break;
;;;4379       }
;;;4380   
;;;4381       if (status == HAL_OK)
;;;4382       {
;;;4383         switch (InputChannel)
;;;4384         {
;;;4385           case TIM_CHANNEL_1:
;;;4386           {
;;;4387             assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;4388   
;;;4389             TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
;;;4390                               sConfig->ICSelection, sConfig->ICFilter);
;;;4391   
;;;4392             /* Reset the IC1PSC Bits */
;;;4393             htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
;;;4394   
;;;4395             /* Select the Trigger source */
;;;4396             htim->Instance->SMCR &= ~TIM_SMCR_TS;
;;;4397             htim->Instance->SMCR |= TIM_TS_TI1FP1;
;;;4398   
;;;4399             /* Select the Slave Mode */
;;;4400             htim->Instance->SMCR &= ~TIM_SMCR_SMS;
;;;4401             htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
;;;4402             break;
;;;4403           }
;;;4404   
;;;4405           case TIM_CHANNEL_2:
;;;4406           {
;;;4407             assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;4408   
;;;4409             TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
;;;4410                               sConfig->ICSelection, sConfig->ICFilter);
;;;4411   
;;;4412             /* Reset the IC2PSC Bits */
;;;4413             htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
;;;4414   
;;;4415             /* Select the Trigger source */
;;;4416             htim->Instance->SMCR &= ~TIM_SMCR_TS;
;;;4417             htim->Instance->SMCR |= TIM_TS_TI2FP2;
;;;4418   
;;;4419             /* Select the Slave Mode */
;;;4420             htim->Instance->SMCR &= ~TIM_SMCR_SMS;
;;;4421             htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
;;;4422             break;
;;;4423           }
;;;4424   
;;;4425           default:
;;;4426             status = HAL_ERROR;
;;;4427             break;
;;;4428         }
;;;4429       }
;;;4430   
;;;4431       htim->State = HAL_TIM_STATE_READY;
;;;4432   
;;;4433       __HAL_UNLOCK(htim);
;;;4434   
;;;4435       return status;
;;;4436     }
;;;4437     else
;;;4438     {
;;;4439       return HAL_ERROR;
;;;4440     }
;;;4441   }
000022  b008              ADD      sp,sp,#0x20
000024  e8bd81f0          POP      {r4-r8,pc}
                  |L65.40|
000028  2001              MOVS     r0,#1                 ;4346
00002a  f884003c          STRB     r0,[r4,#0x3c]         ;4346
00002e  bf00              NOP                            ;4346
000030  2002              MOVS     r0,#2                 ;4348
000032  f884003d          STRB     r0,[r4,#0x3d]         ;4348
000036  6828              LDR      r0,[r5,#0]            ;4351
000038  9001              STR      r0,[sp,#4]            ;4351
00003a  6868              LDR      r0,[r5,#4]            ;4352
00003c  9002              STR      r0,[sp,#8]            ;4352
00003e  68a8              LDR      r0,[r5,#8]            ;4353
000040  9003              STR      r0,[sp,#0xc]          ;4353
000042  68e8              LDR      r0,[r5,#0xc]          ;4354
000044  9004              STR      r0,[sp,#0x10]         ;4354
000046  6928              LDR      r0,[r5,#0x10]         ;4355
000048  9006              STR      r0,[sp,#0x18]         ;4355
00004a  6968              LDR      r0,[r5,#0x14]         ;4356
00004c  9007              STR      r0,[sp,#0x1c]         ;4356
00004e  b116              CBZ      r6,|L65.86|
000050  2e04              CMP      r6,#4                 ;4358
000052  d10a              BNE      |L65.106|
000054  e004              B        |L65.96|
                  |L65.86|
000056  a901              ADD      r1,sp,#4              ;4364
000058  6820              LDR      r0,[r4,#0]            ;4364
00005a  f7fffffe          BL       TIM_OC1_SetConfig
00005e  e007              B        |L65.112|
                  |L65.96|
000060  a901              ADD      r1,sp,#4              ;4372
000062  6820              LDR      r0,[r4,#0]            ;4372
000064  f7fffffe          BL       TIM_OC2_SetConfig
000068  e002              B        |L65.112|
                  |L65.106|
00006a  f04f0801          MOV      r8,#1                 ;4377
00006e  bf00              NOP                            ;4378
                  |L65.112|
000070  bf00              NOP                            ;4365
000072  f1b80f00          CMP      r8,#0                 ;4381
000076  d152              BNE      |L65.286|
000078  b117              CBZ      r7,|L65.128|
00007a  2f04              CMP      r7,#4                 ;4383
00007c  d14b              BNE      |L65.278|
00007e  e024              B        |L65.202|
                  |L65.128|
000080  e9d52307          LDRD     r2,r3,[r5,#0x1c]      ;4389
000084  69a9              LDR      r1,[r5,#0x18]         ;4389
000086  6820              LDR      r0,[r4,#0]            ;4389
000088  f7fffffe          BL       TIM_TI1_SetConfig
00008c  6820              LDR      r0,[r4,#0]            ;4393
00008e  6980              LDR      r0,[r0,#0x18]         ;4393
000090  f020000c          BIC      r0,r0,#0xc            ;4393
000094  6821              LDR      r1,[r4,#0]            ;4393
000096  6188              STR      r0,[r1,#0x18]         ;4393
000098  6820              LDR      r0,[r4,#0]            ;4396
00009a  6880              LDR      r0,[r0,#8]            ;4396
00009c  f0200070          BIC      r0,r0,#0x70           ;4396
0000a0  6821              LDR      r1,[r4,#0]            ;4396
0000a2  6088              STR      r0,[r1,#8]            ;4396
0000a4  6820              LDR      r0,[r4,#0]            ;4397
0000a6  6880              LDR      r0,[r0,#8]            ;4397
0000a8  f0400050          ORR      r0,r0,#0x50           ;4397
0000ac  6821              LDR      r1,[r4,#0]            ;4397
0000ae  6088              STR      r0,[r1,#8]            ;4397
0000b0  6820              LDR      r0,[r4,#0]            ;4400
0000b2  6880              LDR      r0,[r0,#8]            ;4400
0000b4  f0200007          BIC      r0,r0,#7              ;4400
0000b8  6821              LDR      r1,[r4,#0]            ;4400
0000ba  6088              STR      r0,[r1,#8]            ;4400
0000bc  6820              LDR      r0,[r4,#0]            ;4401
0000be  6880              LDR      r0,[r0,#8]            ;4401
0000c0  f0400006          ORR      r0,r0,#6              ;4401
0000c4  6821              LDR      r1,[r4,#0]            ;4401
0000c6  6088              STR      r0,[r1,#8]            ;4401
0000c8  e028              B        |L65.284|
                  |L65.202|
0000ca  e9d52307          LDRD     r2,r3,[r5,#0x1c]      ;4409
0000ce  69a9              LDR      r1,[r5,#0x18]         ;4409
0000d0  6820              LDR      r0,[r4,#0]            ;4409
0000d2  f7fffffe          BL       TIM_TI2_SetConfig
0000d6  6820              LDR      r0,[r4,#0]            ;4413
0000d8  6980              LDR      r0,[r0,#0x18]         ;4413
0000da  f4206040          BIC      r0,r0,#0xc00          ;4413
0000de  6821              LDR      r1,[r4,#0]            ;4413
0000e0  6188              STR      r0,[r1,#0x18]         ;4413
0000e2  6820              LDR      r0,[r4,#0]            ;4416
0000e4  6880              LDR      r0,[r0,#8]            ;4416
0000e6  f0200070          BIC      r0,r0,#0x70           ;4416
0000ea  6821              LDR      r1,[r4,#0]            ;4416
0000ec  6088              STR      r0,[r1,#8]            ;4416
0000ee  6820              LDR      r0,[r4,#0]            ;4417
0000f0  6880              LDR      r0,[r0,#8]            ;4417
0000f2  f0400060          ORR      r0,r0,#0x60           ;4417
0000f6  6821              LDR      r1,[r4,#0]            ;4417
0000f8  6088              STR      r0,[r1,#8]            ;4417
0000fa  6820              LDR      r0,[r4,#0]            ;4420
0000fc  6880              LDR      r0,[r0,#8]            ;4420
0000fe  f0200007          BIC      r0,r0,#7              ;4420
000102  6821              LDR      r1,[r4,#0]            ;4420
000104  6088              STR      r0,[r1,#8]            ;4420
000106  6820              LDR      r0,[r4,#0]            ;4421
000108  6880              LDR      r0,[r0,#8]            ;4421
00010a  f0400006          ORR      r0,r0,#6              ;4421
00010e  6821              LDR      r1,[r4,#0]            ;4421
000110  6088              STR      r0,[r1,#8]            ;4421
000112  e003              B        |L65.284|
                  |L65.276|
000114  e00d              B        |L65.306|
                  |L65.278|
000116  f04f0801          MOV      r8,#1                 ;4426
00011a  bf00              NOP                            ;4427
                  |L65.284|
00011c  bf00              NOP                            ;4402
                  |L65.286|
00011e  2001              MOVS     r0,#1                 ;4431
000120  f884003d          STRB     r0,[r4,#0x3d]         ;4431
000124  bf00              NOP                            ;4433
000126  2000              MOVS     r0,#0                 ;4433
000128  f884003c          STRB     r0,[r4,#0x3c]         ;4433
00012c  bf00              NOP                            ;4433
00012e  4640              MOV      r0,r8                 ;4435
000130  e777              B        |L65.34|
                  |L65.306|
000132  2001              MOVS     r0,#1                 ;4439
000134  e775              B        |L65.34|
;;;4442   
                          ENDP


                          AREA ||i.HAL_TIM_OnePulse_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OnePulse_DeInit PROC
;;;2696     */
;;;2697   HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;2698   {
000002  4604              MOV      r4,r0
;;;2699     /* Check the parameters */
;;;2700     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;2701   
;;;2702     htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;2703   
;;;2704     /* Disable the TIM Peripheral Clock */
;;;2705     __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L66.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L66.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L66.46|
00002e  bf00              NOP      
;;;2706   
;;;2707   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2708     if (htim->OnePulse_MspDeInitCallback == NULL)
;;;2709     {
;;;2710       htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
;;;2711     }
;;;2712     /* DeInit the low level hardware */
;;;2713     htim->OnePulse_MspDeInitCallback(htim);
;;;2714   #else
;;;2715     /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
;;;2716     HAL_TIM_OnePulse_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_OnePulse_MspDeInit
;;;2717   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2718   
;;;2719     /* Change the DMA burst operation state */
;;;2720     htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;2721   
;;;2722     /* Set the TIM channel state */
;;;2723     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
00003c  f884003e          STRB     r0,[r4,#0x3e]
;;;2724     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
000040  2100              MOVS     r1,#0
000042  203f              MOVS     r0,#0x3f
000044  5501              STRB     r1,[r0,r4]
;;;2725     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
000046  2000              MOVS     r0,#0
000048  f8840042          STRB     r0,[r4,#0x42]
;;;2726     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
00004c  2043              MOVS     r0,#0x43
00004e  5501              STRB     r1,[r0,r4]
;;;2727   
;;;2728     /* Change TIM state */
;;;2729     htim->State = HAL_TIM_STATE_RESET;
000050  2000              MOVS     r0,#0
000052  f884003d          STRB     r0,[r4,#0x3d]
;;;2730   
;;;2731     /* Release Lock */
;;;2732     __HAL_UNLOCK(htim);
000056  bf00              NOP      
000058  f884003c          STRB     r0,[r4,#0x3c]
00005c  bf00              NOP      
;;;2733   
;;;2734     return HAL_OK;
;;;2735   }
00005e  bd10              POP      {r4,pc}
;;;2736   
                          ENDP


                          AREA ||i.HAL_TIM_OnePulse_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OnePulse_GetState PROC
;;;6378     */
;;;6379   HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6380   {
;;;6381     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;6382   }
000006  4770              BX       lr
;;;6383   
                          ENDP


                          AREA ||i.HAL_TIM_OnePulse_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OnePulse_Init PROC
;;;2627     */
;;;2628   HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
000000  b570              PUSH     {r4-r6,lr}
;;;2629   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;2630     /* Check the TIM handle allocation */
;;;2631     if (htim == NULL)
000006  b90c              CBNZ     r4,|L68.12|
;;;2632     {
;;;2633       return HAL_ERROR;
000008  2001              MOVS     r0,#1
                  |L68.10|
;;;2634     }
;;;2635   
;;;2636     /* Check the parameters */
;;;2637     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;2638     assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;2639     assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;2640     assert_param(IS_TIM_OPM_MODE(OnePulseMode));
;;;2641     assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;2642     assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;2643   
;;;2644     if (htim->State == HAL_TIM_STATE_RESET)
;;;2645     {
;;;2646       /* Allocate lock resource and initialize it */
;;;2647       htim->Lock = HAL_UNLOCKED;
;;;2648   
;;;2649   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;2650       /* Reset interrupt callbacks to legacy weak callbacks */
;;;2651       TIM_ResetCallback(htim);
;;;2652   
;;;2653       if (htim->OnePulse_MspInitCallback == NULL)
;;;2654       {
;;;2655         htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
;;;2656       }
;;;2657       /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;2658       htim->OnePulse_MspInitCallback(htim);
;;;2659   #else
;;;2660       /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
;;;2661       HAL_TIM_OnePulse_MspInit(htim);
;;;2662   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;2663     }
;;;2664   
;;;2665     /* Set the TIM state */
;;;2666     htim->State = HAL_TIM_STATE_BUSY;
;;;2667   
;;;2668     /* Configure the Time base in the One Pulse Mode */
;;;2669     TIM_Base_SetConfig(htim->Instance, &htim->Init);
;;;2670   
;;;2671     /* Reset the OPM Bit */
;;;2672     htim->Instance->CR1 &= ~TIM_CR1_OPM;
;;;2673   
;;;2674     /* Configure the OPM Mode */
;;;2675     htim->Instance->CR1 |= OnePulseMode;
;;;2676   
;;;2677     /* Initialize the DMA burst operation state */
;;;2678     htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;2679   
;;;2680     /* Initialize the TIM channels state */
;;;2681     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
;;;2682     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
;;;2683     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
;;;2684     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
;;;2685   
;;;2686     /* Initialize the TIM state*/
;;;2687     htim->State = HAL_TIM_STATE_READY;
;;;2688   
;;;2689     return HAL_OK;
;;;2690   }
00000a  bd70              POP      {r4-r6,pc}
                  |L68.12|
00000c  f894003d          LDRB     r0,[r4,#0x3d]         ;2644
000010  b928              CBNZ     r0,|L68.30|
000012  2000              MOVS     r0,#0                 ;2647
000014  f884003c          STRB     r0,[r4,#0x3c]         ;2647
000018  4620              MOV      r0,r4                 ;2661
00001a  f7fffffe          BL       HAL_TIM_OnePulse_MspInit
                  |L68.30|
00001e  2002              MOVS     r0,#2                 ;2666
000020  f884003d          STRB     r0,[r4,#0x3d]         ;2666
000024  1d21              ADDS     r1,r4,#4              ;2669
000026  6820              LDR      r0,[r4,#0]            ;2669
000028  f7fffffe          BL       TIM_Base_SetConfig
00002c  6820              LDR      r0,[r4,#0]            ;2672
00002e  6800              LDR      r0,[r0,#0]            ;2672
000030  f0200008          BIC      r0,r0,#8              ;2672
000034  6821              LDR      r1,[r4,#0]            ;2672
000036  6008              STR      r0,[r1,#0]            ;2672
000038  6820              LDR      r0,[r4,#0]            ;2675
00003a  6800              LDR      r0,[r0,#0]            ;2675
00003c  4328              ORRS     r0,r0,r5              ;2675
00003e  6821              LDR      r1,[r4,#0]            ;2675
000040  6008              STR      r0,[r1,#0]            ;2675
000042  2001              MOVS     r0,#1                 ;2678
000044  f8840046          STRB     r0,[r4,#0x46]         ;2678
000048  f884003e          STRB     r0,[r4,#0x3e]         ;2681
00004c  2101              MOVS     r1,#1                 ;2682
00004e  203f              MOVS     r0,#0x3f              ;2682
000050  5501              STRB     r1,[r0,r4]            ;2682
000052  2001              MOVS     r0,#1                 ;2683
000054  f8840042          STRB     r0,[r4,#0x42]         ;2683
000058  2043              MOVS     r0,#0x43              ;2684
00005a  5501              STRB     r1,[r0,r4]            ;2684
00005c  2001              MOVS     r0,#1                 ;2687
00005e  f884003d          STRB     r0,[r4,#0x3d]         ;2687
000062  2000              MOVS     r0,#0                 ;2689
000064  e7d1              B        |L68.10|
;;;2691   
                          ENDP


                          AREA ||i.HAL_TIM_OnePulse_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OnePulse_MspDeInit PROC
;;;2756     */
;;;2757   __weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2758   {
;;;2759     /* Prevent unused argument(s) compilation warning */
;;;2760     UNUSED(htim);
;;;2761   
;;;2762     /* NOTE : This function should not be modified, when the callback is needed,
;;;2763               the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
;;;2764      */
;;;2765   }
;;;2766   
                          ENDP


                          AREA ||i.HAL_TIM_OnePulse_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_OnePulse_MspInit PROC
;;;2741     */
;;;2742   __weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;2743   {
;;;2744     /* Prevent unused argument(s) compilation warning */
;;;2745     UNUSED(htim);
;;;2746   
;;;2747     /* NOTE : This function should not be modified, when the callback is needed,
;;;2748               the HAL_TIM_OnePulse_MspInit could be implemented in the user file
;;;2749      */
;;;2750   }
;;;2751   
                          ENDP


                          AREA ||i.HAL_TIM_OnePulse_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OnePulse_Start PROC
;;;2776     */
;;;2777   HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  e92d43f0          PUSH     {r4-r9,lr}
;;;2778   {
000004  4604              MOV      r4,r0
000006  4689              MOV      r9,r1
;;;2779     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000008  f894503e          LDRB     r5,[r4,#0x3e]
;;;2780     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
00000c  203f              MOVS     r0,#0x3f
00000e  5d06              LDRB     r6,[r0,r4]
;;;2781     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
000010  f8947042          LDRB     r7,[r4,#0x42]
;;;2782     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
000014  2043              MOVS     r0,#0x43
000016  f8108004          LDRB     r8,[r0,r4]
;;;2783   
;;;2784     /* Prevent unused argument(s) compilation warning */
;;;2785     UNUSED(OutputChannel);
;;;2786   
;;;2787     /* Check the TIM channels state */
;;;2788     if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
00001a  2d01              CMP      r5,#1
00001c  d106              BNE      |L71.44|
;;;2789         || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
00001e  2e01              CMP      r6,#1
000020  d104              BNE      |L71.44|
;;;2790         || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000022  2f01              CMP      r7,#1
000024  d102              BNE      |L71.44|
;;;2791         || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
000026  f1b80f01          CMP      r8,#1
00002a  d002              BEQ      |L71.50|
                  |L71.44|
;;;2792     {
;;;2793       return HAL_ERROR;
00002c  2001              MOVS     r0,#1
                  |L71.46|
;;;2794     }
;;;2795   
;;;2796     /* Set the TIM channels state */
;;;2797     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2798     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2799     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2800     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2801   
;;;2802     /* Enable the Capture compare and the Input Capture channels
;;;2803       (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
;;;2804       if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
;;;2805       if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
;;;2806       whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
;;;2807   
;;;2808       No need to enable the counter, it's enabled automatically by hardware
;;;2809       (the counter starts in response to a stimulus and generate a pulse */
;;;2810   
;;;2811     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;2812     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;2813   
;;;2814     if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;2815     {
;;;2816       /* Enable the main output */
;;;2817       __HAL_TIM_MOE_ENABLE(htim);
;;;2818     }
;;;2819   
;;;2820     /* Return function status */
;;;2821     return HAL_OK;
;;;2822   }
00002e  e8bd83f0          POP      {r4-r9,pc}
                  |L71.50|
000032  2002              MOVS     r0,#2                 ;2797
000034  f884003e          STRB     r0,[r4,#0x3e]         ;2797
000038  2102              MOVS     r1,#2                 ;2798
00003a  203f              MOVS     r0,#0x3f              ;2798
00003c  5501              STRB     r1,[r0,r4]            ;2798
00003e  2002              MOVS     r0,#2                 ;2799
000040  f8840042          STRB     r0,[r4,#0x42]         ;2799
000044  2043              MOVS     r0,#0x43              ;2800
000046  5501              STRB     r1,[r0,r4]            ;2800
000048  2201              MOVS     r2,#1                 ;2811
00004a  2100              MOVS     r1,#0                 ;2811
00004c  6820              LDR      r0,[r4,#0]            ;2811
00004e  f7fffffe          BL       TIM_CCxChannelCmd
000052  2201              MOVS     r2,#1                 ;2812
000054  2104              MOVS     r1,#4                 ;2812
000056  6820              LDR      r0,[r4,#0]            ;2812
000058  f7fffffe          BL       TIM_CCxChannelCmd
00005c  4907              LDR      r1,|L71.124|
00005e  6820              LDR      r0,[r4,#0]            ;2814
000060  4288              CMP      r0,r1                 ;2814
000062  d101              BNE      |L71.104|
000064  2001              MOVS     r0,#1                 ;2814
000066  e000              B        |L71.106|
                  |L71.104|
000068  2000              MOVS     r0,#0                 ;2814
                  |L71.106|
00006a  b128              CBZ      r0,|L71.120|
00006c  6820              LDR      r0,[r4,#0]            ;2817
00006e  6c40              LDR      r0,[r0,#0x44]         ;2817
000070  f4404000          ORR      r0,r0,#0x8000         ;2817
000074  6821              LDR      r1,[r4,#0]            ;2817
000076  6448              STR      r0,[r1,#0x44]         ;2817
                  |L71.120|
000078  2000              MOVS     r0,#0                 ;2821
00007a  e7d8              B        |L71.46|
;;;2823   
                          ENDP

                  |L71.124|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_OnePulse_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OnePulse_Start_IT PROC
;;;2876     */
;;;2877   HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  e92d43f0          PUSH     {r4-r9,lr}
;;;2878   {
000004  4604              MOV      r4,r0
000006  4689              MOV      r9,r1
;;;2879     HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
000008  f894503e          LDRB     r5,[r4,#0x3e]
;;;2880     HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
00000c  203f              MOVS     r0,#0x3f
00000e  5d06              LDRB     r6,[r0,r4]
;;;2881     HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
000010  f8947042          LDRB     r7,[r4,#0x42]
;;;2882     HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
000014  2043              MOVS     r0,#0x43
000016  f8108004          LDRB     r8,[r0,r4]
;;;2883   
;;;2884     /* Prevent unused argument(s) compilation warning */
;;;2885     UNUSED(OutputChannel);
;;;2886   
;;;2887     /* Check the TIM channels state */
;;;2888     if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
00001a  2d01              CMP      r5,#1
00001c  d106              BNE      |L72.44|
;;;2889         || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
00001e  2e01              CMP      r6,#1
000020  d104              BNE      |L72.44|
;;;2890         || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
000022  2f01              CMP      r7,#1
000024  d102              BNE      |L72.44|
;;;2891         || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
000026  f1b80f01          CMP      r8,#1
00002a  d002              BEQ      |L72.50|
                  |L72.44|
;;;2892     {
;;;2893       return HAL_ERROR;
00002c  2001              MOVS     r0,#1
                  |L72.46|
;;;2894     }
;;;2895   
;;;2896     /* Set the TIM channels state */
;;;2897     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2898     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2899     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2900     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
;;;2901   
;;;2902     /* Enable the Capture compare and the Input Capture channels
;;;2903       (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
;;;2904       if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
;;;2905       if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
;;;2906       whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
;;;2907   
;;;2908       No need to enable the counter, it's enabled automatically by hardware
;;;2909       (the counter starts in response to a stimulus and generate a pulse */
;;;2910   
;;;2911     /* Enable the TIM Capture/Compare 1 interrupt */
;;;2912     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;2913   
;;;2914     /* Enable the TIM Capture/Compare 2 interrupt */
;;;2915     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;2916   
;;;2917     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
;;;2918     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
;;;2919   
;;;2920     if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;2921     {
;;;2922       /* Enable the main output */
;;;2923       __HAL_TIM_MOE_ENABLE(htim);
;;;2924     }
;;;2925   
;;;2926     /* Return function status */
;;;2927     return HAL_OK;
;;;2928   }
00002e  e8bd83f0          POP      {r4-r9,pc}
                  |L72.50|
000032  2002              MOVS     r0,#2                 ;2897
000034  f884003e          STRB     r0,[r4,#0x3e]         ;2897
000038  2102              MOVS     r1,#2                 ;2898
00003a  203f              MOVS     r0,#0x3f              ;2898
00003c  5501              STRB     r1,[r0,r4]            ;2898
00003e  2002              MOVS     r0,#2                 ;2899
000040  f8840042          STRB     r0,[r4,#0x42]         ;2899
000044  2043              MOVS     r0,#0x43              ;2900
000046  5501              STRB     r1,[r0,r4]            ;2900
000048  6820              LDR      r0,[r4,#0]            ;2912
00004a  68c0              LDR      r0,[r0,#0xc]          ;2912
00004c  f0400002          ORR      r0,r0,#2              ;2912
000050  6821              LDR      r1,[r4,#0]            ;2912
000052  60c8              STR      r0,[r1,#0xc]          ;2912
000054  6820              LDR      r0,[r4,#0]            ;2915
000056  68c0              LDR      r0,[r0,#0xc]          ;2915
000058  f0400004          ORR      r0,r0,#4              ;2915
00005c  6821              LDR      r1,[r4,#0]            ;2915
00005e  60c8              STR      r0,[r1,#0xc]          ;2915
000060  2201              MOVS     r2,#1                 ;2917
000062  2100              MOVS     r1,#0                 ;2917
000064  6820              LDR      r0,[r4,#0]            ;2917
000066  f7fffffe          BL       TIM_CCxChannelCmd
00006a  2201              MOVS     r2,#1                 ;2918
00006c  2104              MOVS     r1,#4                 ;2918
00006e  6820              LDR      r0,[r4,#0]            ;2918
000070  f7fffffe          BL       TIM_CCxChannelCmd
000074  4907              LDR      r1,|L72.148|
000076  6820              LDR      r0,[r4,#0]            ;2920
000078  4288              CMP      r0,r1                 ;2920
00007a  d101              BNE      |L72.128|
00007c  2001              MOVS     r0,#1                 ;2920
00007e  e000              B        |L72.130|
                  |L72.128|
000080  2000              MOVS     r0,#0                 ;2920
                  |L72.130|
000082  b128              CBZ      r0,|L72.144|
000084  6820              LDR      r0,[r4,#0]            ;2923
000086  6c40              LDR      r0,[r0,#0x44]         ;2923
000088  f4404000          ORR      r0,r0,#0x8000         ;2923
00008c  6821              LDR      r1,[r4,#0]            ;2923
00008e  6448              STR      r0,[r1,#0x44]         ;2923
                  |L72.144|
000090  2000              MOVS     r0,#0                 ;2927
000092  e7cc              B        |L72.46|
;;;2929   
                          ENDP

                  |L72.148|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_OnePulse_Stop||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OnePulse_Stop PROC
;;;2833     */
;;;2834   HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  b530              PUSH     {r4,r5,lr}
;;;2835   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;2836     /* Prevent unused argument(s) compilation warning */
;;;2837     UNUSED(OutputChannel);
;;;2838   
;;;2839     /* Disable the Capture compare and the Input Capture channels
;;;2840     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
;;;2841     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
;;;2842     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
;;;2843     whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
;;;2844   
;;;2845     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
000006  2200              MOVS     r2,#0
000008  4611              MOV      r1,r2
00000a  6820              LDR      r0,[r4,#0]
00000c  f7fffffe          BL       TIM_CCxChannelCmd
;;;2846     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
000010  2200              MOVS     r2,#0
000012  2104              MOVS     r1,#4
000014  6820              LDR      r0,[r4,#0]
000016  f7fffffe          BL       TIM_CCxChannelCmd
;;;2847   
;;;2848     if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
00001a  491d              LDR      r1,|L73.144|
00001c  6820              LDR      r0,[r4,#0]
00001e  4288              CMP      r0,r1
000020  d101              BNE      |L73.38|
000022  2001              MOVS     r0,#1
000024  e000              B        |L73.40|
                  |L73.38|
000026  2000              MOVS     r0,#0
                  |L73.40|
000028  b190              CBZ      r0,|L73.80|
;;;2849     {
;;;2850       /* Disable the Main Output */
;;;2851       __HAL_TIM_MOE_DISABLE(htim);
00002a  bf00              NOP      
00002c  6820              LDR      r0,[r4,#0]
00002e  6a00              LDR      r0,[r0,#0x20]
000030  f2411111          MOV      r1,#0x1111
000034  4008              ANDS     r0,r0,r1
000036  b950              CBNZ     r0,|L73.78|
000038  6820              LDR      r0,[r4,#0]
00003a  6a00              LDR      r0,[r0,#0x20]
00003c  1089              ASRS     r1,r1,#2
00003e  4008              ANDS     r0,r0,r1
000040  b928              CBNZ     r0,|L73.78|
000042  6820              LDR      r0,[r4,#0]
000044  6c40              LDR      r0,[r0,#0x44]
000046  f4204000          BIC      r0,r0,#0x8000
00004a  6821              LDR      r1,[r4,#0]
00004c  6448              STR      r0,[r1,#0x44]
                  |L73.78|
00004e  bf00              NOP      
                  |L73.80|
;;;2852     }
;;;2853   
;;;2854     /* Disable the Peripheral */
;;;2855     __HAL_TIM_DISABLE(htim);
000050  bf00              NOP      
000052  6820              LDR      r0,[r4,#0]
000054  6a00              LDR      r0,[r0,#0x20]
000056  f2411111          MOV      r1,#0x1111
00005a  4008              ANDS     r0,r0,r1
00005c  b950              CBNZ     r0,|L73.116|
00005e  6820              LDR      r0,[r4,#0]
000060  6a00              LDR      r0,[r0,#0x20]
000062  1089              ASRS     r1,r1,#2
000064  4008              ANDS     r0,r0,r1
000066  b928              CBNZ     r0,|L73.116|
000068  6820              LDR      r0,[r4,#0]
00006a  6800              LDR      r0,[r0,#0]
00006c  f0200001          BIC      r0,r0,#1
000070  6821              LDR      r1,[r4,#0]
000072  6008              STR      r0,[r1,#0]
                  |L73.116|
000074  bf00              NOP      
;;;2856   
;;;2857     /* Set the TIM channels state */
;;;2858     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000076  2001              MOVS     r0,#1
000078  f884003e          STRB     r0,[r4,#0x3e]
;;;2859     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
00007c  2101              MOVS     r1,#1
00007e  203f              MOVS     r0,#0x3f
000080  5501              STRB     r1,[r0,r4]
;;;2860     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000082  2001              MOVS     r0,#1
000084  f8840042          STRB     r0,[r4,#0x42]
;;;2861     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000088  2043              MOVS     r0,#0x43
00008a  5501              STRB     r1,[r0,r4]
;;;2862   
;;;2863     /* Return function status */
;;;2864     return HAL_OK;
00008c  2000              MOVS     r0,#0
;;;2865   }
00008e  bd30              POP      {r4,r5,pc}
;;;2866   
                          ENDP

                  |L73.144|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_OnePulse_Stop_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_OnePulse_Stop_IT PROC
;;;2939     */
;;;2940   HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
000000  b530              PUSH     {r4,r5,lr}
;;;2941   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;2942     /* Prevent unused argument(s) compilation warning */
;;;2943     UNUSED(OutputChannel);
;;;2944   
;;;2945     /* Disable the TIM Capture/Compare 1 interrupt */
;;;2946     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000006  6820              LDR      r0,[r4,#0]
000008  68c0              LDR      r0,[r0,#0xc]
00000a  f0200002          BIC      r0,r0,#2
00000e  6821              LDR      r1,[r4,#0]
000010  60c8              STR      r0,[r1,#0xc]
;;;2947   
;;;2948     /* Disable the TIM Capture/Compare 2 interrupt */
;;;2949     __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
000012  6820              LDR      r0,[r4,#0]
000014  68c0              LDR      r0,[r0,#0xc]
000016  f0200004          BIC      r0,r0,#4
00001a  6821              LDR      r1,[r4,#0]
00001c  60c8              STR      r0,[r1,#0xc]
;;;2950   
;;;2951     /* Disable the Capture compare and the Input Capture channels
;;;2952     (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
;;;2953     if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
;;;2954     if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
;;;2955     whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
;;;2956     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
00001e  2200              MOVS     r2,#0
000020  4611              MOV      r1,r2
000022  6820              LDR      r0,[r4,#0]
000024  f7fffffe          BL       TIM_CCxChannelCmd
;;;2957     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
000028  2200              MOVS     r2,#0
00002a  2104              MOVS     r1,#4
00002c  6820              LDR      r0,[r4,#0]
00002e  f7fffffe          BL       TIM_CCxChannelCmd
;;;2958   
;;;2959     if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
000032  491d              LDR      r1,|L74.168|
000034  6820              LDR      r0,[r4,#0]
000036  4288              CMP      r0,r1
000038  d101              BNE      |L74.62|
00003a  2001              MOVS     r0,#1
00003c  e000              B        |L74.64|
                  |L74.62|
00003e  2000              MOVS     r0,#0
                  |L74.64|
000040  b190              CBZ      r0,|L74.104|
;;;2960     {
;;;2961       /* Disable the Main Output */
;;;2962       __HAL_TIM_MOE_DISABLE(htim);
000042  bf00              NOP      
000044  6820              LDR      r0,[r4,#0]
000046  6a00              LDR      r0,[r0,#0x20]
000048  f2411111          MOV      r1,#0x1111
00004c  4008              ANDS     r0,r0,r1
00004e  b950              CBNZ     r0,|L74.102|
000050  6820              LDR      r0,[r4,#0]
000052  6a00              LDR      r0,[r0,#0x20]
000054  1089              ASRS     r1,r1,#2
000056  4008              ANDS     r0,r0,r1
000058  b928              CBNZ     r0,|L74.102|
00005a  6820              LDR      r0,[r4,#0]
00005c  6c40              LDR      r0,[r0,#0x44]
00005e  f4204000          BIC      r0,r0,#0x8000
000062  6821              LDR      r1,[r4,#0]
000064  6448              STR      r0,[r1,#0x44]
                  |L74.102|
000066  bf00              NOP      
                  |L74.104|
;;;2963     }
;;;2964   
;;;2965     /* Disable the Peripheral */
;;;2966     __HAL_TIM_DISABLE(htim);
000068  bf00              NOP      
00006a  6820              LDR      r0,[r4,#0]
00006c  6a00              LDR      r0,[r0,#0x20]
00006e  f2411111          MOV      r1,#0x1111
000072  4008              ANDS     r0,r0,r1
000074  b950              CBNZ     r0,|L74.140|
000076  6820              LDR      r0,[r4,#0]
000078  6a00              LDR      r0,[r0,#0x20]
00007a  1089              ASRS     r1,r1,#2
00007c  4008              ANDS     r0,r0,r1
00007e  b928              CBNZ     r0,|L74.140|
000080  6820              LDR      r0,[r4,#0]
000082  6800              LDR      r0,[r0,#0]
000084  f0200001          BIC      r0,r0,#1
000088  6821              LDR      r1,[r4,#0]
00008a  6008              STR      r0,[r1,#0]
                  |L74.140|
00008c  bf00              NOP      
;;;2967   
;;;2968     /* Set the TIM channels state */
;;;2969     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00008e  2001              MOVS     r0,#1
000090  f884003e          STRB     r0,[r4,#0x3e]
;;;2970     TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000094  2101              MOVS     r1,#1
000096  203f              MOVS     r0,#0x3f
000098  5501              STRB     r1,[r0,r4]
;;;2971     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00009a  2001              MOVS     r0,#1
00009c  f8840042          STRB     r0,[r4,#0x42]
;;;2972     TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
0000a0  2043              MOVS     r0,#0x43
0000a2  5501              STRB     r1,[r0,r4]
;;;2973   
;;;2974     /* Return function status */
;;;2975     return HAL_OK;
0000a4  2000              MOVS     r0,#0
;;;2976   }
0000a6  bd30              POP      {r4,r5,pc}
;;;2977   
                          ENDP

                  |L74.168|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_PWM_ConfigChannel||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_ConfigChannel PROC
;;;4218     */
;;;4219   HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;4220                                               const TIM_OC_InitTypeDef *sConfig,
;;;4221                                               uint32_t Channel)
;;;4222   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
;;;4223     HAL_StatusTypeDef status = HAL_OK;
00000a  2700              MOVS     r7,#0
;;;4224   
;;;4225     /* Check the parameters */
;;;4226     assert_param(IS_TIM_CHANNELS(Channel));
;;;4227     assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
;;;4228     assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
;;;4229     assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
;;;4230   
;;;4231     /* Process Locked */
;;;4232     __HAL_LOCK(htim);
00000c  bf00              NOP      
00000e  f894003c          LDRB     r0,[r4,#0x3c]
000012  2801              CMP      r0,#1
000014  d102              BNE      |L75.28|
000016  2002              MOVS     r0,#2
                  |L75.24|
;;;4233   
;;;4234     switch (Channel)
;;;4235     {
;;;4236       case TIM_CHANNEL_1:
;;;4237       {
;;;4238         /* Check the parameters */
;;;4239         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;4240   
;;;4241         /* Configure the Channel 1 in PWM mode */
;;;4242         TIM_OC1_SetConfig(htim->Instance, sConfig);
;;;4243   
;;;4244         /* Set the Preload enable bit for channel1 */
;;;4245         htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
;;;4246   
;;;4247         /* Configure the Output Fast mode */
;;;4248         htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
;;;4249         htim->Instance->CCMR1 |= sConfig->OCFastMode;
;;;4250         break;
;;;4251       }
;;;4252   
;;;4253       case TIM_CHANNEL_2:
;;;4254       {
;;;4255         /* Check the parameters */
;;;4256         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;4257   
;;;4258         /* Configure the Channel 2 in PWM mode */
;;;4259         TIM_OC2_SetConfig(htim->Instance, sConfig);
;;;4260   
;;;4261         /* Set the Preload enable bit for channel2 */
;;;4262         htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
;;;4263   
;;;4264         /* Configure the Output Fast mode */
;;;4265         htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
;;;4266         htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
;;;4267         break;
;;;4268       }
;;;4269   
;;;4270       case TIM_CHANNEL_3:
;;;4271       {
;;;4272         /* Check the parameters */
;;;4273         assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
;;;4274   
;;;4275         /* Configure the Channel 3 in PWM mode */
;;;4276         TIM_OC3_SetConfig(htim->Instance, sConfig);
;;;4277   
;;;4278         /* Set the Preload enable bit for channel3 */
;;;4279         htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
;;;4280   
;;;4281         /* Configure the Output Fast mode */
;;;4282         htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
;;;4283         htim->Instance->CCMR2 |= sConfig->OCFastMode;
;;;4284         break;
;;;4285       }
;;;4286   
;;;4287       case TIM_CHANNEL_4:
;;;4288       {
;;;4289         /* Check the parameters */
;;;4290         assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
;;;4291   
;;;4292         /* Configure the Channel 4 in PWM mode */
;;;4293         TIM_OC4_SetConfig(htim->Instance, sConfig);
;;;4294   
;;;4295         /* Set the Preload enable bit for channel4 */
;;;4296         htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
;;;4297   
;;;4298         /* Configure the Output Fast mode */
;;;4299         htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
;;;4300         htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
;;;4301         break;
;;;4302       }
;;;4303   
;;;4304       default:
;;;4305         status = HAL_ERROR;
;;;4306         break;
;;;4307     }
;;;4308   
;;;4309     __HAL_UNLOCK(htim);
;;;4310   
;;;4311     return status;
;;;4312   }
000018  e8bd81f0          POP      {r4-r8,pc}
                  |L75.28|
00001c  2001              MOVS     r0,#1                 ;4232
00001e  f884003c          STRB     r0,[r4,#0x3c]         ;4232
000022  bf00              NOP                            ;4232
000024  b136              CBZ      r6,|L75.52|
000026  2e04              CMP      r6,#4                 ;4234
000028  d01b              BEQ      |L75.98|
00002a  2e08              CMP      r6,#8                 ;4234
00002c  d031              BEQ      |L75.146|
00002e  2e0c              CMP      r6,#0xc               ;4234
000030  d15e              BNE      |L75.240|
000032  e045              B        |L75.192|
                  |L75.52|
000034  4629              MOV      r1,r5                 ;4242
000036  6820              LDR      r0,[r4,#0]            ;4242
000038  f7fffffe          BL       TIM_OC1_SetConfig
00003c  6820              LDR      r0,[r4,#0]            ;4245
00003e  6980              LDR      r0,[r0,#0x18]         ;4245
000040  f0400008          ORR      r0,r0,#8              ;4245
000044  6821              LDR      r1,[r4,#0]            ;4245
000046  6188              STR      r0,[r1,#0x18]         ;4245
000048  6820              LDR      r0,[r4,#0]            ;4248
00004a  6980              LDR      r0,[r0,#0x18]         ;4248
00004c  f0200004          BIC      r0,r0,#4              ;4248
000050  6821              LDR      r1,[r4,#0]            ;4248
000052  6188              STR      r0,[r1,#0x18]         ;4248
000054  6820              LDR      r0,[r4,#0]            ;4249
000056  6980              LDR      r0,[r0,#0x18]         ;4249
000058  6929              LDR      r1,[r5,#0x10]         ;4249
00005a  4308              ORRS     r0,r0,r1              ;4249
00005c  6821              LDR      r1,[r4,#0]            ;4249
00005e  6188              STR      r0,[r1,#0x18]         ;4249
000060  e048              B        |L75.244|
                  |L75.98|
000062  4629              MOV      r1,r5                 ;4259
000064  6820              LDR      r0,[r4,#0]            ;4259
000066  f7fffffe          BL       TIM_OC2_SetConfig
00006a  6820              LDR      r0,[r4,#0]            ;4262
00006c  6980              LDR      r0,[r0,#0x18]         ;4262
00006e  f4406000          ORR      r0,r0,#0x800          ;4262
000072  6821              LDR      r1,[r4,#0]            ;4262
000074  6188              STR      r0,[r1,#0x18]         ;4262
000076  6820              LDR      r0,[r4,#0]            ;4265
000078  6980              LDR      r0,[r0,#0x18]         ;4265
00007a  f4206080          BIC      r0,r0,#0x400          ;4265
00007e  6821              LDR      r1,[r4,#0]            ;4265
000080  6188              STR      r0,[r1,#0x18]         ;4265
000082  6820              LDR      r0,[r4,#0]            ;4266
000084  6980              LDR      r0,[r0,#0x18]         ;4266
000086  6929              LDR      r1,[r5,#0x10]         ;4266
000088  ea402001          ORR      r0,r0,r1,LSL #8       ;4266
00008c  6821              LDR      r1,[r4,#0]            ;4266
00008e  6188              STR      r0,[r1,#0x18]         ;4266
000090  e030              B        |L75.244|
                  |L75.146|
000092  4629              MOV      r1,r5                 ;4276
000094  6820              LDR      r0,[r4,#0]            ;4276
000096  f7fffffe          BL       TIM_OC3_SetConfig
00009a  6820              LDR      r0,[r4,#0]            ;4279
00009c  69c0              LDR      r0,[r0,#0x1c]         ;4279
00009e  f0400008          ORR      r0,r0,#8              ;4279
0000a2  6821              LDR      r1,[r4,#0]            ;4279
0000a4  61c8              STR      r0,[r1,#0x1c]         ;4279
0000a6  6820              LDR      r0,[r4,#0]            ;4282
0000a8  69c0              LDR      r0,[r0,#0x1c]         ;4282
0000aa  f0200004          BIC      r0,r0,#4              ;4282
0000ae  6821              LDR      r1,[r4,#0]            ;4282
0000b0  61c8              STR      r0,[r1,#0x1c]         ;4282
0000b2  6820              LDR      r0,[r4,#0]            ;4283
0000b4  69c0              LDR      r0,[r0,#0x1c]         ;4283
0000b6  6929              LDR      r1,[r5,#0x10]         ;4283
0000b8  4308              ORRS     r0,r0,r1              ;4283
0000ba  6821              LDR      r1,[r4,#0]            ;4283
0000bc  61c8              STR      r0,[r1,#0x1c]         ;4283
0000be  e019              B        |L75.244|
                  |L75.192|
0000c0  4629              MOV      r1,r5                 ;4293
0000c2  6820              LDR      r0,[r4,#0]            ;4293
0000c4  f7fffffe          BL       TIM_OC4_SetConfig
0000c8  6820              LDR      r0,[r4,#0]            ;4296
0000ca  69c0              LDR      r0,[r0,#0x1c]         ;4296
0000cc  f4406000          ORR      r0,r0,#0x800          ;4296
0000d0  6821              LDR      r1,[r4,#0]            ;4296
0000d2  61c8              STR      r0,[r1,#0x1c]         ;4296
0000d4  6820              LDR      r0,[r4,#0]            ;4299
0000d6  69c0              LDR      r0,[r0,#0x1c]         ;4299
0000d8  f4206080          BIC      r0,r0,#0x400          ;4299
0000dc  6821              LDR      r1,[r4,#0]            ;4299
0000de  61c8              STR      r0,[r1,#0x1c]         ;4299
0000e0  6820              LDR      r0,[r4,#0]            ;4300
0000e2  69c0              LDR      r0,[r0,#0x1c]         ;4300
0000e4  6929              LDR      r1,[r5,#0x10]         ;4300
0000e6  ea402001          ORR      r0,r0,r1,LSL #8       ;4300
0000ea  6821              LDR      r1,[r4,#0]            ;4300
0000ec  61c8              STR      r0,[r1,#0x1c]         ;4300
0000ee  e001              B        |L75.244|
                  |L75.240|
0000f0  2701              MOVS     r7,#1                 ;4305
0000f2  bf00              NOP                            ;4306
                  |L75.244|
0000f4  bf00              NOP                            ;4250
0000f6  bf00              NOP                            ;4309
0000f8  2000              MOVS     r0,#0                 ;4309
0000fa  f884003c          STRB     r0,[r4,#0x3c]         ;4309
0000fe  bf00              NOP                            ;4309
000100  4638              MOV      r0,r7                 ;4311
000102  e789              B        |L75.24|
;;;4313   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_DeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_DeInit PROC
;;;1374     */
;;;1375   HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;1376   {
000002  4604              MOV      r4,r0
;;;1377     /* Check the parameters */
;;;1378     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;1379   
;;;1380     htim->State = HAL_TIM_STATE_BUSY;
000004  2002              MOVS     r0,#2
000006  f884003d          STRB     r0,[r4,#0x3d]
;;;1381   
;;;1382     /* Disable the TIM Peripheral Clock */
;;;1383     __HAL_TIM_DISABLE(htim);
00000a  bf00              NOP      
00000c  6820              LDR      r0,[r4,#0]
00000e  6a00              LDR      r0,[r0,#0x20]
000010  f2411111          MOV      r1,#0x1111
000014  4008              ANDS     r0,r0,r1
000016  b950              CBNZ     r0,|L76.46|
000018  6820              LDR      r0,[r4,#0]
00001a  6a00              LDR      r0,[r0,#0x20]
00001c  1089              ASRS     r1,r1,#2
00001e  4008              ANDS     r0,r0,r1
000020  b928              CBNZ     r0,|L76.46|
000022  6820              LDR      r0,[r4,#0]
000024  6800              LDR      r0,[r0,#0]
000026  f0200001          BIC      r0,r0,#1
00002a  6821              LDR      r1,[r4,#0]
00002c  6008              STR      r0,[r1,#0]
                  |L76.46|
00002e  bf00              NOP      
;;;1384   
;;;1385   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;1386     if (htim->PWM_MspDeInitCallback == NULL)
;;;1387     {
;;;1388       htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
;;;1389     }
;;;1390     /* DeInit the low level hardware */
;;;1391     htim->PWM_MspDeInitCallback(htim);
;;;1392   #else
;;;1393     /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
;;;1394     HAL_TIM_PWM_MspDeInit(htim);
000030  4620              MOV      r0,r4
000032  f7fffffe          BL       HAL_TIM_PWM_MspDeInit
;;;1395   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;1396   
;;;1397     /* Change the DMA burst operation state */
;;;1398     htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
000036  2000              MOVS     r0,#0
000038  f8840046          STRB     r0,[r4,#0x46]
;;;1399   
;;;1400     /* Change the TIM channels state */
;;;1401     TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
00003c  bf00              NOP      
00003e  f884003e          STRB     r0,[r4,#0x3e]
000042  2100              MOVS     r1,#0
000044  203f              MOVS     r0,#0x3f
000046  5501              STRB     r1,[r0,r4]
000048  2040              MOVS     r0,#0x40
00004a  5501              STRB     r1,[r0,r4]
00004c  2041              MOVS     r0,#0x41
00004e  5501              STRB     r1,[r0,r4]
000050  bf00              NOP      
;;;1402     TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
000052  bf00              NOP      
000054  2000              MOVS     r0,#0
000056  f8840042          STRB     r0,[r4,#0x42]
00005a  2043              MOVS     r0,#0x43
00005c  5501              STRB     r1,[r0,r4]
00005e  2044              MOVS     r0,#0x44
000060  5501              STRB     r1,[r0,r4]
000062  2045              MOVS     r0,#0x45
000064  5501              STRB     r1,[r0,r4]
000066  bf00              NOP      
;;;1403   
;;;1404     /* Change TIM state */
;;;1405     htim->State = HAL_TIM_STATE_RESET;
000068  2000              MOVS     r0,#0
00006a  f884003d          STRB     r0,[r4,#0x3d]
;;;1406   
;;;1407     /* Release Lock */
;;;1408     __HAL_UNLOCK(htim);
00006e  bf00              NOP      
000070  f884003c          STRB     r0,[r4,#0x3c]
000074  bf00              NOP      
;;;1409   
;;;1410     return HAL_OK;
;;;1411   }
000076  bd10              POP      {r4,pc}
;;;1412   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_GetState||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_GetState PROC
;;;6358     */
;;;6359   HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim)
000000  4601              MOV      r1,r0
;;;6360   {
;;;6361     return htim->State;
000002  f891003d          LDRB     r0,[r1,#0x3d]
;;;6362   }
000006  4770              BX       lr
;;;6363   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_Init||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_Init PROC
;;;1314     */
;;;1315   HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
000000  b510              PUSH     {r4,lr}
;;;1316   {
000002  4604              MOV      r4,r0
;;;1317     /* Check the TIM handle allocation */
;;;1318     if (htim == NULL)
000004  b90c              CBNZ     r4,|L78.10|
;;;1319     {
;;;1320       return HAL_ERROR;
000006  2001              MOVS     r0,#1
                  |L78.8|
;;;1321     }
;;;1322   
;;;1323     /* Check the parameters */
;;;1324     assert_param(IS_TIM_INSTANCE(htim->Instance));
;;;1325     assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
;;;1326     assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
;;;1327     assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
;;;1328     assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
;;;1329   
;;;1330     if (htim->State == HAL_TIM_STATE_RESET)
;;;1331     {
;;;1332       /* Allocate lock resource and initialize it */
;;;1333       htim->Lock = HAL_UNLOCKED;
;;;1334   
;;;1335   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;1336       /* Reset interrupt callbacks to legacy weak callbacks */
;;;1337       TIM_ResetCallback(htim);
;;;1338   
;;;1339       if (htim->PWM_MspInitCallback == NULL)
;;;1340       {
;;;1341         htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
;;;1342       }
;;;1343       /* Init the low level hardware : GPIO, CLOCK, NVIC */
;;;1344       htim->PWM_MspInitCallback(htim);
;;;1345   #else
;;;1346       /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
;;;1347       HAL_TIM_PWM_MspInit(htim);
;;;1348   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;1349     }
;;;1350   
;;;1351     /* Set the TIM state */
;;;1352     htim->State = HAL_TIM_STATE_BUSY;
;;;1353   
;;;1354     /* Init the base time for the PWM */
;;;1355     TIM_Base_SetConfig(htim->Instance, &htim->Init);
;;;1356   
;;;1357     /* Initialize the DMA burst operation state */
;;;1358     htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
;;;1359   
;;;1360     /* Initialize the TIM channels state */
;;;1361     TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;1362     TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
;;;1363   
;;;1364     /* Initialize the TIM state*/
;;;1365     htim->State = HAL_TIM_STATE_READY;
;;;1366   
;;;1367     return HAL_OK;
;;;1368   }
000008  bd10              POP      {r4,pc}
                  |L78.10|
00000a  f894003d          LDRB     r0,[r4,#0x3d]         ;1330
00000e  b928              CBNZ     r0,|L78.28|
000010  2000              MOVS     r0,#0                 ;1333
000012  f884003c          STRB     r0,[r4,#0x3c]         ;1333
000016  4620              MOV      r0,r4                 ;1347
000018  f7fffffe          BL       HAL_TIM_PWM_MspInit
                  |L78.28|
00001c  2002              MOVS     r0,#2                 ;1352
00001e  f884003d          STRB     r0,[r4,#0x3d]         ;1352
000022  1d21              ADDS     r1,r4,#4              ;1355
000024  6820              LDR      r0,[r4,#0]            ;1355
000026  f7fffffe          BL       TIM_Base_SetConfig
00002a  2001              MOVS     r0,#1                 ;1358
00002c  f8840046          STRB     r0,[r4,#0x46]         ;1358
000030  bf00              NOP                            ;1361
000032  f884003e          STRB     r0,[r4,#0x3e]         ;1361
000036  2101              MOVS     r1,#1                 ;1361
000038  203f              MOVS     r0,#0x3f              ;1361
00003a  5501              STRB     r1,[r0,r4]            ;1361
00003c  2040              MOVS     r0,#0x40              ;1361
00003e  5501              STRB     r1,[r0,r4]            ;1361
000040  2041              MOVS     r0,#0x41              ;1361
000042  5501              STRB     r1,[r0,r4]            ;1361
000044  bf00              NOP                            ;1361
000046  bf00              NOP                            ;1362
000048  2001              MOVS     r0,#1                 ;1362
00004a  f8840042          STRB     r0,[r4,#0x42]         ;1362
00004e  2043              MOVS     r0,#0x43              ;1362
000050  5501              STRB     r1,[r0,r4]            ;1362
000052  2044              MOVS     r0,#0x44              ;1362
000054  5501              STRB     r1,[r0,r4]            ;1362
000056  2045              MOVS     r0,#0x45              ;1362
000058  5501              STRB     r1,[r0,r4]            ;1362
00005a  bf00              NOP                            ;1362
00005c  2001              MOVS     r0,#1                 ;1365
00005e  f884003d          STRB     r0,[r4,#0x3d]         ;1365
000062  2000              MOVS     r0,#0                 ;1367
000064  e7d0              B        |L78.8|
;;;1369   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_MspDeInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_MspDeInit PROC
;;;1432     */
;;;1433   __weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;1434   {
;;;1435     /* Prevent unused argument(s) compilation warning */
;;;1436     UNUSED(htim);
;;;1437   
;;;1438     /* NOTE : This function should not be modified, when the callback is needed,
;;;1439               the HAL_TIM_PWM_MspDeInit could be implemented in the user file
;;;1440      */
;;;1441   }
;;;1442   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_MspInit||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_MspInit PROC
;;;1417     */
;;;1418   __weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;1419   {
;;;1420     /* Prevent unused argument(s) compilation warning */
;;;1421     UNUSED(htim);
;;;1422   
;;;1423     /* NOTE : This function should not be modified, when the callback is needed,
;;;1424               the HAL_TIM_PWM_MspInit could be implemented in the user file
;;;1425      */
;;;1426   }
;;;1427   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_PulseFinishedCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_PulseFinishedCallback PROC
;;;5731     */
;;;5732   __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5733   {
;;;5734     /* Prevent unused argument(s) compilation warning */
;;;5735     UNUSED(htim);
;;;5736   
;;;5737     /* NOTE : This function should not be modified, when the callback is needed,
;;;5738               the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
;;;5739      */
;;;5740   }
;;;5741   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_PulseFinishedHalfCpltCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PWM_PulseFinishedHalfCpltCallback PROC
;;;5746     */
;;;5747   __weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5748   {
;;;5749     /* Prevent unused argument(s) compilation warning */
;;;5750     UNUSED(htim);
;;;5751   
;;;5752     /* NOTE : This function should not be modified, when the callback is needed,
;;;5753               the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
;;;5754      */
;;;5755   }
;;;5756   
                          ENDP


                          AREA ||i.HAL_TIM_PWM_Start||, CODE, READONLY, ALIGN=2

                  HAL_TIM_PWM_Start PROC
;;;1453     */
;;;1454   HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1455   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1456     uint32_t tmpsmcr;
;;;1457   
;;;1458     /* Check the parameters */
;;;1459     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1460   
;;;1461     /* Check the TIM channel state */
;;;1462     if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
000006  b915              CBNZ     r5,|L83.14|
000008  f894003e          LDRB     r0,[r4,#0x3e]
00000c  e00b              B        |L83.38|
                  |L83.14|
00000e  2d04              CMP      r5,#4
000010  d102              BNE      |L83.24|
000012  203f              MOVS     r0,#0x3f
000014  5d00              LDRB     r0,[r0,r4]
000016  e006              B        |L83.38|
                  |L83.24|
000018  2d08              CMP      r5,#8
00001a  d102              BNE      |L83.34|
00001c  2040              MOVS     r0,#0x40
00001e  5d00              LDRB     r0,[r0,r4]
000020  e001              B        |L83.38|
                  |L83.34|
000022  2041              MOVS     r0,#0x41
000024  5d00              LDRB     r0,[r0,r4]
                  |L83.38|
000026  2801              CMP      r0,#1
000028  d001              BEQ      |L83.46|
;;;1463     {
;;;1464       return HAL_ERROR;
00002a  2001              MOVS     r0,#1
                  |L83.44|
;;;1465     }
;;;1466   
;;;1467     /* Set the TIM channel state */
;;;1468     TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1469   
;;;1470     /* Enable the Capture compare channel */
;;;1471     TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;1472   
;;;1473     if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;1474     {
;;;1475       /* Enable the main output */
;;;1476       __HAL_TIM_MOE_ENABLE(htim);
;;;1477     }
;;;1478   
;;;1479     /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1480     if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1481     {
;;;1482       tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1483       if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1484       {
;;;1485         __HAL_TIM_ENABLE(htim);
;;;1486       }
;;;1487     }
;;;1488     else
;;;1489     {
;;;1490       __HAL_TIM_ENABLE(htim);
;;;1491     }
;;;1492   
;;;1493     /* Return function status */
;;;1494     return HAL_OK;
;;;1495   }
00002c  bd70              POP      {r4-r6,pc}
                  |L83.46|
00002e  b91d              CBNZ     r5,|L83.56|
000030  2002              MOVS     r0,#2                 ;1468
000032  f884003e          STRB     r0,[r4,#0x3e]         ;1468
000036  e00e              B        |L83.86|
                  |L83.56|
000038  2d04              CMP      r5,#4                 ;1468
00003a  d103              BNE      |L83.68|
00003c  2102              MOVS     r1,#2                 ;1468
00003e  203f              MOVS     r0,#0x3f              ;1468
000040  5501              STRB     r1,[r0,r4]            ;1468
000042  e008              B        |L83.86|
                  |L83.68|
000044  2d08              CMP      r5,#8                 ;1468
000046  d103              BNE      |L83.80|
000048  2102              MOVS     r1,#2                 ;1468
00004a  2040              MOVS     r0,#0x40              ;1468
00004c  5501              STRB     r1,[r0,r4]            ;1468
00004e  e002              B        |L83.86|
                  |L83.80|
000050  2102              MOVS     r1,#2                 ;1468
000052  2041              MOVS     r0,#0x41              ;1468
000054  5501              STRB     r1,[r0,r4]            ;1468
                  |L83.86|
000056  2201              MOVS     r2,#1                 ;1471
000058  4629              MOV      r1,r5                 ;1471
00005a  6820              LDR      r0,[r4,#0]            ;1471
00005c  f7fffffe          BL       TIM_CCxChannelCmd
000060  491d              LDR      r1,|L83.216|
000062  6820              LDR      r0,[r4,#0]            ;1473
000064  4288              CMP      r0,r1                 ;1473
000066  d101              BNE      |L83.108|
000068  2001              MOVS     r0,#1                 ;1473
00006a  e000              B        |L83.110|
                  |L83.108|
00006c  2000              MOVS     r0,#0                 ;1473
                  |L83.110|
00006e  b128              CBZ      r0,|L83.124|
000070  6820              LDR      r0,[r4,#0]            ;1476
000072  6c40              LDR      r0,[r0,#0x44]         ;1476
000074  f4404000          ORR      r0,r0,#0x8000         ;1476
000078  6821              LDR      r1,[r4,#0]            ;1476
00007a  6448              STR      r0,[r1,#0x44]         ;1476
                  |L83.124|
00007c  4916              LDR      r1,|L83.216|
00007e  6820              LDR      r0,[r4,#0]            ;1480
000080  4288              CMP      r0,r1                 ;1480
000082  d013              BEQ      |L83.172|
000084  6820              LDR      r0,[r4,#0]            ;1480
000086  f1b04f80          CMP      r0,#0x40000000        ;1480
00008a  d00f              BEQ      |L83.172|
00008c  4913              LDR      r1,|L83.220|
00008e  6820              LDR      r0,[r4,#0]            ;1480
000090  4288              CMP      r0,r1                 ;1480
000092  d00b              BEQ      |L83.172|
000094  4912              LDR      r1,|L83.224|
000096  6820              LDR      r0,[r4,#0]            ;1480
000098  4288              CMP      r0,r1                 ;1480
00009a  d007              BEQ      |L83.172|
00009c  4911              LDR      r1,|L83.228|
00009e  6820              LDR      r0,[r4,#0]            ;1480
0000a0  4288              CMP      r0,r1                 ;1480
0000a2  d003              BEQ      |L83.172|
0000a4  4910              LDR      r1,|L83.232|
0000a6  6820              LDR      r0,[r4,#0]            ;1480
0000a8  4288              CMP      r0,r1                 ;1480
0000aa  d10c              BNE      |L83.198|
                  |L83.172|
0000ac  6820              LDR      r0,[r4,#0]            ;1482
0000ae  6880              LDR      r0,[r0,#8]            ;1482
0000b0  f0000607          AND      r6,r0,#7              ;1482
0000b4  2e06              CMP      r6,#6                 ;1483
0000b6  d00c              BEQ      |L83.210|
0000b8  6820              LDR      r0,[r4,#0]            ;1485
0000ba  6800              LDR      r0,[r0,#0]            ;1485
0000bc  f0400001          ORR      r0,r0,#1              ;1485
0000c0  6821              LDR      r1,[r4,#0]            ;1485
0000c2  6008              STR      r0,[r1,#0]            ;1485
0000c4  e005              B        |L83.210|
                  |L83.198|
0000c6  6820              LDR      r0,[r4,#0]            ;1490
0000c8  6800              LDR      r0,[r0,#0]            ;1490
0000ca  f0400001          ORR      r0,r0,#1              ;1490
0000ce  6821              LDR      r1,[r4,#0]            ;1490
0000d0  6008              STR      r0,[r1,#0]            ;1490
                  |L83.210|
0000d2  2000              MOVS     r0,#0                 ;1494
0000d4  e7aa              B        |L83.44|
;;;1496   
                          ENDP

0000d6  0000              DCW      0x0000
                  |L83.216|
                          DCD      0x40010000
                  |L83.220|
                          DCD      0x40000400
                  |L83.224|
                          DCD      0x40000800
                  |L83.228|
                          DCD      0x40000c00
                  |L83.232|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_PWM_Start_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_PWM_Start_DMA PROC
;;;1712     */
;;;1713   HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;1714                                           uint16_t Length)
;;;1715   {
000004  4604              MOV      r4,r0
000006  460d              MOV      r5,r1
000008  4616              MOV      r6,r2
00000a  461f              MOV      r7,r3
;;;1716     HAL_StatusTypeDef status = HAL_OK;
00000c  f04f0800          MOV      r8,#0
;;;1717     uint32_t tmpsmcr;
;;;1718   
;;;1719     /* Check the parameters */
;;;1720     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1721   
;;;1722     /* Set the TIM channel state */
;;;1723     if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
000010  b915              CBNZ     r5,|L84.24|
000012  f894003e          LDRB     r0,[r4,#0x3e]
000016  e00b              B        |L84.48|
                  |L84.24|
000018  2d04              CMP      r5,#4
00001a  d102              BNE      |L84.34|
00001c  203f              MOVS     r0,#0x3f
00001e  5d00              LDRB     r0,[r0,r4]
000020  e006              B        |L84.48|
                  |L84.34|
000022  2d08              CMP      r5,#8
000024  d102              BNE      |L84.44|
000026  2040              MOVS     r0,#0x40
000028  5d00              LDRB     r0,[r0,r4]
00002a  e001              B        |L84.48|
                  |L84.44|
00002c  2041              MOVS     r0,#0x41
00002e  5d00              LDRB     r0,[r0,r4]
                  |L84.48|
000030  2802              CMP      r0,#2
000032  d101              BNE      |L84.56|
                  |L84.52|
;;;1724     {
;;;1725       return HAL_BUSY;
;;;1726     }
;;;1727     else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
;;;1728     {
;;;1729       if ((pData == NULL) || (Length == 0U))
;;;1730       {
;;;1731         return HAL_ERROR;
;;;1732       }
;;;1733       else
;;;1734       {
;;;1735         TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1736       }
;;;1737     }
;;;1738     else
;;;1739     {
;;;1740       return HAL_ERROR;
;;;1741     }
;;;1742   
;;;1743     switch (Channel)
;;;1744     {
;;;1745       case TIM_CHANNEL_1:
;;;1746       {
;;;1747         /* Set the DMA compare callbacks */
;;;1748         htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1749         htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1750   
;;;1751         /* Set the DMA error callback */
;;;1752         htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
;;;1753   
;;;1754         /* Enable the DMA stream */
;;;1755         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
;;;1756                              Length) != HAL_OK)
;;;1757         {
;;;1758           /* Return error status */
;;;1759           return HAL_ERROR;
;;;1760         }
;;;1761   
;;;1762         /* Enable the TIM Capture/Compare 1 DMA request */
;;;1763         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
;;;1764         break;
;;;1765       }
;;;1766   
;;;1767       case TIM_CHANNEL_2:
;;;1768       {
;;;1769         /* Set the DMA compare callbacks */
;;;1770         htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1771         htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1772   
;;;1773         /* Set the DMA error callback */
;;;1774         htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
;;;1775   
;;;1776         /* Enable the DMA stream */
;;;1777         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
;;;1778                              Length) != HAL_OK)
;;;1779         {
;;;1780           /* Return error status */
;;;1781           return HAL_ERROR;
;;;1782         }
;;;1783         /* Enable the TIM Capture/Compare 2 DMA request */
;;;1784         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
;;;1785         break;
;;;1786       }
;;;1787   
;;;1788       case TIM_CHANNEL_3:
;;;1789       {
;;;1790         /* Set the DMA compare callbacks */
;;;1791         htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1792         htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1793   
;;;1794         /* Set the DMA error callback */
;;;1795         htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
;;;1796   
;;;1797         /* Enable the DMA stream */
;;;1798         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
;;;1799                              Length) != HAL_OK)
;;;1800         {
;;;1801           /* Return error status */
;;;1802           return HAL_ERROR;
;;;1803         }
;;;1804         /* Enable the TIM Output Capture/Compare 3 request */
;;;1805         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
;;;1806         break;
;;;1807       }
;;;1808   
;;;1809       case TIM_CHANNEL_4:
;;;1810       {
;;;1811         /* Set the DMA compare callbacks */
;;;1812         htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
;;;1813         htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
;;;1814   
;;;1815         /* Set the DMA error callback */
;;;1816         htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
;;;1817   
;;;1818         /* Enable the DMA stream */
;;;1819         if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
;;;1820                              Length) != HAL_OK)
;;;1821         {
;;;1822           /* Return error status */
;;;1823           return HAL_ERROR;
;;;1824         }
;;;1825         /* Enable the TIM Capture/Compare 4 DMA request */
;;;1826         __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
;;;1827         break;
;;;1828       }
;;;1829   
;;;1830       default:
;;;1831         status = HAL_ERROR;
;;;1832         break;
;;;1833     }
;;;1834   
;;;1835     if (status == HAL_OK)
;;;1836     {
;;;1837       /* Enable the Capture compare channel */
;;;1838       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;1839   
;;;1840       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;1841       {
;;;1842         /* Enable the main output */
;;;1843         __HAL_TIM_MOE_ENABLE(htim);
;;;1844       }
;;;1845   
;;;1846       /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1847       if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1848       {
;;;1849         tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1850         if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1851         {
;;;1852           __HAL_TIM_ENABLE(htim);
;;;1853         }
;;;1854       }
;;;1855       else
;;;1856       {
;;;1857         __HAL_TIM_ENABLE(htim);
;;;1858       }
;;;1859     }
;;;1860   
;;;1861     /* Return function status */
;;;1862     return status;
;;;1863   }
000034  e8bd87f0          POP      {r4-r10,pc}
                  |L84.56|
000038  b915              CBNZ     r5,|L84.64|
00003a  f894003e          LDRB     r0,[r4,#0x3e]         ;1727
00003e  e00b              B        |L84.88|
                  |L84.64|
000040  2d04              CMP      r5,#4                 ;1727
000042  d102              BNE      |L84.74|
000044  203f              MOVS     r0,#0x3f              ;1727
000046  5d00              LDRB     r0,[r0,r4]            ;1727
000048  e006              B        |L84.88|
                  |L84.74|
00004a  2d08              CMP      r5,#8                 ;1727
00004c  d102              BNE      |L84.84|
00004e  2040              MOVS     r0,#0x40              ;1727
000050  5d00              LDRB     r0,[r0,r4]            ;1727
000052  e001              B        |L84.88|
                  |L84.84|
000054  2041              MOVS     r0,#0x41              ;1727
000056  5d00              LDRB     r0,[r0,r4]            ;1727
                  |L84.88|
000058  2801              CMP      r0,#1                 ;1727
00005a  d118              BNE      |L84.142|
00005c  b106              CBZ      r6,|L84.96|
00005e  b90f              CBNZ     r7,|L84.100|
                  |L84.96|
000060  2001              MOVS     r0,#1                 ;1731
000062  e7e7              B        |L84.52|
                  |L84.100|
000064  b91d              CBNZ     r5,|L84.110|
000066  2002              MOVS     r0,#2                 ;1735
000068  f884003e          STRB     r0,[r4,#0x3e]         ;1735
00006c  e011              B        |L84.146|
                  |L84.110|
00006e  2d04              CMP      r5,#4                 ;1735
000070  d103              BNE      |L84.122|
000072  2102              MOVS     r1,#2                 ;1735
000074  203f              MOVS     r0,#0x3f              ;1735
000076  5501              STRB     r1,[r0,r4]            ;1735
000078  e00b              B        |L84.146|
                  |L84.122|
00007a  2d08              CMP      r5,#8                 ;1735
00007c  d103              BNE      |L84.134|
00007e  2102              MOVS     r1,#2                 ;1735
000080  2040              MOVS     r0,#0x40              ;1735
000082  5501              STRB     r1,[r0,r4]            ;1735
000084  e005              B        |L84.146|
                  |L84.134|
000086  2102              MOVS     r1,#2                 ;1735
000088  2041              MOVS     r0,#0x41              ;1735
00008a  5501              STRB     r1,[r0,r4]            ;1735
00008c  e001              B        |L84.146|
                  |L84.142|
00008e  2001              MOVS     r0,#1                 ;1740
000090  e7d0              B        |L84.52|
                  |L84.146|
000092  b135              CBZ      r5,|L84.162|
000094  2d04              CMP      r5,#4                 ;1743
000096  d01f              BEQ      |L84.216|
000098  2d08              CMP      r5,#8                 ;1743
00009a  d038              BEQ      |L84.270|
00009c  2d0c              CMP      r5,#0xc               ;1743
00009e  d16c              BNE      |L84.378|
0000a0  e050              B        |L84.324|
                  |L84.162|
0000a2  495a              LDR      r1,|L84.524|
0000a4  6a60              LDR      r0,[r4,#0x24]         ;1748
0000a6  63c1              STR      r1,[r0,#0x3c]         ;1748
0000a8  4959              LDR      r1,|L84.528|
0000aa  6a60              LDR      r0,[r4,#0x24]         ;1749
0000ac  6401              STR      r1,[r0,#0x40]         ;1749
0000ae  4959              LDR      r1,|L84.532|
0000b0  6a60              LDR      r0,[r4,#0x24]         ;1752
0000b2  64c1              STR      r1,[r0,#0x4c]         ;1752
0000b4  6821              LDR      r1,[r4,#0]            ;1755
0000b6  f1010234          ADD      r2,r1,#0x34           ;1755
0000ba  463b              MOV      r3,r7                 ;1755
0000bc  4631              MOV      r1,r6                 ;1755
0000be  6a60              LDR      r0,[r4,#0x24]         ;1755
0000c0  f7fffffe          BL       HAL_DMA_Start_IT
0000c4  b108              CBZ      r0,|L84.202|
0000c6  2001              MOVS     r0,#1                 ;1759
0000c8  e7b4              B        |L84.52|
                  |L84.202|
0000ca  6820              LDR      r0,[r4,#0]            ;1763
0000cc  68c0              LDR      r0,[r0,#0xc]          ;1763
0000ce  f4407000          ORR      r0,r0,#0x200          ;1763
0000d2  6821              LDR      r1,[r4,#0]            ;1763
0000d4  60c8              STR      r0,[r1,#0xc]          ;1763
0000d6  e053              B        |L84.384|
                  |L84.216|
0000d8  494c              LDR      r1,|L84.524|
0000da  6aa0              LDR      r0,[r4,#0x28]         ;1770
0000dc  63c1              STR      r1,[r0,#0x3c]         ;1770
0000de  494c              LDR      r1,|L84.528|
0000e0  6aa0              LDR      r0,[r4,#0x28]         ;1771
0000e2  6401              STR      r1,[r0,#0x40]         ;1771
0000e4  494b              LDR      r1,|L84.532|
0000e6  6aa0              LDR      r0,[r4,#0x28]         ;1774
0000e8  64c1              STR      r1,[r0,#0x4c]         ;1774
0000ea  6821              LDR      r1,[r4,#0]            ;1777
0000ec  f1010238          ADD      r2,r1,#0x38           ;1777
0000f0  463b              MOV      r3,r7                 ;1777
0000f2  4631              MOV      r1,r6                 ;1777
0000f4  6aa0              LDR      r0,[r4,#0x28]         ;1777
0000f6  f7fffffe          BL       HAL_DMA_Start_IT
0000fa  b108              CBZ      r0,|L84.256|
0000fc  2001              MOVS     r0,#1                 ;1781
0000fe  e799              B        |L84.52|
                  |L84.256|
000100  6820              LDR      r0,[r4,#0]            ;1784
000102  68c0              LDR      r0,[r0,#0xc]          ;1784
000104  f4406080          ORR      r0,r0,#0x400          ;1784
000108  6821              LDR      r1,[r4,#0]            ;1784
00010a  60c8              STR      r0,[r1,#0xc]          ;1784
00010c  e038              B        |L84.384|
                  |L84.270|
00010e  493f              LDR      r1,|L84.524|
000110  6ae0              LDR      r0,[r4,#0x2c]         ;1791
000112  63c1              STR      r1,[r0,#0x3c]         ;1791
000114  493e              LDR      r1,|L84.528|
000116  6ae0              LDR      r0,[r4,#0x2c]         ;1792
000118  6401              STR      r1,[r0,#0x40]         ;1792
00011a  493e              LDR      r1,|L84.532|
00011c  6ae0              LDR      r0,[r4,#0x2c]         ;1795
00011e  64c1              STR      r1,[r0,#0x4c]         ;1795
000120  6821              LDR      r1,[r4,#0]            ;1798
000122  f101023c          ADD      r2,r1,#0x3c           ;1798
000126  463b              MOV      r3,r7                 ;1798
000128  4631              MOV      r1,r6                 ;1798
00012a  6ae0              LDR      r0,[r4,#0x2c]         ;1798
00012c  f7fffffe          BL       HAL_DMA_Start_IT
000130  b108              CBZ      r0,|L84.310|
000132  2001              MOVS     r0,#1                 ;1802
000134  e77e              B        |L84.52|
                  |L84.310|
000136  6820              LDR      r0,[r4,#0]            ;1805
000138  68c0              LDR      r0,[r0,#0xc]          ;1805
00013a  f4406000          ORR      r0,r0,#0x800          ;1805
00013e  6821              LDR      r1,[r4,#0]            ;1805
000140  60c8              STR      r0,[r1,#0xc]          ;1805
000142  e01d              B        |L84.384|
                  |L84.324|
000144  4931              LDR      r1,|L84.524|
000146  6b20              LDR      r0,[r4,#0x30]         ;1812
000148  63c1              STR      r1,[r0,#0x3c]         ;1812
00014a  4931              LDR      r1,|L84.528|
00014c  6b20              LDR      r0,[r4,#0x30]         ;1813
00014e  6401              STR      r1,[r0,#0x40]         ;1813
000150  4930              LDR      r1,|L84.532|
000152  6b20              LDR      r0,[r4,#0x30]         ;1816
000154  64c1              STR      r1,[r0,#0x4c]         ;1816
000156  6821              LDR      r1,[r4,#0]            ;1819
000158  f1010240          ADD      r2,r1,#0x40           ;1819
00015c  463b              MOV      r3,r7                 ;1819
00015e  4631              MOV      r1,r6                 ;1819
000160  6b20              LDR      r0,[r4,#0x30]         ;1819
000162  f7fffffe          BL       HAL_DMA_Start_IT
000166  b108              CBZ      r0,|L84.364|
000168  2001              MOVS     r0,#1                 ;1823
00016a  e763              B        |L84.52|
                  |L84.364|
00016c  6820              LDR      r0,[r4,#0]            ;1826
00016e  68c0              LDR      r0,[r0,#0xc]          ;1826
000170  f4405080          ORR      r0,r0,#0x1000         ;1826
000174  6821              LDR      r1,[r4,#0]            ;1826
000176  60c8              STR      r0,[r1,#0xc]          ;1826
000178  e002              B        |L84.384|
                  |L84.378|
00017a  f04f0801          MOV      r8,#1                 ;1831
00017e  bf00              NOP                            ;1832
                  |L84.384|
000180  bf00              NOP                            ;1764
000182  f1b80f00          CMP      r8,#0                 ;1835
000186  d13e              BNE      |L84.518|
000188  2201              MOVS     r2,#1                 ;1838
00018a  4629              MOV      r1,r5                 ;1838
00018c  6820              LDR      r0,[r4,#0]            ;1838
00018e  f7fffffe          BL       TIM_CCxChannelCmd
000192  4921              LDR      r1,|L84.536|
000194  6820              LDR      r0,[r4,#0]            ;1840
000196  4288              CMP      r0,r1                 ;1840
000198  d101              BNE      |L84.414|
00019a  2001              MOVS     r0,#1                 ;1840
00019c  e000              B        |L84.416|
                  |L84.414|
00019e  2000              MOVS     r0,#0                 ;1840
                  |L84.416|
0001a0  b128              CBZ      r0,|L84.430|
0001a2  6820              LDR      r0,[r4,#0]            ;1843
0001a4  6c40              LDR      r0,[r0,#0x44]         ;1843
0001a6  f4404000          ORR      r0,r0,#0x8000         ;1843
0001aa  6821              LDR      r1,[r4,#0]            ;1843
0001ac  6448              STR      r0,[r1,#0x44]         ;1843
                  |L84.430|
0001ae  491a              LDR      r1,|L84.536|
0001b0  6820              LDR      r0,[r4,#0]            ;1847
0001b2  4288              CMP      r0,r1                 ;1847
0001b4  d013              BEQ      |L84.478|
0001b6  6820              LDR      r0,[r4,#0]            ;1847
0001b8  f1b04f80          CMP      r0,#0x40000000        ;1847
0001bc  d00f              BEQ      |L84.478|
0001be  4917              LDR      r1,|L84.540|
0001c0  6820              LDR      r0,[r4,#0]            ;1847
0001c2  4288              CMP      r0,r1                 ;1847
0001c4  d00b              BEQ      |L84.478|
0001c6  4916              LDR      r1,|L84.544|
0001c8  6820              LDR      r0,[r4,#0]            ;1847
0001ca  4288              CMP      r0,r1                 ;1847
0001cc  d007              BEQ      |L84.478|
0001ce  4915              LDR      r1,|L84.548|
0001d0  6820              LDR      r0,[r4,#0]            ;1847
0001d2  4288              CMP      r0,r1                 ;1847
0001d4  d003              BEQ      |L84.478|
0001d6  4914              LDR      r1,|L84.552|
0001d8  6820              LDR      r0,[r4,#0]            ;1847
0001da  4288              CMP      r0,r1                 ;1847
0001dc  d10d              BNE      |L84.506|
                  |L84.478|
0001de  6820              LDR      r0,[r4,#0]            ;1849
0001e0  6880              LDR      r0,[r0,#8]            ;1849
0001e2  f0000907          AND      r9,r0,#7              ;1849
0001e6  f1b90f06          CMP      r9,#6                 ;1850
0001ea  d00c              BEQ      |L84.518|
0001ec  6820              LDR      r0,[r4,#0]            ;1852
0001ee  6800              LDR      r0,[r0,#0]            ;1852
0001f0  f0400001          ORR      r0,r0,#1              ;1852
0001f4  6821              LDR      r1,[r4,#0]            ;1852
0001f6  6008              STR      r0,[r1,#0]            ;1852
0001f8  e005              B        |L84.518|
                  |L84.506|
0001fa  6820              LDR      r0,[r4,#0]            ;1857
0001fc  6800              LDR      r0,[r0,#0]            ;1857
0001fe  f0400001          ORR      r0,r0,#1              ;1857
000202  6821              LDR      r1,[r4,#0]            ;1857
000204  6008              STR      r0,[r1,#0]            ;1857
                  |L84.518|
000206  4640              MOV      r0,r8                 ;1862
000208  e714              B        |L84.52|
;;;1864   
                          ENDP

00020a  0000              DCW      0x0000
                  |L84.524|
                          DCD      TIM_DMADelayPulseCplt
                  |L84.528|
                          DCD      TIM_DMADelayPulseHalfCplt
                  |L84.532|
                          DCD      TIM_DMAError
                  |L84.536|
                          DCD      0x40010000
                  |L84.540|
                          DCD      0x40000400
                  |L84.544|
                          DCD      0x40000800
                  |L84.548|
                          DCD      0x40000c00
                  |L84.552|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_PWM_Start_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_PWM_Start_IT PROC
;;;1542     */
;;;1543   HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b5f0              PUSH     {r4-r7,lr}
;;;1544   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1545     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;1546     uint32_t tmpsmcr;
;;;1547   
;;;1548     /* Check the parameters */
;;;1549     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1550   
;;;1551     /* Check the TIM channel state */
;;;1552     if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
000008  b915              CBNZ     r5,|L85.16|
00000a  f894003e          LDRB     r0,[r4,#0x3e]
00000e  e00b              B        |L85.40|
                  |L85.16|
000010  2d04              CMP      r5,#4
000012  d102              BNE      |L85.26|
000014  203f              MOVS     r0,#0x3f
000016  5d00              LDRB     r0,[r0,r4]
000018  e006              B        |L85.40|
                  |L85.26|
00001a  2d08              CMP      r5,#8
00001c  d102              BNE      |L85.36|
00001e  2040              MOVS     r0,#0x40
000020  5d00              LDRB     r0,[r0,r4]
000022  e001              B        |L85.40|
                  |L85.36|
000024  2041              MOVS     r0,#0x41
000026  5d00              LDRB     r0,[r0,r4]
                  |L85.40|
000028  2801              CMP      r0,#1
00002a  d001              BEQ      |L85.48|
;;;1553     {
;;;1554       return HAL_ERROR;
00002c  2001              MOVS     r0,#1
                  |L85.46|
;;;1555     }
;;;1556   
;;;1557     /* Set the TIM channel state */
;;;1558     TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
;;;1559   
;;;1560     switch (Channel)
;;;1561     {
;;;1562       case TIM_CHANNEL_1:
;;;1563       {
;;;1564         /* Enable the TIM Capture/Compare 1 interrupt */
;;;1565         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
;;;1566         break;
;;;1567       }
;;;1568   
;;;1569       case TIM_CHANNEL_2:
;;;1570       {
;;;1571         /* Enable the TIM Capture/Compare 2 interrupt */
;;;1572         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
;;;1573         break;
;;;1574       }
;;;1575   
;;;1576       case TIM_CHANNEL_3:
;;;1577       {
;;;1578         /* Enable the TIM Capture/Compare 3 interrupt */
;;;1579         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
;;;1580         break;
;;;1581       }
;;;1582   
;;;1583       case TIM_CHANNEL_4:
;;;1584       {
;;;1585         /* Enable the TIM Capture/Compare 4 interrupt */
;;;1586         __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
;;;1587         break;
;;;1588       }
;;;1589   
;;;1590       default:
;;;1591         status = HAL_ERROR;
;;;1592         break;
;;;1593     }
;;;1594   
;;;1595     if (status == HAL_OK)
;;;1596     {
;;;1597       /* Enable the Capture compare channel */
;;;1598       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
;;;1599   
;;;1600       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
;;;1601       {
;;;1602         /* Enable the main output */
;;;1603         __HAL_TIM_MOE_ENABLE(htim);
;;;1604       }
;;;1605   
;;;1606       /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
;;;1607       if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
;;;1608       {
;;;1609         tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
;;;1610         if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
;;;1611         {
;;;1612           __HAL_TIM_ENABLE(htim);
;;;1613         }
;;;1614       }
;;;1615       else
;;;1616       {
;;;1617         __HAL_TIM_ENABLE(htim);
;;;1618       }
;;;1619     }
;;;1620   
;;;1621     /* Return function status */
;;;1622     return status;
;;;1623   }
00002e  bdf0              POP      {r4-r7,pc}
                  |L85.48|
000030  b91d              CBNZ     r5,|L85.58|
000032  2002              MOVS     r0,#2                 ;1558
000034  f884003e          STRB     r0,[r4,#0x3e]         ;1558
000038  e00e              B        |L85.88|
                  |L85.58|
00003a  2d04              CMP      r5,#4                 ;1558
00003c  d103              BNE      |L85.70|
00003e  2102              MOVS     r1,#2                 ;1558
000040  203f              MOVS     r0,#0x3f              ;1558
000042  5501              STRB     r1,[r0,r4]            ;1558
000044  e008              B        |L85.88|
                  |L85.70|
000046  2d08              CMP      r5,#8                 ;1558
000048  d103              BNE      |L85.82|
00004a  2102              MOVS     r1,#2                 ;1558
00004c  2040              MOVS     r0,#0x40              ;1558
00004e  5501              STRB     r1,[r0,r4]            ;1558
000050  e002              B        |L85.88|
                  |L85.82|
000052  2102              MOVS     r1,#2                 ;1558
000054  2041              MOVS     r0,#0x41              ;1558
000056  5501              STRB     r1,[r0,r4]            ;1558
                  |L85.88|
000058  b135              CBZ      r5,|L85.104|
00005a  2d04              CMP      r5,#4                 ;1560
00005c  d00b              BEQ      |L85.118|
00005e  2d08              CMP      r5,#8                 ;1560
000060  d010              BEQ      |L85.132|
000062  2d0c              CMP      r5,#0xc               ;1560
000064  d11c              BNE      |L85.160|
000066  e014              B        |L85.146|
                  |L85.104|
000068  6820              LDR      r0,[r4,#0]            ;1565
00006a  68c0              LDR      r0,[r0,#0xc]          ;1565
00006c  f0400002          ORR      r0,r0,#2              ;1565
000070  6821              LDR      r1,[r4,#0]            ;1565
000072  60c8              STR      r0,[r1,#0xc]          ;1565
000074  e016              B        |L85.164|
                  |L85.118|
000076  6820              LDR      r0,[r4,#0]            ;1572
000078  68c0              LDR      r0,[r0,#0xc]          ;1572
00007a  f0400004          ORR      r0,r0,#4              ;1572
00007e  6821              LDR      r1,[r4,#0]            ;1572
000080  60c8              STR      r0,[r1,#0xc]          ;1572
000082  e00f              B        |L85.164|
                  |L85.132|
000084  6820              LDR      r0,[r4,#0]            ;1579
000086  68c0              LDR      r0,[r0,#0xc]          ;1579
000088  f0400008          ORR      r0,r0,#8              ;1579
00008c  6821              LDR      r1,[r4,#0]            ;1579
00008e  60c8              STR      r0,[r1,#0xc]          ;1579
000090  e008              B        |L85.164|
                  |L85.146|
000092  6820              LDR      r0,[r4,#0]            ;1586
000094  68c0              LDR      r0,[r0,#0xc]          ;1586
000096  f0400010          ORR      r0,r0,#0x10           ;1586
00009a  6821              LDR      r1,[r4,#0]            ;1586
00009c  60c8              STR      r0,[r1,#0xc]          ;1586
00009e  e001              B        |L85.164|
                  |L85.160|
0000a0  2601              MOVS     r6,#1                 ;1591
0000a2  bf00              NOP                            ;1592
                  |L85.164|
0000a4  bf00              NOP                            ;1566
0000a6  bbb6              CBNZ     r6,|L85.278|
0000a8  2201              MOVS     r2,#1                 ;1598
0000aa  4629              MOV      r1,r5                 ;1598
0000ac  6820              LDR      r0,[r4,#0]            ;1598
0000ae  f7fffffe          BL       TIM_CCxChannelCmd
0000b2  491d              LDR      r1,|L85.296|
0000b4  6820              LDR      r0,[r4,#0]            ;1600
0000b6  4288              CMP      r0,r1                 ;1600
0000b8  d101              BNE      |L85.190|
0000ba  2001              MOVS     r0,#1                 ;1600
0000bc  e000              B        |L85.192|
                  |L85.190|
0000be  2000              MOVS     r0,#0                 ;1600
                  |L85.192|
0000c0  b128              CBZ      r0,|L85.206|
0000c2  6820              LDR      r0,[r4,#0]            ;1603
0000c4  6c40              LDR      r0,[r0,#0x44]         ;1603
0000c6  f4404000          ORR      r0,r0,#0x8000         ;1603
0000ca  6821              LDR      r1,[r4,#0]            ;1603
0000cc  6448              STR      r0,[r1,#0x44]         ;1603
                  |L85.206|
0000ce  4916              LDR      r1,|L85.296|
0000d0  6820              LDR      r0,[r4,#0]            ;1607
0000d2  4288              CMP      r0,r1                 ;1607
0000d4  d013              BEQ      |L85.254|
0000d6  6820              LDR      r0,[r4,#0]            ;1607
0000d8  f1b04f80          CMP      r0,#0x40000000        ;1607
0000dc  d00f              BEQ      |L85.254|
0000de  4913              LDR      r1,|L85.300|
0000e0  6820              LDR      r0,[r4,#0]            ;1607
0000e2  4288              CMP      r0,r1                 ;1607
0000e4  d00b              BEQ      |L85.254|
0000e6  4912              LDR      r1,|L85.304|
0000e8  6820              LDR      r0,[r4,#0]            ;1607
0000ea  4288              CMP      r0,r1                 ;1607
0000ec  d007              BEQ      |L85.254|
0000ee  4911              LDR      r1,|L85.308|
0000f0  6820              LDR      r0,[r4,#0]            ;1607
0000f2  4288              CMP      r0,r1                 ;1607
0000f4  d003              BEQ      |L85.254|
0000f6  4910              LDR      r1,|L85.312|
0000f8  6820              LDR      r0,[r4,#0]            ;1607
0000fa  4288              CMP      r0,r1                 ;1607
0000fc  d10c              BNE      |L85.280|
                  |L85.254|
0000fe  6820              LDR      r0,[r4,#0]            ;1609
000100  6880              LDR      r0,[r0,#8]            ;1609
000102  f0000707          AND      r7,r0,#7              ;1609
000106  2f06              CMP      r7,#6                 ;1610
000108  d00c              BEQ      |L85.292|
00010a  6820              LDR      r0,[r4,#0]            ;1612
00010c  6800              LDR      r0,[r0,#0]            ;1612
00010e  f0400001          ORR      r0,r0,#1              ;1612
000112  6821              LDR      r1,[r4,#0]            ;1612
000114  6008              STR      r0,[r1,#0]            ;1612
                  |L85.278|
000116  e005              B        |L85.292|
                  |L85.280|
000118  6820              LDR      r0,[r4,#0]            ;1617
00011a  6800              LDR      r0,[r0,#0]            ;1617
00011c  f0400001          ORR      r0,r0,#1              ;1617
000120  6821              LDR      r1,[r4,#0]            ;1617
000122  6008              STR      r0,[r1,#0]            ;1617
                  |L85.292|
000124  4630              MOV      r0,r6                 ;1622
000126  e782              B        |L85.46|
;;;1624   
                          ENDP

                  |L85.296|
                          DCD      0x40010000
                  |L85.300|
                          DCD      0x40000400
                  |L85.304|
                          DCD      0x40000800
                  |L85.308|
                          DCD      0x40000c00
                  |L85.312|
                          DCD      0x40014000

                          AREA ||i.HAL_TIM_PWM_Stop||, CODE, READONLY, ALIGN=2

                  HAL_TIM_PWM_Stop PROC
;;;1507     */
;;;1508   HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b530              PUSH     {r4,r5,lr}
;;;1509   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1510     /* Check the parameters */
;;;1511     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1512   
;;;1513     /* Disable the Capture compare channel */
;;;1514     TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
000006  2200              MOVS     r2,#0
000008  4629              MOV      r1,r5
00000a  6820              LDR      r0,[r4,#0]
00000c  f7fffffe          BL       TIM_CCxChannelCmd
;;;1515   
;;;1516     if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
000010  4921              LDR      r1,|L86.152|
000012  6820              LDR      r0,[r4,#0]
000014  4288              CMP      r0,r1
000016  d101              BNE      |L86.28|
000018  2001              MOVS     r0,#1
00001a  e000              B        |L86.30|
                  |L86.28|
00001c  2000              MOVS     r0,#0
                  |L86.30|
00001e  b190              CBZ      r0,|L86.70|
;;;1517     {
;;;1518       /* Disable the Main Output */
;;;1519       __HAL_TIM_MOE_DISABLE(htim);
000020  bf00              NOP      
000022  6820              LDR      r0,[r4,#0]
000024  6a00              LDR      r0,[r0,#0x20]
000026  f2411111          MOV      r1,#0x1111
00002a  4008              ANDS     r0,r0,r1
00002c  b950              CBNZ     r0,|L86.68|
00002e  6820              LDR      r0,[r4,#0]
000030  6a00              LDR      r0,[r0,#0x20]
000032  1089              ASRS     r1,r1,#2
000034  4008              ANDS     r0,r0,r1
000036  b928              CBNZ     r0,|L86.68|
000038  6820              LDR      r0,[r4,#0]
00003a  6c40              LDR      r0,[r0,#0x44]
00003c  f4204000          BIC      r0,r0,#0x8000
000040  6821              LDR      r1,[r4,#0]
000042  6448              STR      r0,[r1,#0x44]
                  |L86.68|
000044  bf00              NOP      
                  |L86.70|
;;;1520     }
;;;1521   
;;;1522     /* Disable the Peripheral */
;;;1523     __HAL_TIM_DISABLE(htim);
000046  bf00              NOP      
000048  6820              LDR      r0,[r4,#0]
00004a  6a00              LDR      r0,[r0,#0x20]
00004c  f2411111          MOV      r1,#0x1111
000050  4008              ANDS     r0,r0,r1
000052  b950              CBNZ     r0,|L86.106|
000054  6820              LDR      r0,[r4,#0]
000056  6a00              LDR      r0,[r0,#0x20]
000058  1089              ASRS     r1,r1,#2
00005a  4008              ANDS     r0,r0,r1
00005c  b928              CBNZ     r0,|L86.106|
00005e  6820              LDR      r0,[r4,#0]
000060  6800              LDR      r0,[r0,#0]
000062  f0200001          BIC      r0,r0,#1
000066  6821              LDR      r1,[r4,#0]
000068  6008              STR      r0,[r1,#0]
                  |L86.106|
00006a  bf00              NOP      
;;;1524   
;;;1525     /* Set the TIM channel state */
;;;1526     TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
00006c  b91d              CBNZ     r5,|L86.118|
00006e  2001              MOVS     r0,#1
000070  f884003e          STRB     r0,[r4,#0x3e]
000074  e00e              B        |L86.148|
                  |L86.118|
000076  2d04              CMP      r5,#4
000078  d103              BNE      |L86.130|
00007a  2101              MOVS     r1,#1
00007c  203f              MOVS     r0,#0x3f
00007e  5501              STRB     r1,[r0,r4]
000080  e008              B        |L86.148|
                  |L86.130|
000082  2d08              CMP      r5,#8
000084  d103              BNE      |L86.142|
000086  2101              MOVS     r1,#1
000088  2040              MOVS     r0,#0x40
00008a  5501              STRB     r1,[r0,r4]
00008c  e002              B        |L86.148|
                  |L86.142|
00008e  2101              MOVS     r1,#1
000090  2041              MOVS     r0,#0x41
000092  5501              STRB     r1,[r0,r4]
                  |L86.148|
;;;1527   
;;;1528     /* Return function status */
;;;1529     return HAL_OK;
000094  2000              MOVS     r0,#0
;;;1530   }
000096  bd30              POP      {r4,r5,pc}
;;;1531   
                          ENDP

                  |L86.152|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_PWM_Stop_DMA||, CODE, READONLY, ALIGN=2

                  HAL_TIM_PWM_Stop_DMA PROC
;;;1875     */
;;;1876   HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1877   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1878     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;1879   
;;;1880     /* Check the parameters */
;;;1881     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1882   
;;;1883     switch (Channel)
000008  b135              CBZ      r5,|L87.24|
00000a  2d04              CMP      r5,#4
00000c  d00e              BEQ      |L87.44|
00000e  2d08              CMP      r5,#8
000010  d016              BEQ      |L87.64|
000012  2d0c              CMP      r5,#0xc
000014  d128              BNE      |L87.104|
000016  e01d              B        |L87.84|
                  |L87.24|
;;;1884     {
;;;1885       case TIM_CHANNEL_1:
;;;1886       {
;;;1887         /* Disable the TIM Capture/Compare 1 DMA request */
;;;1888         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
000018  6820              LDR      r0,[r4,#0]
00001a  68c0              LDR      r0,[r0,#0xc]
00001c  f4207000          BIC      r0,r0,#0x200
000020  6821              LDR      r1,[r4,#0]
000022  60c8              STR      r0,[r1,#0xc]
;;;1889         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
000024  6a60              LDR      r0,[r4,#0x24]
000026  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1890         break;
00002a  e01f              B        |L87.108|
                  |L87.44|
;;;1891       }
;;;1892   
;;;1893       case TIM_CHANNEL_2:
;;;1894       {
;;;1895         /* Disable the TIM Capture/Compare 2 DMA request */
;;;1896         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
00002c  6820              LDR      r0,[r4,#0]
00002e  68c0              LDR      r0,[r0,#0xc]
000030  f4206080          BIC      r0,r0,#0x400
000034  6821              LDR      r1,[r4,#0]
000036  60c8              STR      r0,[r1,#0xc]
;;;1897         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
000038  6aa0              LDR      r0,[r4,#0x28]
00003a  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1898         break;
00003e  e015              B        |L87.108|
                  |L87.64|
;;;1899       }
;;;1900   
;;;1901       case TIM_CHANNEL_3:
;;;1902       {
;;;1903         /* Disable the TIM Capture/Compare 3 DMA request */
;;;1904         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
000040  6820              LDR      r0,[r4,#0]
000042  68c0              LDR      r0,[r0,#0xc]
000044  f4206000          BIC      r0,r0,#0x800
000048  6821              LDR      r1,[r4,#0]
00004a  60c8              STR      r0,[r1,#0xc]
;;;1905         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
00004c  6ae0              LDR      r0,[r4,#0x2c]
00004e  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1906         break;
000052  e00b              B        |L87.108|
                  |L87.84|
;;;1907       }
;;;1908   
;;;1909       case TIM_CHANNEL_4:
;;;1910       {
;;;1911         /* Disable the TIM Capture/Compare 4 interrupt */
;;;1912         __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
000054  6820              LDR      r0,[r4,#0]
000056  68c0              LDR      r0,[r0,#0xc]
000058  f4205080          BIC      r0,r0,#0x1000
00005c  6821              LDR      r1,[r4,#0]
00005e  60c8              STR      r0,[r1,#0xc]
;;;1913         (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
000060  6b20              LDR      r0,[r4,#0x30]
000062  f7fffffe          BL       HAL_DMA_Abort_IT
;;;1914         break;
000066  e001              B        |L87.108|
                  |L87.104|
;;;1915       }
;;;1916   
;;;1917       default:
;;;1918         status = HAL_ERROR;
000068  2601              MOVS     r6,#1
;;;1919         break;
00006a  bf00              NOP      
                  |L87.108|
00006c  bf00              NOP                            ;1890
;;;1920     }
;;;1921   
;;;1922     if (status == HAL_OK)
00006e  2e00              CMP      r6,#0
000070  d146              BNE      |L87.256|
;;;1923     {
;;;1924       /* Disable the Capture compare channel */
;;;1925       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
000072  2200              MOVS     r2,#0
000074  4629              MOV      r1,r5
000076  6820              LDR      r0,[r4,#0]
000078  f7fffffe          BL       TIM_CCxChannelCmd
;;;1926   
;;;1927       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
00007c  4921              LDR      r1,|L87.260|
00007e  6820              LDR      r0,[r4,#0]
000080  4288              CMP      r0,r1
000082  d101              BNE      |L87.136|
000084  2001              MOVS     r0,#1
000086  e000              B        |L87.138|
                  |L87.136|
000088  2000              MOVS     r0,#0
                  |L87.138|
00008a  b190              CBZ      r0,|L87.178|
;;;1928       {
;;;1929         /* Disable the Main Output */
;;;1930         __HAL_TIM_MOE_DISABLE(htim);
00008c  bf00              NOP      
00008e  6820              LDR      r0,[r4,#0]
000090  6a00              LDR      r0,[r0,#0x20]
000092  f2411111          MOV      r1,#0x1111
000096  4008              ANDS     r0,r0,r1
000098  b950              CBNZ     r0,|L87.176|
00009a  6820              LDR      r0,[r4,#0]
00009c  6a00              LDR      r0,[r0,#0x20]
00009e  1089              ASRS     r1,r1,#2
0000a0  4008              ANDS     r0,r0,r1
0000a2  b928              CBNZ     r0,|L87.176|
0000a4  6820              LDR      r0,[r4,#0]
0000a6  6c40              LDR      r0,[r0,#0x44]
0000a8  f4204000          BIC      r0,r0,#0x8000
0000ac  6821              LDR      r1,[r4,#0]
0000ae  6448              STR      r0,[r1,#0x44]
                  |L87.176|
0000b0  bf00              NOP      
                  |L87.178|
;;;1931       }
;;;1932   
;;;1933       /* Disable the Peripheral */
;;;1934       __HAL_TIM_DISABLE(htim);
0000b2  bf00              NOP      
0000b4  6820              LDR      r0,[r4,#0]
0000b6  6a00              LDR      r0,[r0,#0x20]
0000b8  f2411111          MOV      r1,#0x1111
0000bc  4008              ANDS     r0,r0,r1
0000be  b950              CBNZ     r0,|L87.214|
0000c0  6820              LDR      r0,[r4,#0]
0000c2  6a00              LDR      r0,[r0,#0x20]
0000c4  1089              ASRS     r1,r1,#2
0000c6  4008              ANDS     r0,r0,r1
0000c8  b928              CBNZ     r0,|L87.214|
0000ca  6820              LDR      r0,[r4,#0]
0000cc  6800              LDR      r0,[r0,#0]
0000ce  f0200001          BIC      r0,r0,#1
0000d2  6821              LDR      r1,[r4,#0]
0000d4  6008              STR      r0,[r1,#0]
                  |L87.214|
0000d6  bf00              NOP      
;;;1935   
;;;1936       /* Set the TIM channel state */
;;;1937       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000d8  b91d              CBNZ     r5,|L87.226|
0000da  2001              MOVS     r0,#1
0000dc  f884003e          STRB     r0,[r4,#0x3e]
0000e0  e00e              B        |L87.256|
                  |L87.226|
0000e2  2d04              CMP      r5,#4
0000e4  d103              BNE      |L87.238|
0000e6  2101              MOVS     r1,#1
0000e8  203f              MOVS     r0,#0x3f
0000ea  5501              STRB     r1,[r0,r4]
0000ec  e008              B        |L87.256|
                  |L87.238|
0000ee  2d08              CMP      r5,#8
0000f0  d103              BNE      |L87.250|
0000f2  2101              MOVS     r1,#1
0000f4  2040              MOVS     r0,#0x40
0000f6  5501              STRB     r1,[r0,r4]
0000f8  e002              B        |L87.256|
                  |L87.250|
0000fa  2101              MOVS     r1,#1
0000fc  2041              MOVS     r0,#0x41
0000fe  5501              STRB     r1,[r0,r4]
                  |L87.256|
;;;1938     }
;;;1939   
;;;1940     /* Return function status */
;;;1941     return status;
000100  4630              MOV      r0,r6
;;;1942   }
000102  bd70              POP      {r4-r6,pc}
;;;1943   
                          ENDP

                  |L87.260|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_PWM_Stop_IT||, CODE, READONLY, ALIGN=2

                  HAL_TIM_PWM_Stop_IT PROC
;;;1635     */
;;;1636   HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
000000  b570              PUSH     {r4-r6,lr}
;;;1637   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;1638     HAL_StatusTypeDef status = HAL_OK;
000006  2600              MOVS     r6,#0
;;;1639   
;;;1640     /* Check the parameters */
;;;1641     assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
;;;1642   
;;;1643     switch (Channel)
000008  b135              CBZ      r5,|L88.24|
00000a  2d04              CMP      r5,#4
00000c  d00b              BEQ      |L88.38|
00000e  2d08              CMP      r5,#8
000010  d010              BEQ      |L88.52|
000012  2d0c              CMP      r5,#0xc
000014  d11c              BNE      |L88.80|
000016  e014              B        |L88.66|
                  |L88.24|
;;;1644     {
;;;1645       case TIM_CHANNEL_1:
;;;1646       {
;;;1647         /* Disable the TIM Capture/Compare 1 interrupt */
;;;1648         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
000018  6820              LDR      r0,[r4,#0]
00001a  68c0              LDR      r0,[r0,#0xc]
00001c  f0200002          BIC      r0,r0,#2
000020  6821              LDR      r1,[r4,#0]
000022  60c8              STR      r0,[r1,#0xc]
;;;1649         break;
000024  e016              B        |L88.84|
                  |L88.38|
;;;1650       }
;;;1651   
;;;1652       case TIM_CHANNEL_2:
;;;1653       {
;;;1654         /* Disable the TIM Capture/Compare 2 interrupt */
;;;1655         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
000026  6820              LDR      r0,[r4,#0]
000028  68c0              LDR      r0,[r0,#0xc]
00002a  f0200004          BIC      r0,r0,#4
00002e  6821              LDR      r1,[r4,#0]
000030  60c8              STR      r0,[r1,#0xc]
;;;1656         break;
000032  e00f              B        |L88.84|
                  |L88.52|
;;;1657       }
;;;1658   
;;;1659       case TIM_CHANNEL_3:
;;;1660       {
;;;1661         /* Disable the TIM Capture/Compare 3 interrupt */
;;;1662         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
000034  6820              LDR      r0,[r4,#0]
000036  68c0              LDR      r0,[r0,#0xc]
000038  f0200008          BIC      r0,r0,#8
00003c  6821              LDR      r1,[r4,#0]
00003e  60c8              STR      r0,[r1,#0xc]
;;;1663         break;
000040  e008              B        |L88.84|
                  |L88.66|
;;;1664       }
;;;1665   
;;;1666       case TIM_CHANNEL_4:
;;;1667       {
;;;1668         /* Disable the TIM Capture/Compare 4 interrupt */
;;;1669         __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
000042  6820              LDR      r0,[r4,#0]
000044  68c0              LDR      r0,[r0,#0xc]
000046  f0200010          BIC      r0,r0,#0x10
00004a  6821              LDR      r1,[r4,#0]
00004c  60c8              STR      r0,[r1,#0xc]
;;;1670         break;
00004e  e001              B        |L88.84|
                  |L88.80|
;;;1671       }
;;;1672   
;;;1673       default:
;;;1674         status = HAL_ERROR;
000050  2601              MOVS     r6,#1
;;;1675         break;
000052  bf00              NOP      
                  |L88.84|
000054  bf00              NOP                            ;1649
;;;1676     }
;;;1677   
;;;1678     if (status == HAL_OK)
000056  2e00              CMP      r6,#0
000058  d146              BNE      |L88.232|
;;;1679     {
;;;1680       /* Disable the Capture compare channel */
;;;1681       TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
00005a  2200              MOVS     r2,#0
00005c  4629              MOV      r1,r5
00005e  6820              LDR      r0,[r4,#0]
000060  f7fffffe          BL       TIM_CCxChannelCmd
;;;1682   
;;;1683       if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
000064  4921              LDR      r1,|L88.236|
000066  6820              LDR      r0,[r4,#0]
000068  4288              CMP      r0,r1
00006a  d101              BNE      |L88.112|
00006c  2001              MOVS     r0,#1
00006e  e000              B        |L88.114|
                  |L88.112|
000070  2000              MOVS     r0,#0
                  |L88.114|
000072  b190              CBZ      r0,|L88.154|
;;;1684       {
;;;1685         /* Disable the Main Output */
;;;1686         __HAL_TIM_MOE_DISABLE(htim);
000074  bf00              NOP      
000076  6820              LDR      r0,[r4,#0]
000078  6a00              LDR      r0,[r0,#0x20]
00007a  f2411111          MOV      r1,#0x1111
00007e  4008              ANDS     r0,r0,r1
000080  b950              CBNZ     r0,|L88.152|
000082  6820              LDR      r0,[r4,#0]
000084  6a00              LDR      r0,[r0,#0x20]
000086  1089              ASRS     r1,r1,#2
000088  4008              ANDS     r0,r0,r1
00008a  b928              CBNZ     r0,|L88.152|
00008c  6820              LDR      r0,[r4,#0]
00008e  6c40              LDR      r0,[r0,#0x44]
000090  f4204000          BIC      r0,r0,#0x8000
000094  6821              LDR      r1,[r4,#0]
000096  6448              STR      r0,[r1,#0x44]
                  |L88.152|
000098  bf00              NOP      
                  |L88.154|
;;;1687       }
;;;1688   
;;;1689       /* Disable the Peripheral */
;;;1690       __HAL_TIM_DISABLE(htim);
00009a  bf00              NOP      
00009c  6820              LDR      r0,[r4,#0]
00009e  6a00              LDR      r0,[r0,#0x20]
0000a0  f2411111          MOV      r1,#0x1111
0000a4  4008              ANDS     r0,r0,r1
0000a6  b950              CBNZ     r0,|L88.190|
0000a8  6820              LDR      r0,[r4,#0]
0000aa  6a00              LDR      r0,[r0,#0x20]
0000ac  1089              ASRS     r1,r1,#2
0000ae  4008              ANDS     r0,r0,r1
0000b0  b928              CBNZ     r0,|L88.190|
0000b2  6820              LDR      r0,[r4,#0]
0000b4  6800              LDR      r0,[r0,#0]
0000b6  f0200001          BIC      r0,r0,#1
0000ba  6821              LDR      r1,[r4,#0]
0000bc  6008              STR      r0,[r1,#0]
                  |L88.190|
0000be  bf00              NOP      
;;;1691   
;;;1692       /* Set the TIM channel state */
;;;1693       TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
0000c0  b91d              CBNZ     r5,|L88.202|
0000c2  2001              MOVS     r0,#1
0000c4  f884003e          STRB     r0,[r4,#0x3e]
0000c8  e00e              B        |L88.232|
                  |L88.202|
0000ca  2d04              CMP      r5,#4
0000cc  d103              BNE      |L88.214|
0000ce  2101              MOVS     r1,#1
0000d0  203f              MOVS     r0,#0x3f
0000d2  5501              STRB     r1,[r0,r4]
0000d4  e008              B        |L88.232|
                  |L88.214|
0000d6  2d08              CMP      r5,#8
0000d8  d103              BNE      |L88.226|
0000da  2101              MOVS     r1,#1
0000dc  2040              MOVS     r0,#0x40
0000de  5501              STRB     r1,[r0,r4]
0000e0  e002              B        |L88.232|
                  |L88.226|
0000e2  2101              MOVS     r1,#1
0000e4  2041              MOVS     r0,#0x41
0000e6  5501              STRB     r1,[r0,r4]
                  |L88.232|
;;;1694     }
;;;1695   
;;;1696     /* Return function status */
;;;1697     return status;
0000e8  4630              MOV      r0,r6
;;;1698   }
0000ea  bd70              POP      {r4-r6,pc}
;;;1699   
                          ENDP

                  |L88.236|
                          DCD      0x40010000

                          AREA ||i.HAL_TIM_PeriodElapsedCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PeriodElapsedCallback PROC
;;;5656     */
;;;5657   __weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5658   {
;;;5659     /* Prevent unused argument(s) compilation warning */
;;;5660     UNUSED(htim);
;;;5661   
;;;5662     /* NOTE : This function should not be modified, when the callback is needed,
;;;5663               the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
;;;5664      */
;;;5665   }
;;;5666   
                          ENDP


                          AREA ||i.HAL_TIM_PeriodElapsedHalfCpltCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_PeriodElapsedHalfCpltCallback PROC
;;;5671     */
;;;5672   __weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5673   {
;;;5674     /* Prevent unused argument(s) compilation warning */
;;;5675     UNUSED(htim);
;;;5676   
;;;5677     /* NOTE : This function should not be modified, when the callback is needed,
;;;5678               the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
;;;5679      */
;;;5680   }
;;;5681   
                          ENDP


                          AREA ||i.HAL_TIM_ReadCapturedValue||, CODE, READONLY, ALIGN=1

                  HAL_TIM_ReadCapturedValue PROC
;;;5572     */
;;;5573   uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
000000  4602              MOV      r2,r0
;;;5574   {
;;;5575     uint32_t tmpreg = 0U;
000002  2000              MOVS     r0,#0
;;;5576   
;;;5577     switch (Channel)
000004  b131              CBZ      r1,|L91.20|
000006  2904              CMP      r1,#4
000008  d007              BEQ      |L91.26|
00000a  2908              CMP      r1,#8
00000c  d008              BEQ      |L91.32|
00000e  290c              CMP      r1,#0xc
000010  d10c              BNE      |L91.44|
000012  e008              B        |L91.38|
                  |L91.20|
;;;5578     {
;;;5579       case TIM_CHANNEL_1:
;;;5580       {
;;;5581         /* Check the parameters */
;;;5582         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;5583   
;;;5584         /* Return the capture 1 value */
;;;5585         tmpreg =  htim->Instance->CCR1;
000014  6813              LDR      r3,[r2,#0]
000016  6b58              LDR      r0,[r3,#0x34]
;;;5586   
;;;5587         break;
000018  e009              B        |L91.46|
                  |L91.26|
;;;5588       }
;;;5589       case TIM_CHANNEL_2:
;;;5590       {
;;;5591         /* Check the parameters */
;;;5592         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;5593   
;;;5594         /* Return the capture 2 value */
;;;5595         tmpreg =   htim->Instance->CCR2;
00001a  6813              LDR      r3,[r2,#0]
00001c  6b98              LDR      r0,[r3,#0x38]
;;;5596   
;;;5597         break;
00001e  e006              B        |L91.46|
                  |L91.32|
;;;5598       }
;;;5599   
;;;5600       case TIM_CHANNEL_3:
;;;5601       {
;;;5602         /* Check the parameters */
;;;5603         assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
;;;5604   
;;;5605         /* Return the capture 3 value */
;;;5606         tmpreg =   htim->Instance->CCR3;
000020  6813              LDR      r3,[r2,#0]
000022  6bd8              LDR      r0,[r3,#0x3c]
;;;5607   
;;;5608         break;
000024  e003              B        |L91.46|
                  |L91.38|
;;;5609       }
;;;5610   
;;;5611       case TIM_CHANNEL_4:
;;;5612       {
;;;5613         /* Check the parameters */
;;;5614         assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
;;;5615   
;;;5616         /* Return the capture 4 value */
;;;5617         tmpreg =   htim->Instance->CCR4;
000026  6813              LDR      r3,[r2,#0]
000028  6c18              LDR      r0,[r3,#0x40]
;;;5618   
;;;5619         break;
00002a  e000              B        |L91.46|
                  |L91.44|
;;;5620       }
;;;5621   
;;;5622       default:
;;;5623         break;
00002c  bf00              NOP      
                  |L91.46|
00002e  bf00              NOP                            ;5587
;;;5624     }
;;;5625   
;;;5626     return tmpreg;
;;;5627   }
000030  4770              BX       lr
;;;5628   
                          ENDP


                          AREA ||i.HAL_TIM_SlaveConfigSynchro||, CODE, READONLY, ALIGN=1

                  HAL_TIM_SlaveConfigSynchro PROC
;;;5489     */
;;;5490   HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
000000  b570              PUSH     {r4-r6,lr}
;;;5491   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;5492     /* Check the parameters */
;;;5493     assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
;;;5494     assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
;;;5495     assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
;;;5496   
;;;5497     __HAL_LOCK(htim);
000006  bf00              NOP      
000008  f894003c          LDRB     r0,[r4,#0x3c]
00000c  2801              CMP      r0,#1
00000e  d101              BNE      |L92.20|
000010  2002              MOVS     r0,#2
                  |L92.18|
;;;5498   
;;;5499     htim->State = HAL_TIM_STATE_BUSY;
;;;5500   
;;;5501     if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
;;;5502     {
;;;5503       htim->State = HAL_TIM_STATE_READY;
;;;5504       __HAL_UNLOCK(htim);
;;;5505       return HAL_ERROR;
;;;5506     }
;;;5507   
;;;5508     /* Disable Trigger Interrupt */
;;;5509     __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
;;;5510   
;;;5511     /* Disable Trigger DMA request */
;;;5512     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
;;;5513   
;;;5514     htim->State = HAL_TIM_STATE_READY;
;;;5515   
;;;5516     __HAL_UNLOCK(htim);
;;;5517   
;;;5518     return HAL_OK;
;;;5519   }
000012  bd70              POP      {r4-r6,pc}
                  |L92.20|
000014  2001              MOVS     r0,#1                 ;5497
000016  f884003c          STRB     r0,[r4,#0x3c]         ;5497
00001a  bf00              NOP                            ;5497
00001c  2002              MOVS     r0,#2                 ;5499
00001e  f884003d          STRB     r0,[r4,#0x3d]         ;5499
000022  4629              MOV      r1,r5                 ;5501
000024  4620              MOV      r0,r4                 ;5501
000026  f7fffffe          BL       TIM_SlaveTimer_SetConfig
00002a  b148              CBZ      r0,|L92.64|
00002c  2001              MOVS     r0,#1                 ;5503
00002e  f884003d          STRB     r0,[r4,#0x3d]         ;5503
000032  bf00              NOP                            ;5504
000034  2000              MOVS     r0,#0                 ;5504
000036  f884003c          STRB     r0,[r4,#0x3c]         ;5504
00003a  bf00              NOP                            ;5504
00003c  2001              MOVS     r0,#1                 ;5505
00003e  e7e8              B        |L92.18|
                  |L92.64|
000040  6820              LDR      r0,[r4,#0]            ;5509
000042  68c0              LDR      r0,[r0,#0xc]          ;5509
000044  f0200040          BIC      r0,r0,#0x40           ;5509
000048  6821              LDR      r1,[r4,#0]            ;5509
00004a  60c8              STR      r0,[r1,#0xc]          ;5509
00004c  6820              LDR      r0,[r4,#0]            ;5512
00004e  68c0              LDR      r0,[r0,#0xc]          ;5512
000050  f4204080          BIC      r0,r0,#0x4000         ;5512
000054  6821              LDR      r1,[r4,#0]            ;5512
000056  60c8              STR      r0,[r1,#0xc]          ;5512
000058  2001              MOVS     r0,#1                 ;5514
00005a  f884003d          STRB     r0,[r4,#0x3d]         ;5514
00005e  bf00              NOP                            ;5516
000060  2000              MOVS     r0,#0                 ;5516
000062  f884003c          STRB     r0,[r4,#0x3c]         ;5516
000066  bf00              NOP                            ;5516
000068  bf00              NOP                            ;5518
00006a  e7d2              B        |L92.18|
;;;5520   
                          ENDP


                          AREA ||i.HAL_TIM_SlaveConfigSynchro_IT||, CODE, READONLY, ALIGN=1

                  HAL_TIM_SlaveConfigSynchro_IT PROC
;;;5529     */
;;;5530   HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
000000  b570              PUSH     {r4-r6,lr}
;;;5531                                                   const TIM_SlaveConfigTypeDef *sSlaveConfig)
;;;5532   {
000002  4604              MOV      r4,r0
000004  460d              MOV      r5,r1
;;;5533     /* Check the parameters */
;;;5534     assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
;;;5535     assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
;;;5536     assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
;;;5537   
;;;5538     __HAL_LOCK(htim);
000006  bf00              NOP      
000008  f894003c          LDRB     r0,[r4,#0x3c]
00000c  2801              CMP      r0,#1
00000e  d101              BNE      |L93.20|
000010  2002              MOVS     r0,#2
                  |L93.18|
;;;5539   
;;;5540     htim->State = HAL_TIM_STATE_BUSY;
;;;5541   
;;;5542     if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
;;;5543     {
;;;5544       htim->State = HAL_TIM_STATE_READY;
;;;5545       __HAL_UNLOCK(htim);
;;;5546       return HAL_ERROR;
;;;5547     }
;;;5548   
;;;5549     /* Enable Trigger Interrupt */
;;;5550     __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
;;;5551   
;;;5552     /* Disable Trigger DMA request */
;;;5553     __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
;;;5554   
;;;5555     htim->State = HAL_TIM_STATE_READY;
;;;5556   
;;;5557     __HAL_UNLOCK(htim);
;;;5558   
;;;5559     return HAL_OK;
;;;5560   }
000012  bd70              POP      {r4-r6,pc}
                  |L93.20|
000014  2001              MOVS     r0,#1                 ;5538
000016  f884003c          STRB     r0,[r4,#0x3c]         ;5538
00001a  bf00              NOP                            ;5538
00001c  2002              MOVS     r0,#2                 ;5540
00001e  f884003d          STRB     r0,[r4,#0x3d]         ;5540
000022  4629              MOV      r1,r5                 ;5542
000024  4620              MOV      r0,r4                 ;5542
000026  f7fffffe          BL       TIM_SlaveTimer_SetConfig
00002a  b148              CBZ      r0,|L93.64|
00002c  2001              MOVS     r0,#1                 ;5544
00002e  f884003d          STRB     r0,[r4,#0x3d]         ;5544
000032  bf00              NOP                            ;5545
000034  2000              MOVS     r0,#0                 ;5545
000036  f884003c          STRB     r0,[r4,#0x3c]         ;5545
00003a  bf00              NOP                            ;5545
00003c  2001              MOVS     r0,#1                 ;5546
00003e  e7e8              B        |L93.18|
                  |L93.64|
000040  6820              LDR      r0,[r4,#0]            ;5550
000042  68c0              LDR      r0,[r0,#0xc]          ;5550
000044  f0400040          ORR      r0,r0,#0x40           ;5550
000048  6821              LDR      r1,[r4,#0]            ;5550
00004a  60c8              STR      r0,[r1,#0xc]          ;5550
00004c  6820              LDR      r0,[r4,#0]            ;5553
00004e  68c0              LDR      r0,[r0,#0xc]          ;5553
000050  f4204080          BIC      r0,r0,#0x4000         ;5553
000054  6821              LDR      r1,[r4,#0]            ;5553
000056  60c8              STR      r0,[r1,#0xc]          ;5553
000058  2001              MOVS     r0,#1                 ;5555
00005a  f884003d          STRB     r0,[r4,#0x3d]         ;5555
00005e  bf00              NOP                            ;5557
000060  2000              MOVS     r0,#0                 ;5557
000062  f884003c          STRB     r0,[r4,#0x3c]         ;5557
000066  bf00              NOP                            ;5557
000068  bf00              NOP                            ;5559
00006a  e7d2              B        |L93.18|
;;;5561   
                          ENDP


                          AREA ||i.HAL_TIM_TriggerCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_TriggerCallback PROC
;;;5761     */
;;;5762   __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5763   {
;;;5764     /* Prevent unused argument(s) compilation warning */
;;;5765     UNUSED(htim);
;;;5766   
;;;5767     /* NOTE : This function should not be modified, when the callback is needed,
;;;5768               the HAL_TIM_TriggerCallback could be implemented in the user file
;;;5769      */
;;;5770   }
;;;5771   
                          ENDP


                          AREA ||i.HAL_TIM_TriggerHalfCpltCallback||, CODE, READONLY, ALIGN=1

                  HAL_TIM_TriggerHalfCpltCallback PROC
;;;5776     */
;;;5777   __weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
000000  4770              BX       lr
;;;5778   {
;;;5779     /* Prevent unused argument(s) compilation warning */
;;;5780     UNUSED(htim);
;;;5781   
;;;5782     /* NOTE : This function should not be modified, when the callback is needed,
;;;5783               the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
;;;5784      */
;;;5785   }
;;;5786   
                          ENDP


                          AREA ||i.TIM_Base_SetConfig||, CODE, READONLY, ALIGN=2

                  TIM_Base_SetConfig PROC
;;;6776     */
;;;6777   void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
000000  b510              PUSH     {r4,lr}
;;;6778   {
;;;6779     uint32_t tmpcr1;
;;;6780     tmpcr1 = TIMx->CR1;
000002  6802              LDR      r2,[r0,#0]
;;;6781   
;;;6782     /* Set TIM Time Base Unit parameters ---------------------------------------*/
;;;6783     if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
000004  4b24              LDR      r3,|L96.152|
000006  4298              CMP      r0,r3
000008  d00b              BEQ      |L96.34|
00000a  f1b04f80          CMP      r0,#0x40000000
00000e  d008              BEQ      |L96.34|
000010  4b22              LDR      r3,|L96.156|
000012  4298              CMP      r0,r3
000014  d005              BEQ      |L96.34|
000016  4b22              LDR      r3,|L96.160|
000018  4298              CMP      r0,r3
00001a  d002              BEQ      |L96.34|
00001c  4b21              LDR      r3,|L96.164|
00001e  4298              CMP      r0,r3
000020  d103              BNE      |L96.42|
                  |L96.34|
;;;6784     {
;;;6785       /* Select the Counter Mode */
;;;6786       tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
000022  f0220270          BIC      r2,r2,#0x70
;;;6787       tmpcr1 |= Structure->CounterMode;
000026  684b              LDR      r3,[r1,#4]
000028  431a              ORRS     r2,r2,r3
                  |L96.42|
;;;6788     }
;;;6789   
;;;6790     if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
00002a  4b1b              LDR      r3,|L96.152|
00002c  4298              CMP      r0,r3
00002e  d014              BEQ      |L96.90|
000030  f1b04f80          CMP      r0,#0x40000000
000034  d011              BEQ      |L96.90|
000036  4b19              LDR      r3,|L96.156|
000038  4298              CMP      r0,r3
00003a  d00e              BEQ      |L96.90|
00003c  4b18              LDR      r3,|L96.160|
00003e  4298              CMP      r0,r3
000040  d00b              BEQ      |L96.90|
000042  4b18              LDR      r3,|L96.164|
000044  4298              CMP      r0,r3
000046  d008              BEQ      |L96.90|
000048  4b17              LDR      r3,|L96.168|
00004a  4298              CMP      r0,r3
00004c  d005              BEQ      |L96.90|
00004e  4b17              LDR      r3,|L96.172|
000050  4298              CMP      r0,r3
000052  d002              BEQ      |L96.90|
000054  4b16              LDR      r3,|L96.176|
000056  4298              CMP      r0,r3
000058  d103              BNE      |L96.98|
                  |L96.90|
;;;6791     {
;;;6792       /* Set the clock division */
;;;6793       tmpcr1 &= ~TIM_CR1_CKD;
00005a  f4227240          BIC      r2,r2,#0x300
;;;6794       tmpcr1 |= (uint32_t)Structure->ClockDivision;
00005e  68cb              LDR      r3,[r1,#0xc]
000060  431a              ORRS     r2,r2,r3
                  |L96.98|
;;;6795     }
;;;6796   
;;;6797     /* Set the auto-reload preload */
;;;6798     MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
000062  f0220380          BIC      r3,r2,#0x80
000066  694c              LDR      r4,[r1,#0x14]
000068  ea430204          ORR      r2,r3,r4
;;;6799   
;;;6800     TIMx->CR1 = tmpcr1;
00006c  6002              STR      r2,[r0,#0]
;;;6801   
;;;6802     /* Set the Autoreload value */
;;;6803     TIMx->ARR = (uint32_t)Structure->Period ;
00006e  688b              LDR      r3,[r1,#8]
000070  62c3              STR      r3,[r0,#0x2c]
;;;6804   
;;;6805     /* Set the Prescaler value */
;;;6806     TIMx->PSC = Structure->Prescaler;
000072  680b              LDR      r3,[r1,#0]
000074  6283              STR      r3,[r0,#0x28]
;;;6807   
;;;6808     if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
000076  4b08              LDR      r3,|L96.152|
000078  4298              CMP      r0,r3
00007a  d101              BNE      |L96.128|
;;;6809     {
;;;6810       /* Set the Repetition Counter value */
;;;6811       TIMx->RCR = Structure->RepetitionCounter;
00007c  690b              LDR      r3,[r1,#0x10]
00007e  6303              STR      r3,[r0,#0x30]
                  |L96.128|
;;;6812     }
;;;6813   
;;;6814     /* Generate an update event to reload the Prescaler
;;;6815        and the repetition counter (only for advanced timer) value immediately */
;;;6816     TIMx->EGR = TIM_EGR_UG;
000080  2301              MOVS     r3,#1
000082  6143              STR      r3,[r0,#0x14]
;;;6817   
;;;6818     /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
;;;6819     if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
000084  6903              LDR      r3,[r0,#0x10]
000086  f0030301          AND      r3,r3,#1
00008a  b11b              CBZ      r3,|L96.148|
;;;6820     {
;;;6821       /* Clear the update flag */
;;;6822       CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
00008c  6903              LDR      r3,[r0,#0x10]
00008e  f0230301          BIC      r3,r3,#1
000092  6103              STR      r3,[r0,#0x10]
                  |L96.148|
;;;6823     }
;;;6824   }
000094  bd10              POP      {r4,pc}
;;;6825   
                          ENDP

000096  0000              DCW      0x0000
                  |L96.152|
                          DCD      0x40010000
                  |L96.156|
                          DCD      0x40000400
                  |L96.160|
                          DCD      0x40000800
                  |L96.164|
                          DCD      0x40000c00
                  |L96.168|
                          DCD      0x40014000
                  |L96.172|
                          DCD      0x40014400
                  |L96.176|
                          DCD      0x40014800

                          AREA ||i.TIM_CCxChannelCmd||, CODE, READONLY, ALIGN=1

                  TIM_CCxChannelCmd PROC
;;;7577     */
;;;7578   void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
000000  b530              PUSH     {r4,r5,lr}
;;;7579   {
;;;7580     uint32_t tmp;
;;;7581   
;;;7582     /* Check the parameters */
;;;7583     assert_param(IS_TIM_CC1_INSTANCE(TIMx));
;;;7584     assert_param(IS_TIM_CHANNELS(Channel));
;;;7585   
;;;7586     tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
000002  f001051f          AND      r5,r1,#0x1f
000006  2401              MOVS     r4,#1
000008  fa04f305          LSL      r3,r4,r5
;;;7587   
;;;7588     /* Reset the CCxE Bit */
;;;7589     TIMx->CCER &= ~tmp;
00000c  6a04              LDR      r4,[r0,#0x20]
00000e  439c              BICS     r4,r4,r3
000010  6204              STR      r4,[r0,#0x20]
;;;7590   
;;;7591     /* Set or reset the CCxE Bit */
;;;7592     TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
000012  6a04              LDR      r4,[r0,#0x20]
000014  f001051f          AND      r5,r1,#0x1f
000018  fa02f505          LSL      r5,r2,r5
00001c  432c              ORRS     r4,r4,r5
00001e  6204              STR      r4,[r0,#0x20]
;;;7593   }
000020  bd30              POP      {r4,r5,pc}
;;;7594   
                          ENDP


                          AREA ||i.TIM_DMACaptureCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMACaptureCplt PROC
;;;6599     */
;;;6600   void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6601   {
000002  4605              MOV      r5,r0
;;;6602     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6603   
;;;6604     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d10a              BNE      |L98.34|
;;;6605     {
;;;6606       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
;;;6607   
;;;6608       if (hdma->Init.Mode == DMA_NORMAL)
000010  69e8              LDR      r0,[r5,#0x1c]
000012  2800              CMP      r0,#0
000014  d12b              BNE      |L98.110|
;;;6609       {
;;;6610         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000016  2001              MOVS     r0,#1
000018  f884003e          STRB     r0,[r4,#0x3e]
;;;6611         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
00001c  f8840042          STRB     r0,[r4,#0x42]
000020  e025              B        |L98.110|
                  |L98.34|
;;;6612       }
;;;6613     }
;;;6614     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
000022  6aa0              LDR      r0,[r4,#0x28]
000024  42a8              CMP      r0,r5
000026  d109              BNE      |L98.60|
;;;6615     {
;;;6616       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
000028  2002              MOVS     r0,#2
00002a  7720              STRB     r0,[r4,#0x1c]
;;;6617   
;;;6618       if (hdma->Init.Mode == DMA_NORMAL)
00002c  69e8              LDR      r0,[r5,#0x1c]
00002e  b9f0              CBNZ     r0,|L98.110|
;;;6619       {
;;;6620         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000030  2101              MOVS     r1,#1
000032  203f              MOVS     r0,#0x3f
000034  5501              STRB     r1,[r0,r4]
;;;6621         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000036  2043              MOVS     r0,#0x43
000038  5501              STRB     r1,[r0,r4]
00003a  e018              B        |L98.110|
                  |L98.60|
;;;6622       }
;;;6623     }
;;;6624     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
00003c  6ae0              LDR      r0,[r4,#0x2c]
00003e  42a8              CMP      r0,r5
000040  d109              BNE      |L98.86|
;;;6625     {
;;;6626       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
000042  2004              MOVS     r0,#4
000044  7720              STRB     r0,[r4,#0x1c]
;;;6627   
;;;6628       if (hdma->Init.Mode == DMA_NORMAL)
000046  69e8              LDR      r0,[r5,#0x1c]
000048  b988              CBNZ     r0,|L98.110|
;;;6629       {
;;;6630         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
00004a  2101              MOVS     r1,#1
00004c  2040              MOVS     r0,#0x40
00004e  5501              STRB     r1,[r0,r4]
;;;6631         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
000050  2044              MOVS     r0,#0x44
000052  5501              STRB     r1,[r0,r4]
000054  e00b              B        |L98.110|
                  |L98.86|
;;;6632       }
;;;6633     }
;;;6634     else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
000056  6b20              LDR      r0,[r4,#0x30]
000058  42a8              CMP      r0,r5
00005a  d108              BNE      |L98.110|
;;;6635     {
;;;6636       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
00005c  2008              MOVS     r0,#8
00005e  7720              STRB     r0,[r4,#0x1c]
;;;6637   
;;;6638       if (hdma->Init.Mode == DMA_NORMAL)
000060  69e8              LDR      r0,[r5,#0x1c]
000062  b920              CBNZ     r0,|L98.110|
;;;6639       {
;;;6640         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
000064  2101              MOVS     r1,#1
000066  2041              MOVS     r0,#0x41
000068  5501              STRB     r1,[r0,r4]
;;;6641         TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
00006a  2045              MOVS     r0,#0x45
00006c  5501              STRB     r1,[r0,r4]
                  |L98.110|
;;;6642       }
;;;6643     }
;;;6644     else
;;;6645     {
;;;6646       /* nothing to do */
;;;6647     }
;;;6648   
;;;6649   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6650     htim->IC_CaptureCallback(htim);
;;;6651   #else
;;;6652     HAL_TIM_IC_CaptureCallback(htim);
00006e  4620              MOV      r0,r4
000070  f7fffffe          BL       HAL_TIM_IC_CaptureCallback
;;;6653   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6654   
;;;6655     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
000074  2000              MOVS     r0,#0
000076  7720              STRB     r0,[r4,#0x1c]
;;;6656   }
000078  bd70              POP      {r4-r6,pc}
;;;6657   
                          ENDP


                          AREA ||i.TIM_DMACaptureHalfCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMACaptureHalfCplt PROC
;;;6662     */
;;;6663   void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6664   {
000002  4605              MOV      r5,r0
;;;6665     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6666   
;;;6667     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d102              BNE      |L99.18|
;;;6668     {
;;;6669       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
000010  e010              B        |L99.52|
                  |L99.18|
;;;6670     }
;;;6671     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
000012  6aa0              LDR      r0,[r4,#0x28]
000014  42a8              CMP      r0,r5
000016  d102              BNE      |L99.30|
;;;6672     {
;;;6673       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
000018  2002              MOVS     r0,#2
00001a  7720              STRB     r0,[r4,#0x1c]
00001c  e00a              B        |L99.52|
                  |L99.30|
;;;6674     }
;;;6675     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
00001e  6ae0              LDR      r0,[r4,#0x2c]
000020  42a8              CMP      r0,r5
000022  d102              BNE      |L99.42|
;;;6676     {
;;;6677       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
000024  2004              MOVS     r0,#4
000026  7720              STRB     r0,[r4,#0x1c]
000028  e004              B        |L99.52|
                  |L99.42|
;;;6678     }
;;;6679     else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
00002a  6b20              LDR      r0,[r4,#0x30]
00002c  42a8              CMP      r0,r5
00002e  d101              BNE      |L99.52|
;;;6680     {
;;;6681       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
000030  2008              MOVS     r0,#8
000032  7720              STRB     r0,[r4,#0x1c]
                  |L99.52|
;;;6682     }
;;;6683     else
;;;6684     {
;;;6685       /* nothing to do */
;;;6686     }
;;;6687   
;;;6688   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6689     htim->IC_CaptureHalfCpltCallback(htim);
;;;6690   #else
;;;6691     HAL_TIM_IC_CaptureHalfCpltCallback(htim);
000034  4620              MOV      r0,r4
000036  f7fffffe          BL       HAL_TIM_IC_CaptureHalfCpltCallback
;;;6692   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6693   
;;;6694     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
00003a  2000              MOVS     r0,#0
00003c  7720              STRB     r0,[r4,#0x1c]
;;;6695   }
00003e  bd70              POP      {r4-r6,pc}
;;;6696   
                          ENDP


                          AREA ||i.TIM_DMADelayPulseCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMADelayPulseCplt PROC
;;;6501     */
;;;6502   static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6503   {
000002  4605              MOV      r5,r0
;;;6504     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6505   
;;;6506     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d107              BNE      |L100.28|
;;;6507     {
;;;6508       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
;;;6509   
;;;6510       if (hdma->Init.Mode == DMA_NORMAL)
000010  69e8              LDR      r0,[r5,#0x1c]
000012  bb18              CBNZ     r0,|L100.92|
;;;6511       {
;;;6512         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000014  2001              MOVS     r0,#1
000016  f884003e          STRB     r0,[r4,#0x3e]
00001a  e01f              B        |L100.92|
                  |L100.28|
;;;6513       }
;;;6514     }
;;;6515     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
00001c  6aa0              LDR      r0,[r4,#0x28]
00001e  42a8              CMP      r0,r5
000020  d107              BNE      |L100.50|
;;;6516     {
;;;6517       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
000022  2002              MOVS     r0,#2
000024  7720              STRB     r0,[r4,#0x1c]
;;;6518   
;;;6519       if (hdma->Init.Mode == DMA_NORMAL)
000026  69e8              LDR      r0,[r5,#0x1c]
000028  b9c0              CBNZ     r0,|L100.92|
;;;6520       {
;;;6521         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
00002a  2101              MOVS     r1,#1
00002c  203f              MOVS     r0,#0x3f
00002e  5501              STRB     r1,[r0,r4]
000030  e014              B        |L100.92|
                  |L100.50|
;;;6522       }
;;;6523     }
;;;6524     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
000032  6ae0              LDR      r0,[r4,#0x2c]
000034  42a8              CMP      r0,r5
000036  d107              BNE      |L100.72|
;;;6525     {
;;;6526       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
000038  2004              MOVS     r0,#4
00003a  7720              STRB     r0,[r4,#0x1c]
;;;6527   
;;;6528       if (hdma->Init.Mode == DMA_NORMAL)
00003c  69e8              LDR      r0,[r5,#0x1c]
00003e  b968              CBNZ     r0,|L100.92|
;;;6529       {
;;;6530         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
000040  2101              MOVS     r1,#1
000042  2040              MOVS     r0,#0x40
000044  5501              STRB     r1,[r0,r4]
000046  e009              B        |L100.92|
                  |L100.72|
;;;6531       }
;;;6532     }
;;;6533     else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
000048  6b20              LDR      r0,[r4,#0x30]
00004a  42a8              CMP      r0,r5
00004c  d106              BNE      |L100.92|
;;;6534     {
;;;6535       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
00004e  2008              MOVS     r0,#8
000050  7720              STRB     r0,[r4,#0x1c]
;;;6536   
;;;6537       if (hdma->Init.Mode == DMA_NORMAL)
000052  69e8              LDR      r0,[r5,#0x1c]
000054  b910              CBNZ     r0,|L100.92|
;;;6538       {
;;;6539         TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
000056  2101              MOVS     r1,#1
000058  2041              MOVS     r0,#0x41
00005a  5501              STRB     r1,[r0,r4]
                  |L100.92|
;;;6540       }
;;;6541     }
;;;6542     else
;;;6543     {
;;;6544       /* nothing to do */
;;;6545     }
;;;6546   
;;;6547   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6548     htim->PWM_PulseFinishedCallback(htim);
;;;6549   #else
;;;6550     HAL_TIM_PWM_PulseFinishedCallback(htim);
00005c  4620              MOV      r0,r4
00005e  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedCallback
;;;6551   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6552   
;;;6553     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
000062  2000              MOVS     r0,#0
000064  7720              STRB     r0,[r4,#0x1c]
;;;6554   }
000066  bd70              POP      {r4-r6,pc}
;;;6555   
                          ENDP


                          AREA ||i.TIM_DMADelayPulseHalfCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMADelayPulseHalfCplt PROC
;;;6560     */
;;;6561   void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6562   {
000002  4605              MOV      r5,r0
;;;6563     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6564   
;;;6565     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d102              BNE      |L101.18|
;;;6566     {
;;;6567       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
000010  e010              B        |L101.52|
                  |L101.18|
;;;6568     }
;;;6569     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
000012  6aa0              LDR      r0,[r4,#0x28]
000014  42a8              CMP      r0,r5
000016  d102              BNE      |L101.30|
;;;6570     {
;;;6571       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
000018  2002              MOVS     r0,#2
00001a  7720              STRB     r0,[r4,#0x1c]
00001c  e00a              B        |L101.52|
                  |L101.30|
;;;6572     }
;;;6573     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
00001e  6ae0              LDR      r0,[r4,#0x2c]
000020  42a8              CMP      r0,r5
000022  d102              BNE      |L101.42|
;;;6574     {
;;;6575       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
000024  2004              MOVS     r0,#4
000026  7720              STRB     r0,[r4,#0x1c]
000028  e004              B        |L101.52|
                  |L101.42|
;;;6576     }
;;;6577     else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
00002a  6b20              LDR      r0,[r4,#0x30]
00002c  42a8              CMP      r0,r5
00002e  d101              BNE      |L101.52|
;;;6578     {
;;;6579       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
000030  2008              MOVS     r0,#8
000032  7720              STRB     r0,[r4,#0x1c]
                  |L101.52|
;;;6580     }
;;;6581     else
;;;6582     {
;;;6583       /* nothing to do */
;;;6584     }
;;;6585   
;;;6586   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6587     htim->PWM_PulseFinishedHalfCpltCallback(htim);
;;;6588   #else
;;;6589     HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
000034  4620              MOV      r0,r4
000036  f7fffffe          BL       HAL_TIM_PWM_PulseFinishedHalfCpltCallback
;;;6590   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6591   
;;;6592     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
00003a  2000              MOVS     r0,#0
00003c  7720              STRB     r0,[r4,#0x1c]
;;;6593   }
00003e  bd70              POP      {r4-r6,pc}
;;;6594   
                          ENDP


                          AREA ||i.TIM_DMAError||, CODE, READONLY, ALIGN=1

                  TIM_DMAError PROC
;;;6458     */
;;;6459   void TIM_DMAError(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6460   {
000002  4605              MOV      r5,r0
;;;6461     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6462   
;;;6463     if (hdma == htim->hdma[TIM_DMA_ID_CC1])
000006  6a60              LDR      r0,[r4,#0x24]
000008  42a8              CMP      r0,r5
00000a  d104              BNE      |L102.22|
;;;6464     {
;;;6465       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
00000c  2001              MOVS     r0,#1
00000e  7720              STRB     r0,[r4,#0x1c]
;;;6466       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
000010  f884003e          STRB     r0,[r4,#0x3e]
000014  e01d              B        |L102.82|
                  |L102.22|
;;;6467     }
;;;6468     else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
000016  6aa0              LDR      r0,[r4,#0x28]
000018  42a8              CMP      r0,r5
00001a  d105              BNE      |L102.40|
;;;6469     {
;;;6470       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
00001c  2002              MOVS     r0,#2
00001e  7720              STRB     r0,[r4,#0x1c]
;;;6471       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
000020  2101              MOVS     r1,#1
000022  203f              MOVS     r0,#0x3f
000024  5501              STRB     r1,[r0,r4]
000026  e014              B        |L102.82|
                  |L102.40|
;;;6472     }
;;;6473     else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
000028  6ae0              LDR      r0,[r4,#0x2c]
00002a  42a8              CMP      r0,r5
00002c  d105              BNE      |L102.58|
;;;6474     {
;;;6475       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
00002e  2004              MOVS     r0,#4
000030  7720              STRB     r0,[r4,#0x1c]
;;;6476       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
000032  2101              MOVS     r1,#1
000034  2040              MOVS     r0,#0x40
000036  5501              STRB     r1,[r0,r4]
000038  e00b              B        |L102.82|
                  |L102.58|
;;;6477     }
;;;6478     else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
00003a  6b20              LDR      r0,[r4,#0x30]
00003c  42a8              CMP      r0,r5
00003e  d105              BNE      |L102.76|
;;;6479     {
;;;6480       htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
000040  2008              MOVS     r0,#8
000042  7720              STRB     r0,[r4,#0x1c]
;;;6481       TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
000044  2101              MOVS     r1,#1
000046  2041              MOVS     r0,#0x41
000048  5501              STRB     r1,[r0,r4]
00004a  e002              B        |L102.82|
                  |L102.76|
;;;6482     }
;;;6483     else
;;;6484     {
;;;6485       htim->State = HAL_TIM_STATE_READY;
00004c  2001              MOVS     r0,#1
00004e  f884003d          STRB     r0,[r4,#0x3d]
                  |L102.82|
;;;6486     }
;;;6487   
;;;6488   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6489     htim->ErrorCallback(htim);
;;;6490   #else
;;;6491     HAL_TIM_ErrorCallback(htim);
000052  4620              MOV      r0,r4
000054  f7fffffe          BL       HAL_TIM_ErrorCallback
;;;6492   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6493   
;;;6494     htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
000058  2000              MOVS     r0,#0
00005a  7720              STRB     r0,[r4,#0x1c]
;;;6495   }
00005c  bd70              POP      {r4-r6,pc}
;;;6496   
                          ENDP


                          AREA ||i.TIM_DMAPeriodElapsedCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMAPeriodElapsedCplt PROC
;;;6701     */
;;;6702   static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6703   {
000002  4605              MOV      r5,r0
;;;6704     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6705   
;;;6706     if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
000006  6a20              LDR      r0,[r4,#0x20]
000008  69c0              LDR      r0,[r0,#0x1c]
00000a  b910              CBNZ     r0,|L103.18|
;;;6707     {
;;;6708       htim->State = HAL_TIM_STATE_READY;
00000c  2001              MOVS     r0,#1
00000e  f884003d          STRB     r0,[r4,#0x3d]
                  |L103.18|
;;;6709     }
;;;6710   
;;;6711   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6712     htim->PeriodElapsedCallback(htim);
;;;6713   #else
;;;6714     HAL_TIM_PeriodElapsedCallback(htim);
000012  4620              MOV      r0,r4
000014  f7fffffe          BL       HAL_TIM_PeriodElapsedCallback
;;;6715   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6716   }
000018  bd70              POP      {r4-r6,pc}
;;;6717   
                          ENDP


                          AREA ||i.TIM_DMAPeriodElapsedHalfCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMAPeriodElapsedHalfCplt PROC
;;;6722     */
;;;6723   static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6724   {
000002  4604              MOV      r4,r0
;;;6725     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6ba5              LDR      r5,[r4,#0x38]
;;;6726   
;;;6727   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6728     htim->PeriodElapsedHalfCpltCallback(htim);
;;;6729   #else
;;;6730     HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
000006  4628              MOV      r0,r5
000008  f7fffffe          BL       HAL_TIM_PeriodElapsedHalfCpltCallback
;;;6731   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6732   }
00000c  bd70              POP      {r4-r6,pc}
;;;6733   
                          ENDP


                          AREA ||i.TIM_DMATriggerCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMATriggerCplt PROC
;;;6738     */
;;;6739   static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6740   {
000002  4605              MOV      r5,r0
;;;6741     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6bac              LDR      r4,[r5,#0x38]
;;;6742   
;;;6743     if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
000006  6ba0              LDR      r0,[r4,#0x38]
000008  69c0              LDR      r0,[r0,#0x1c]
00000a  b910              CBNZ     r0,|L105.18|
;;;6744     {
;;;6745       htim->State = HAL_TIM_STATE_READY;
00000c  2001              MOVS     r0,#1
00000e  f884003d          STRB     r0,[r4,#0x3d]
                  |L105.18|
;;;6746     }
;;;6747   
;;;6748   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6749     htim->TriggerCallback(htim);
;;;6750   #else
;;;6751     HAL_TIM_TriggerCallback(htim);
000012  4620              MOV      r0,r4
000014  f7fffffe          BL       HAL_TIM_TriggerCallback
;;;6752   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6753   }
000018  bd70              POP      {r4-r6,pc}
;;;6754   
                          ENDP


                          AREA ||i.TIM_DMATriggerHalfCplt||, CODE, READONLY, ALIGN=1

                  TIM_DMATriggerHalfCplt PROC
;;;6759     */
;;;6760   static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
000000  b570              PUSH     {r4-r6,lr}
;;;6761   {
000002  4604              MOV      r4,r0
;;;6762     TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
000004  6ba5              LDR      r5,[r4,#0x38]
;;;6763   
;;;6764   #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
;;;6765     htim->TriggerHalfCpltCallback(htim);
;;;6766   #else
;;;6767     HAL_TIM_TriggerHalfCpltCallback(htim);
000006  4628              MOV      r0,r5
000008  f7fffffe          BL       HAL_TIM_TriggerHalfCpltCallback
;;;6768   #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
;;;6769   }
00000c  bd70              POP      {r4-r6,pc}
;;;6770   
                          ENDP


                          AREA ||i.TIM_ETR_SetConfig||, CODE, READONLY, ALIGN=1

                  TIM_ETR_SetConfig PROC
;;;7547     */
;;;7548   void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
000000  b530              PUSH     {r4,r5,lr}
;;;7549                          uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
;;;7550   {
000002  460c              MOV      r4,r1
;;;7551     uint32_t tmpsmcr;
;;;7552   
;;;7553     tmpsmcr = TIMx->SMCR;
000004  6881              LDR      r1,[r0,#8]
;;;7554   
;;;7555     /* Reset the ETR Bits */
;;;7556     tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
000006  f421417f          BIC      r1,r1,#0xff00
;;;7557   
;;;7558     /* Set the Prescaler, the Filter value and the Polarity */
;;;7559     tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
00000a  ea422503          ORR      r5,r2,r3,LSL #8
00000e  4325              ORRS     r5,r5,r4
000010  4329              ORRS     r1,r1,r5
;;;7560   
;;;7561     /* Write to TIMx SMCR */
;;;7562     TIMx->SMCR = tmpsmcr;
000012  6081              STR      r1,[r0,#8]
;;;7563   }
000014  bd30              POP      {r4,r5,pc}
;;;7564   
                          ENDP


                          AREA ||i.TIM_ITRx_SetConfig||, CODE, READONLY, ALIGN=1

                  TIM_ITRx_SetConfig PROC
;;;7517     */
;;;7518   static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
000000  460a              MOV      r2,r1
;;;7519   {
;;;7520     uint32_t tmpsmcr;
;;;7521   
;;;7522     /* Get the TIMx SMCR register value */
;;;7523     tmpsmcr = TIMx->SMCR;
000002  6881              LDR      r1,[r0,#8]
;;;7524     /* Reset the TS Bits */
;;;7525     tmpsmcr &= ~TIM_SMCR_TS;
000004  f0210170          BIC      r1,r1,#0x70
;;;7526     /* Set the Input Trigger source and the slave mode*/
;;;7527     tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
000008  f0420307          ORR      r3,r2,#7
00000c  4319              ORRS     r1,r1,r3
;;;7528     /* Write to TIMx SMCR */
;;;7529     TIMx->SMCR = tmpsmcr;
00000e  6081              STR      r1,[r0,#8]
;;;7530   }
000010  4770              BX       lr
;;;7531   /**
                          ENDP


                          AREA ||i.TIM_OC1_SetConfig||, CODE, READONLY, ALIGN=2

                  TIM_OC1_SetConfig PROC
;;;6831     */
;;;6832   static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
000000  b530              PUSH     {r4,r5,lr}
;;;6833   {
;;;6834     uint32_t tmpccmrx;
;;;6835     uint32_t tmpccer;
;;;6836     uint32_t tmpcr2;
;;;6837   
;;;6838     /* Get the TIMx CCER register value */
;;;6839     tmpccer = TIMx->CCER;
000002  6a02              LDR      r2,[r0,#0x20]
;;;6840   
;;;6841     /* Disable the Channel 1: Reset the CC1E Bit */
;;;6842     TIMx->CCER &= ~TIM_CCER_CC1E;
000004  6a05              LDR      r5,[r0,#0x20]
000006  f0250501          BIC      r5,r5,#1
00000a  6205              STR      r5,[r0,#0x20]
;;;6843   
;;;6844     /* Get the TIMx CR2 register value */
;;;6845     tmpcr2 =  TIMx->CR2;
00000c  6843              LDR      r3,[r0,#4]
;;;6846   
;;;6847     /* Get the TIMx CCMR1 register value */
;;;6848     tmpccmrx = TIMx->CCMR1;
00000e  6984              LDR      r4,[r0,#0x18]
;;;6849   
;;;6850     /* Reset the Output Compare Mode Bits */
;;;6851     tmpccmrx &= ~TIM_CCMR1_OC1M;
000010  f0240470          BIC      r4,r4,#0x70
;;;6852     tmpccmrx &= ~TIM_CCMR1_CC1S;
000014  f0240403          BIC      r4,r4,#3
;;;6853     /* Select the Output Compare Mode */
;;;6854     tmpccmrx |= OC_Config->OCMode;
000018  680d              LDR      r5,[r1,#0]
00001a  432c              ORRS     r4,r4,r5
;;;6855   
;;;6856     /* Reset the Output Polarity level */
;;;6857     tmpccer &= ~TIM_CCER_CC1P;
00001c  f0220202          BIC      r2,r2,#2
;;;6858     /* Set the Output Compare Polarity */
;;;6859     tmpccer |= OC_Config->OCPolarity;
000020  688d              LDR      r5,[r1,#8]
000022  432a              ORRS     r2,r2,r5
;;;6860   
;;;6861     if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
000024  4d0d              LDR      r5,|L109.92|
000026  42a8              CMP      r0,r5
000028  d106              BNE      |L109.56|
00002a  bf00              NOP      
;;;6862     {
;;;6863       /* Check parameters */
;;;6864       assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
;;;6865   
;;;6866       /* Reset the Output N Polarity level */
;;;6867       tmpccer &= ~TIM_CCER_CC1NP;
00002c  f0220208          BIC      r2,r2,#8
;;;6868       /* Set the Output N Polarity */
;;;6869       tmpccer |= OC_Config->OCNPolarity;
000030  68cd              LDR      r5,[r1,#0xc]
000032  432a              ORRS     r2,r2,r5
;;;6870       /* Reset the Output N State */
;;;6871       tmpccer &= ~TIM_CCER_CC1NE;
000034  f0220204          BIC      r2,r2,#4
                  |L109.56|
;;;6872     }
;;;6873   
;;;6874     if (IS_TIM_BREAK_INSTANCE(TIMx))
000038  4d08              LDR      r5,|L109.92|
00003a  42a8              CMP      r0,r5
00003c  d107              BNE      |L109.78|
;;;6875     {
;;;6876       /* Check parameters */
;;;6877       assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
;;;6878       assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
;;;6879   
;;;6880       /* Reset the Output Compare and Output Compare N IDLE State */
;;;6881       tmpcr2 &= ~TIM_CR2_OIS1;
00003e  f4237380          BIC      r3,r3,#0x100
;;;6882       tmpcr2 &= ~TIM_CR2_OIS1N;
000042  f4237300          BIC      r3,r3,#0x200
;;;6883       /* Set the Output Idle state */
;;;6884       tmpcr2 |= OC_Config->OCIdleState;
000046  694d              LDR      r5,[r1,#0x14]
000048  432b              ORRS     r3,r3,r5
;;;6885       /* Set the Output N Idle state */
;;;6886       tmpcr2 |= OC_Config->OCNIdleState;
00004a  698d              LDR      r5,[r1,#0x18]
00004c  432b              ORRS     r3,r3,r5
                  |L109.78|
;;;6887     }
;;;6888   
;;;6889     /* Write to TIMx CR2 */
;;;6890     TIMx->CR2 = tmpcr2;
00004e  6043              STR      r3,[r0,#4]
;;;6891   
;;;6892     /* Write to TIMx CCMR1 */
;;;6893     TIMx->CCMR1 = tmpccmrx;
000050  6184              STR      r4,[r0,#0x18]
;;;6894   
;;;6895     /* Set the Capture Compare Register value */
;;;6896     TIMx->CCR1 = OC_Config->Pulse;
000052  684d              LDR      r5,[r1,#4]
000054  6345              STR      r5,[r0,#0x34]
;;;6897   
;;;6898     /* Write to TIMx CCER */
;;;6899     TIMx->CCER = tmpccer;
000056  6202              STR      r2,[r0,#0x20]
;;;6900   }
000058  bd30              POP      {r4,r5,pc}
;;;6901   
                          ENDP

00005a  0000              DCW      0x0000
                  |L109.92|
                          DCD      0x40010000

                          AREA ||i.TIM_OC2_SetConfig||, CODE, READONLY, ALIGN=2

                  TIM_OC2_SetConfig PROC
;;;6907     */
;;;6908   void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
000000  b530              PUSH     {r4,r5,lr}
;;;6909   {
;;;6910     uint32_t tmpccmrx;
;;;6911     uint32_t tmpccer;
;;;6912     uint32_t tmpcr2;
;;;6913   
;;;6914     /* Get the TIMx CCER register value */
;;;6915     tmpccer = TIMx->CCER;
000002  6a02              LDR      r2,[r0,#0x20]
;;;6916   
;;;6917     /* Disable the Channel 2: Reset the CC2E Bit */
;;;6918     TIMx->CCER &= ~TIM_CCER_CC2E;
000004  6a05              LDR      r5,[r0,#0x20]
000006  f0250510          BIC      r5,r5,#0x10
00000a  6205              STR      r5,[r0,#0x20]
;;;6919   
;;;6920     /* Get the TIMx CR2 register value */
;;;6921     tmpcr2 =  TIMx->CR2;
00000c  6843              LDR      r3,[r0,#4]
;;;6922   
;;;6923     /* Get the TIMx CCMR1 register value */
;;;6924     tmpccmrx = TIMx->CCMR1;
00000e  6984              LDR      r4,[r0,#0x18]
;;;6925   
;;;6926     /* Reset the Output Compare mode and Capture/Compare selection Bits */
;;;6927     tmpccmrx &= ~TIM_CCMR1_OC2M;
000010  f42444e0          BIC      r4,r4,#0x7000
;;;6928     tmpccmrx &= ~TIM_CCMR1_CC2S;
000014  f4247440          BIC      r4,r4,#0x300
;;;6929   
;;;6930     /* Select the Output Compare Mode */
;;;6931     tmpccmrx |= (OC_Config->OCMode << 8U);
000018  680d              LDR      r5,[r1,#0]
00001a  ea442405          ORR      r4,r4,r5,LSL #8
;;;6932   
;;;6933     /* Reset the Output Polarity level */
;;;6934     tmpccer &= ~TIM_CCER_CC2P;
00001e  f0220220          BIC      r2,r2,#0x20
;;;6935     /* Set the Output Compare Polarity */
;;;6936     tmpccer |= (OC_Config->OCPolarity << 4U);
000022  688d              LDR      r5,[r1,#8]
000024  ea421205          ORR      r2,r2,r5,LSL #4
;;;6937   
;;;6938     if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
000028  4d0e              LDR      r5,|L110.100|
00002a  42a8              CMP      r0,r5
00002c  d107              BNE      |L110.62|
00002e  bf00              NOP      
;;;6939     {
;;;6940       assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
;;;6941   
;;;6942       /* Reset the Output N Polarity level */
;;;6943       tmpccer &= ~TIM_CCER_CC2NP;
000030  f0220280          BIC      r2,r2,#0x80
;;;6944       /* Set the Output N Polarity */
;;;6945       tmpccer |= (OC_Config->OCNPolarity << 4U);
000034  68cd              LDR      r5,[r1,#0xc]
000036  ea421205          ORR      r2,r2,r5,LSL #4
;;;6946       /* Reset the Output N State */
;;;6947       tmpccer &= ~TIM_CCER_CC2NE;
00003a  f0220240          BIC      r2,r2,#0x40
                  |L110.62|
;;;6948     }
;;;6949   
;;;6950     if (IS_TIM_BREAK_INSTANCE(TIMx))
00003e  4d09              LDR      r5,|L110.100|
000040  42a8              CMP      r0,r5
000042  d109              BNE      |L110.88|
;;;6951     {
;;;6952       /* Check parameters */
;;;6953       assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
;;;6954       assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
;;;6955   
;;;6956       /* Reset the Output Compare and Output Compare N IDLE State */
;;;6957       tmpcr2 &= ~TIM_CR2_OIS2;
000044  f4236380          BIC      r3,r3,#0x400
;;;6958       tmpcr2 &= ~TIM_CR2_OIS2N;
000048  f4236300          BIC      r3,r3,#0x800
;;;6959       /* Set the Output Idle state */
;;;6960       tmpcr2 |= (OC_Config->OCIdleState << 2U);
00004c  694d              LDR      r5,[r1,#0x14]
00004e  ea430385          ORR      r3,r3,r5,LSL #2
;;;6961       /* Set the Output N Idle state */
;;;6962       tmpcr2 |= (OC_Config->OCNIdleState << 2U);
000052  698d              LDR      r5,[r1,#0x18]
000054  ea430385          ORR      r3,r3,r5,LSL #2
                  |L110.88|
;;;6963     }
;;;6964   
;;;6965     /* Write to TIMx CR2 */
;;;6966     TIMx->CR2 = tmpcr2;
000058  6043              STR      r3,[r0,#4]
;;;6967   
;;;6968     /* Write to TIMx CCMR1 */
;;;6969     TIMx->CCMR1 = tmpccmrx;
00005a  6184              STR      r4,[r0,#0x18]
;;;6970   
;;;6971     /* Set the Capture Compare Register value */
;;;6972     TIMx->CCR2 = OC_Config->Pulse;
00005c  684d              LDR      r5,[r1,#4]
00005e  6385              STR      r5,[r0,#0x38]
;;;6973   
;;;6974     /* Write to TIMx CCER */
;;;6975     TIMx->CCER = tmpccer;
000060  6202              STR      r2,[r0,#0x20]
;;;6976   }
000062  bd30              POP      {r4,r5,pc}
;;;6977   
                          ENDP

                  |L110.100|
                          DCD      0x40010000

                          AREA ||i.TIM_OC3_SetConfig||, CODE, READONLY, ALIGN=2

                  TIM_OC3_SetConfig PROC
;;;6983     */
;;;6984   static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
000000  b530              PUSH     {r4,r5,lr}
;;;6985   {
;;;6986     uint32_t tmpccmrx;
;;;6987     uint32_t tmpccer;
;;;6988     uint32_t tmpcr2;
;;;6989   
;;;6990     /* Get the TIMx CCER register value */
;;;6991     tmpccer = TIMx->CCER;
000002  6a02              LDR      r2,[r0,#0x20]
;;;6992   
;;;6993     /* Disable the Channel 3: Reset the CC2E Bit */
;;;6994     TIMx->CCER &= ~TIM_CCER_CC3E;
000004  6a05              LDR      r5,[r0,#0x20]
000006  f4257580          BIC      r5,r5,#0x100
00000a  6205              STR      r5,[r0,#0x20]
;;;6995   
;;;6996     /* Get the TIMx CR2 register value */
;;;6997     tmpcr2 =  TIMx->CR2;
00000c  6843              LDR      r3,[r0,#4]
;;;6998   
;;;6999     /* Get the TIMx CCMR2 register value */
;;;7000     tmpccmrx = TIMx->CCMR2;
00000e  69c4              LDR      r4,[r0,#0x1c]
;;;7001   
;;;7002     /* Reset the Output Compare mode and Capture/Compare selection Bits */
;;;7003     tmpccmrx &= ~TIM_CCMR2_OC3M;
000010  f0240470          BIC      r4,r4,#0x70
;;;7004     tmpccmrx &= ~TIM_CCMR2_CC3S;
000014  f0240403          BIC      r4,r4,#3
;;;7005     /* Select the Output Compare Mode */
;;;7006     tmpccmrx |= OC_Config->OCMode;
000018  680d              LDR      r5,[r1,#0]
00001a  432c              ORRS     r4,r4,r5
;;;7007   
;;;7008     /* Reset the Output Polarity level */
;;;7009     tmpccer &= ~TIM_CCER_CC3P;
00001c  f4227200          BIC      r2,r2,#0x200
;;;7010     /* Set the Output Compare Polarity */
;;;7011     tmpccer |= (OC_Config->OCPolarity << 8U);
000020  688d              LDR      r5,[r1,#8]
000022  ea422205          ORR      r2,r2,r5,LSL #8
;;;7012   
;;;7013     if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
000026  4d0f              LDR      r5,|L111.100|
000028  42a8              CMP      r0,r5
00002a  d107              BNE      |L111.60|
00002c  bf00              NOP      
;;;7014     {
;;;7015       assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
;;;7016   
;;;7017       /* Reset the Output N Polarity level */
;;;7018       tmpccer &= ~TIM_CCER_CC3NP;
00002e  f4226200          BIC      r2,r2,#0x800
;;;7019       /* Set the Output N Polarity */
;;;7020       tmpccer |= (OC_Config->OCNPolarity << 8U);
000032  68cd              LDR      r5,[r1,#0xc]
000034  ea422205          ORR      r2,r2,r5,LSL #8
;;;7021       /* Reset the Output N State */
;;;7022       tmpccer &= ~TIM_CCER_CC3NE;
000038  f4226280          BIC      r2,r2,#0x400
                  |L111.60|
;;;7023     }
;;;7024   
;;;7025     if (IS_TIM_BREAK_INSTANCE(TIMx))
00003c  4d09              LDR      r5,|L111.100|
00003e  42a8              CMP      r0,r5
000040  d109              BNE      |L111.86|
;;;7026     {
;;;7027       /* Check parameters */
;;;7028       assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
;;;7029       assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
;;;7030   
;;;7031       /* Reset the Output Compare and Output Compare N IDLE State */
;;;7032       tmpcr2 &= ~TIM_CR2_OIS3;
000042  f4235380          BIC      r3,r3,#0x1000
;;;7033       tmpcr2 &= ~TIM_CR2_OIS3N;
000046  f4235300          BIC      r3,r3,#0x2000
;;;7034       /* Set the Output Idle state */
;;;7035       tmpcr2 |= (OC_Config->OCIdleState << 4U);
00004a  694d              LDR      r5,[r1,#0x14]
00004c  ea431305          ORR      r3,r3,r5,LSL #4
;;;7036       /* Set the Output N Idle state */
;;;7037       tmpcr2 |= (OC_Config->OCNIdleState << 4U);
000050  698d              LDR      r5,[r1,#0x18]
000052  ea431305          ORR      r3,r3,r5,LSL #4
                  |L111.86|
;;;7038     }
;;;7039   
;;;7040     /* Write to TIMx CR2 */
;;;7041     TIMx->CR2 = tmpcr2;
000056  6043              STR      r3,[r0,#4]
;;;7042   
;;;7043     /* Write to TIMx CCMR2 */
;;;7044     TIMx->CCMR2 = tmpccmrx;
000058  61c4              STR      r4,[r0,#0x1c]
;;;7045   
;;;7046     /* Set the Capture Compare Register value */
;;;7047     TIMx->CCR3 = OC_Config->Pulse;
00005a  684d              LDR      r5,[r1,#4]
00005c  63c5              STR      r5,[r0,#0x3c]
;;;7048   
;;;7049     /* Write to TIMx CCER */
;;;7050     TIMx->CCER = tmpccer;
00005e  6202              STR      r2,[r0,#0x20]
;;;7051   }
000060  bd30              POP      {r4,r5,pc}
;;;7052   
                          ENDP

000062  0000              DCW      0x0000
                  |L111.100|
                          DCD      0x40010000

                          AREA ||i.TIM_OC4_SetConfig||, CODE, READONLY, ALIGN=2

                  TIM_OC4_SetConfig PROC
;;;7058     */
;;;7059   static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
000000  b530              PUSH     {r4,r5,lr}
;;;7060   {
;;;7061     uint32_t tmpccmrx;
;;;7062     uint32_t tmpccer;
;;;7063     uint32_t tmpcr2;
;;;7064   
;;;7065     /* Get the TIMx CCER register value */
;;;7066     tmpccer = TIMx->CCER;
000002  6a03              LDR      r3,[r0,#0x20]
;;;7067   
;;;7068     /* Disable the Channel 4: Reset the CC4E Bit */
;;;7069     TIMx->CCER &= ~TIM_CCER_CC4E;
000004  6a05              LDR      r5,[r0,#0x20]
000006  f4255580          BIC      r5,r5,#0x1000
00000a  6205              STR      r5,[r0,#0x20]
;;;7070   
;;;7071     /* Get the TIMx CR2 register value */
;;;7072     tmpcr2 =  TIMx->CR2;
00000c  6844              LDR      r4,[r0,#4]
;;;7073   
;;;7074     /* Get the TIMx CCMR2 register value */
;;;7075     tmpccmrx = TIMx->CCMR2;
00000e  69c2              LDR      r2,[r0,#0x1c]
;;;7076   
;;;7077     /* Reset the Output Compare mode and Capture/Compare selection Bits */
;;;7078     tmpccmrx &= ~TIM_CCMR2_OC4M;
000010  f42242e0          BIC      r2,r2,#0x7000
;;;7079     tmpccmrx &= ~TIM_CCMR2_CC4S;
000014  f4227240          BIC      r2,r2,#0x300
;;;7080   
;;;7081     /* Select the Output Compare Mode */
;;;7082     tmpccmrx |= (OC_Config->OCMode << 8U);
000018  680d              LDR      r5,[r1,#0]
00001a  ea422205          ORR      r2,r2,r5,LSL #8
;;;7083   
;;;7084     /* Reset the Output Polarity level */
;;;7085     tmpccer &= ~TIM_CCER_CC4P;
00001e  f4235300          BIC      r3,r3,#0x2000
;;;7086     /* Set the Output Compare Polarity */
;;;7087     tmpccer |= (OC_Config->OCPolarity << 12U);
000022  688d              LDR      r5,[r1,#8]
000024  ea433305          ORR      r3,r3,r5,LSL #12
;;;7088   
;;;7089     if (IS_TIM_BREAK_INSTANCE(TIMx))
000028  4d06              LDR      r5,|L112.68|
00002a  42a8              CMP      r0,r5
00002c  d104              BNE      |L112.56|
;;;7090     {
;;;7091       /* Check parameters */
;;;7092       assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
;;;7093   
;;;7094       /* Reset the Output Compare IDLE State */
;;;7095       tmpcr2 &= ~TIM_CR2_OIS4;
00002e  f4244480          BIC      r4,r4,#0x4000
;;;7096   
;;;7097       /* Set the Output Idle state */
;;;7098       tmpcr2 |= (OC_Config->OCIdleState << 6U);
000032  694d              LDR      r5,[r1,#0x14]
000034  ea441485          ORR      r4,r4,r5,LSL #6
                  |L112.56|
;;;7099     }
;;;7100   
;;;7101     /* Write to TIMx CR2 */
;;;7102     TIMx->CR2 = tmpcr2;
000038  6044              STR      r4,[r0,#4]
;;;7103   
;;;7104     /* Write to TIMx CCMR2 */
;;;7105     TIMx->CCMR2 = tmpccmrx;
00003a  61c2              STR      r2,[r0,#0x1c]
;;;7106   
;;;7107     /* Set the Capture Compare Register value */
;;;7108     TIMx->CCR4 = OC_Config->Pulse;
00003c  684d              LDR      r5,[r1,#4]
00003e  6405              STR      r5,[r0,#0x40]
;;;7109   
;;;7110     /* Write to TIMx CCER */
;;;7111     TIMx->CCER = tmpccer;
000040  6203              STR      r3,[r0,#0x20]
;;;7112   }
000042  bd30              POP      {r4,r5,pc}
;;;7113   
                          ENDP

                  |L112.68|
                          DCD      0x40010000

                          AREA ||i.TIM_SlaveTimer_SetConfig||, CODE, READONLY, ALIGN=1

                  TIM_SlaveTimer_SetConfig PROC
;;;7119     */
;;;7120   static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
000000  e92d47f0          PUSH     {r4-r10,lr}
;;;7121                                                     const TIM_SlaveConfigTypeDef *sSlaveConfig)
;;;7122   {
000004  4605              MOV      r5,r0
000006  460c              MOV      r4,r1
;;;7123     HAL_StatusTypeDef status = HAL_OK;
000008  f04f0900          MOV      r9,#0
;;;7124     uint32_t tmpsmcr;
;;;7125     uint32_t tmpccmr1;
;;;7126     uint32_t tmpccer;
;;;7127   
;;;7128     /* Get the TIMx SMCR register value */
;;;7129     tmpsmcr = htim->Instance->SMCR;
00000c  6828              LDR      r0,[r5,#0]
00000e  6886              LDR      r6,[r0,#8]
;;;7130   
;;;7131     /* Reset the Trigger Selection Bits */
;;;7132     tmpsmcr &= ~TIM_SMCR_TS;
000010  f0260670          BIC      r6,r6,#0x70
;;;7133     /* Set the Input Trigger source */
;;;7134     tmpsmcr |= sSlaveConfig->InputTrigger;
000014  6860              LDR      r0,[r4,#4]
000016  4306              ORRS     r6,r6,r0
;;;7135   
;;;7136     /* Reset the slave mode Bits */
;;;7137     tmpsmcr &= ~TIM_SMCR_SMS;
000018  f0260607          BIC      r6,r6,#7
;;;7138     /* Set the slave mode */
;;;7139     tmpsmcr |= sSlaveConfig->SlaveMode;
00001c  6820              LDR      r0,[r4,#0]
00001e  4306              ORRS     r6,r6,r0
;;;7140   
;;;7141     /* Write to TIMx SMCR */
;;;7142     htim->Instance->SMCR = tmpsmcr;
000020  6828              LDR      r0,[r5,#0]
000022  6086              STR      r6,[r0,#8]
;;;7143   
;;;7144     /* Configure the trigger prescaler, filter, and polarity */
;;;7145     switch (sSlaveConfig->InputTrigger)
000024  6860              LDR      r0,[r4,#4]
000026  f000010f          AND      r1,r0,#0xf
00002a  2900              CMP      r1,#0
00002c  d13b              BNE      |L113.166|
00002e  1100              ASRS     r0,r0,#4
000030  2808              CMP      r0,#8
000032  d238              BCS      |L113.166|
000034  e8dff000          TBB      [pc,r0]
000038  33343536          DCB      0x33,0x34,0x35,0x36
00003c  0b272d04          DCB      0x0b,0x27,0x2d,0x04
;;;7146     {
;;;7147       case TIM_TS_ETRF:
;;;7148       {
;;;7149         /* Check the parameters */
;;;7150         assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
;;;7151         assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
;;;7152         assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
;;;7153         assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
;;;7154         /* Configure the ETR Trigger source */
;;;7155         TIM_ETR_SetConfig(htim->Instance,
000040  e9d41303          LDRD     r1,r3,[r4,#0xc]
000044  68a2              LDR      r2,[r4,#8]
000046  6828              LDR      r0,[r5,#0]
000048  f7fffffe          BL       TIM_ETR_SetConfig
;;;7156                           sSlaveConfig->TriggerPrescaler,
;;;7157                           sSlaveConfig->TriggerPolarity,
;;;7158                           sSlaveConfig->TriggerFilter);
;;;7159         break;
00004c  e02e              B        |L113.172|
;;;7160       }
;;;7161   
;;;7162       case TIM_TS_TI1F_ED:
;;;7163       {
;;;7164         /* Check the parameters */
;;;7165         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;7166         assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
;;;7167   
;;;7168         if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
00004e  6820              LDR      r0,[r4,#0]
000050  2805              CMP      r0,#5
000052  d102              BNE      |L113.90|
;;;7169         {
;;;7170           return HAL_ERROR;
000054  2001              MOVS     r0,#1
                  |L113.86|
;;;7171         }
;;;7172   
;;;7173         /* Disable the Channel 1: Reset the CC1E Bit */
;;;7174         tmpccer = htim->Instance->CCER;
;;;7175         htim->Instance->CCER &= ~TIM_CCER_CC1E;
;;;7176         tmpccmr1 = htim->Instance->CCMR1;
;;;7177   
;;;7178         /* Set the filter */
;;;7179         tmpccmr1 &= ~TIM_CCMR1_IC1F;
;;;7180         tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
;;;7181   
;;;7182         /* Write to TIMx CCMR1 and CCER registers */
;;;7183         htim->Instance->CCMR1 = tmpccmr1;
;;;7184         htim->Instance->CCER = tmpccer;
;;;7185         break;
;;;7186       }
;;;7187   
;;;7188       case TIM_TS_TI1FP1:
;;;7189       {
;;;7190         /* Check the parameters */
;;;7191         assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
;;;7192         assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
;;;7193         assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
;;;7194   
;;;7195         /* Configure TI1 Filter and Polarity */
;;;7196         TIM_TI1_ConfigInputStage(htim->Instance,
;;;7197                                  sSlaveConfig->TriggerPolarity,
;;;7198                                  sSlaveConfig->TriggerFilter);
;;;7199         break;
;;;7200       }
;;;7201   
;;;7202       case TIM_TS_TI2FP2:
;;;7203       {
;;;7204         /* Check the parameters */
;;;7205         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;7206         assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
;;;7207         assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
;;;7208   
;;;7209         /* Configure TI2 Filter and Polarity */
;;;7210         TIM_TI2_ConfigInputStage(htim->Instance,
;;;7211                                  sSlaveConfig->TriggerPolarity,
;;;7212                                  sSlaveConfig->TriggerFilter);
;;;7213         break;
;;;7214       }
;;;7215   
;;;7216       case TIM_TS_ITR0:
;;;7217       case TIM_TS_ITR1:
;;;7218       case TIM_TS_ITR2:
;;;7219       case TIM_TS_ITR3:
;;;7220       {
;;;7221         /* Check the parameter */
;;;7222         assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
;;;7223         break;
;;;7224       }
;;;7225   
;;;7226       default:
;;;7227         status = HAL_ERROR;
;;;7228         break;
;;;7229     }
;;;7230   
;;;7231     return status;
;;;7232   }
000056  e8bd87f0          POP      {r4-r10,pc}
                  |L113.90|
00005a  6828              LDR      r0,[r5,#0]            ;7174
00005c  f8d08020          LDR      r8,[r0,#0x20]         ;7174
000060  6828              LDR      r0,[r5,#0]            ;7175
000062  6a00              LDR      r0,[r0,#0x20]         ;7175
000064  f0200001          BIC      r0,r0,#1              ;7175
000068  6829              LDR      r1,[r5,#0]            ;7175
00006a  6208              STR      r0,[r1,#0x20]         ;7175
00006c  6828              LDR      r0,[r5,#0]            ;7176
00006e  6987              LDR      r7,[r0,#0x18]         ;7176
000070  f02707f0          BIC      r7,r7,#0xf0           ;7179
000074  6920              LDR      r0,[r4,#0x10]         ;7180
000076  ea471700          ORR      r7,r7,r0,LSL #4       ;7180
00007a  6828              LDR      r0,[r5,#0]            ;7183
00007c  6187              STR      r7,[r0,#0x18]         ;7183
00007e  6828              LDR      r0,[r5,#0]            ;7184
000080  f8c08020          STR      r8,[r0,#0x20]         ;7184
000084  e012              B        |L113.172|
000086  6922              LDR      r2,[r4,#0x10]         ;7196
000088  68a1              LDR      r1,[r4,#8]            ;7196
00008a  6828              LDR      r0,[r5,#0]            ;7196
00008c  f7fffffe          BL       TIM_TI1_ConfigInputStage
000090  e00c              B        |L113.172|
000092  6922              LDR      r2,[r4,#0x10]         ;7210
000094  68a1              LDR      r1,[r4,#8]            ;7210
000096  6828              LDR      r0,[r5,#0]            ;7210
000098  f7fffffe          BL       TIM_TI2_ConfigInputStage
00009c  e006              B        |L113.172|
00009e  bf00              NOP                            ;7217
0000a0  bf00              NOP                            ;7218
0000a2  bf00              NOP                            ;7219
0000a4  e002              B        |L113.172|
                  |L113.166|
0000a6  f04f0901          MOV      r9,#1                 ;7227
0000aa  bf00              NOP                            ;7228
                  |L113.172|
0000ac  bf00              NOP                            ;7159
0000ae  4648              MOV      r0,r9                 ;7231
0000b0  e7d1              B        |L113.86|
;;;7233   
                          ENDP


                          AREA ||i.TIM_TI1_ConfigInputStage||, CODE, READONLY, ALIGN=1

                  TIM_TI1_ConfigInputStage PROC
;;;7300     */
;;;7301   static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
000000  b530              PUSH     {r4,r5,lr}
;;;7302   {
000002  460b              MOV      r3,r1
000004  4614              MOV      r4,r2
;;;7303     uint32_t tmpccmr1;
;;;7304     uint32_t tmpccer;
;;;7305   
;;;7306     /* Disable the Channel 1: Reset the CC1E Bit */
;;;7307     tmpccer = TIMx->CCER;
000006  6a02              LDR      r2,[r0,#0x20]
;;;7308     TIMx->CCER &= ~TIM_CCER_CC1E;
000008  6a05              LDR      r5,[r0,#0x20]
00000a  f0250501          BIC      r5,r5,#1
00000e  6205              STR      r5,[r0,#0x20]
;;;7309     tmpccmr1 = TIMx->CCMR1;
000010  6981              LDR      r1,[r0,#0x18]
;;;7310   
;;;7311     /* Set the filter */
;;;7312     tmpccmr1 &= ~TIM_CCMR1_IC1F;
000012  f02101f0          BIC      r1,r1,#0xf0
;;;7313     tmpccmr1 |= (TIM_ICFilter << 4U);
000016  ea411104          ORR      r1,r1,r4,LSL #4
;;;7314   
;;;7315     /* Select the Polarity and set the CC1E Bit */
;;;7316     tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
00001a  f022020a          BIC      r2,r2,#0xa
;;;7317     tmpccer |= TIM_ICPolarity;
00001e  431a              ORRS     r2,r2,r3
;;;7318   
;;;7319     /* Write to TIMx CCMR1 and CCER registers */
;;;7320     TIMx->CCMR1 = tmpccmr1;
000020  6181              STR      r1,[r0,#0x18]
;;;7321     TIMx->CCER = tmpccer;
000022  6202              STR      r2,[r0,#0x20]
;;;7322   }
000024  bd30              POP      {r4,r5,pc}
;;;7323   
                          ENDP


                          AREA ||i.TIM_TI1_SetConfig||, CODE, READONLY, ALIGN=2

                  TIM_TI1_SetConfig PROC
;;;7253     */
;;;7254   void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
000000  b570              PUSH     {r4-r6,lr}
;;;7255                          uint32_t TIM_ICFilter)
;;;7256   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;7257     uint32_t tmpccmr1;
;;;7258     uint32_t tmpccer;
;;;7259   
;;;7260     /* Disable the Channel 1: Reset the CC1E Bit */
;;;7261     tmpccer = TIMx->CCER;
000006  6a02              LDR      r2,[r0,#0x20]
;;;7262     TIMx->CCER &= ~TIM_CCER_CC1E;
000008  6a06              LDR      r6,[r0,#0x20]
00000a  f0260601          BIC      r6,r6,#1
00000e  6206              STR      r6,[r0,#0x20]
;;;7263     tmpccmr1 = TIMx->CCMR1;
000010  6981              LDR      r1,[r0,#0x18]
;;;7264   
;;;7265     /* Select the Input */
;;;7266     if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
000012  4e15              LDR      r6,|L115.104|
000014  42b0              CMP      r0,r6
000016  d00e              BEQ      |L115.54|
000018  f1b04f80          CMP      r0,#0x40000000
00001c  d00b              BEQ      |L115.54|
00001e  4e13              LDR      r6,|L115.108|
000020  42b0              CMP      r0,r6
000022  d008              BEQ      |L115.54|
000024  4e12              LDR      r6,|L115.112|
000026  42b0              CMP      r0,r6
000028  d005              BEQ      |L115.54|
00002a  4e12              LDR      r6,|L115.116|
00002c  42b0              CMP      r0,r6
00002e  d002              BEQ      |L115.54|
000030  4e11              LDR      r6,|L115.120|
000032  42b0              CMP      r0,r6
000034  d101              BNE      |L115.58|
                  |L115.54|
000036  2601              MOVS     r6,#1
000038  e000              B        |L115.60|
                  |L115.58|
00003a  2600              MOVS     r6,#0
                  |L115.60|
00003c  b11e              CBZ      r6,|L115.70|
;;;7267     {
;;;7268       tmpccmr1 &= ~TIM_CCMR1_CC1S;
00003e  f0210103          BIC      r1,r1,#3
;;;7269       tmpccmr1 |= TIM_ICSelection;
000042  4329              ORRS     r1,r1,r5
000044  e001              B        |L115.74|
                  |L115.70|
;;;7270     }
;;;7271     else
;;;7272     {
;;;7273       tmpccmr1 |= TIM_CCMR1_CC1S_0;
000046  f0410101          ORR      r1,r1,#1
                  |L115.74|
;;;7274     }
;;;7275   
;;;7276     /* Set the filter */
;;;7277     tmpccmr1 &= ~TIM_CCMR1_IC1F;
00004a  f02101f0          BIC      r1,r1,#0xf0
;;;7278     tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
00004e  26f0              MOVS     r6,#0xf0
000050  ea061603          AND      r6,r6,r3,LSL #4
000054  4331              ORRS     r1,r1,r6
;;;7279   
;;;7280     /* Select the Polarity and set the CC1E Bit */
;;;7281     tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
000056  f022020a          BIC      r2,r2,#0xa
;;;7282     tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
00005a  f004060a          AND      r6,r4,#0xa
00005e  4332              ORRS     r2,r2,r6
;;;7283   
;;;7284     /* Write to TIMx CCMR1 and CCER registers */
;;;7285     TIMx->CCMR1 = tmpccmr1;
000060  6181              STR      r1,[r0,#0x18]
;;;7286     TIMx->CCER = tmpccer;
000062  6202              STR      r2,[r0,#0x20]
;;;7287   }
000064  bd70              POP      {r4-r6,pc}
;;;7288   
                          ENDP

000066  0000              DCW      0x0000
                  |L115.104|
                          DCD      0x40010000
                  |L115.108|
                          DCD      0x40000400
                  |L115.112|
                          DCD      0x40000800
                  |L115.116|
                          DCD      0x40000c00
                  |L115.120|
                          DCD      0x40014000

                          AREA ||i.TIM_TI2_ConfigInputStage||, CODE, READONLY, ALIGN=1

                  TIM_TI2_ConfigInputStage PROC
;;;7383     */
;;;7384   static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
000000  b530              PUSH     {r4,r5,lr}
;;;7385   {
000002  460b              MOV      r3,r1
000004  4614              MOV      r4,r2
;;;7386     uint32_t tmpccmr1;
;;;7387     uint32_t tmpccer;
;;;7388   
;;;7389     /* Disable the Channel 2: Reset the CC2E Bit */
;;;7390     tmpccer = TIMx->CCER;
000006  6a02              LDR      r2,[r0,#0x20]
;;;7391     TIMx->CCER &= ~TIM_CCER_CC2E;
000008  6a05              LDR      r5,[r0,#0x20]
00000a  f0250510          BIC      r5,r5,#0x10
00000e  6205              STR      r5,[r0,#0x20]
;;;7392     tmpccmr1 = TIMx->CCMR1;
000010  6981              LDR      r1,[r0,#0x18]
;;;7393   
;;;7394     /* Set the filter */
;;;7395     tmpccmr1 &= ~TIM_CCMR1_IC2F;
000012  f4214170          BIC      r1,r1,#0xf000
;;;7396     tmpccmr1 |= (TIM_ICFilter << 12U);
000016  ea413104          ORR      r1,r1,r4,LSL #12
;;;7397   
;;;7398     /* Select the Polarity and set the CC2E Bit */
;;;7399     tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
00001a  f02202a0          BIC      r2,r2,#0xa0
;;;7400     tmpccer |= (TIM_ICPolarity << 4U);
00001e  ea421203          ORR      r2,r2,r3,LSL #4
;;;7401   
;;;7402     /* Write to TIMx CCMR1 and CCER registers */
;;;7403     TIMx->CCMR1 = tmpccmr1 ;
000022  6181              STR      r1,[r0,#0x18]
;;;7404     TIMx->CCER = tmpccer;
000024  6202              STR      r2,[r0,#0x20]
;;;7405   }
000026  bd30              POP      {r4,r5,pc}
;;;7406   
                          ENDP


                          AREA ||i.TIM_TI2_SetConfig||, CODE, READONLY, ALIGN=1

                  TIM_TI2_SetConfig PROC
;;;7343     */
;;;7344   static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
000000  b570              PUSH     {r4-r6,lr}
;;;7345                                 uint32_t TIM_ICFilter)
;;;7346   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;7347     uint32_t tmpccmr1;
;;;7348     uint32_t tmpccer;
;;;7349   
;;;7350     /* Disable the Channel 2: Reset the CC2E Bit */
;;;7351     tmpccer = TIMx->CCER;
000006  6a02              LDR      r2,[r0,#0x20]
;;;7352     TIMx->CCER &= ~TIM_CCER_CC2E;
000008  6a06              LDR      r6,[r0,#0x20]
00000a  f0260610          BIC      r6,r6,#0x10
00000e  6206              STR      r6,[r0,#0x20]
;;;7353     tmpccmr1 = TIMx->CCMR1;
000010  6981              LDR      r1,[r0,#0x18]
;;;7354   
;;;7355     /* Select the Input */
;;;7356     tmpccmr1 &= ~TIM_CCMR1_CC2S;
000012  f4217140          BIC      r1,r1,#0x300
;;;7357     tmpccmr1 |= (TIM_ICSelection << 8U);
000016  ea412105          ORR      r1,r1,r5,LSL #8
;;;7358   
;;;7359     /* Set the filter */
;;;7360     tmpccmr1 &= ~TIM_CCMR1_IC2F;
00001a  f4214170          BIC      r1,r1,#0xf000
;;;7361     tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
00001e  f44f4670          MOV      r6,#0xf000
000022  ea063603          AND      r6,r6,r3,LSL #12
000026  4331              ORRS     r1,r1,r6
;;;7362   
;;;7363     /* Select the Polarity and set the CC2E Bit */
;;;7364     tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
000028  f02202a0          BIC      r2,r2,#0xa0
;;;7365     tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
00002c  26a0              MOVS     r6,#0xa0
00002e  ea061604          AND      r6,r6,r4,LSL #4
000032  4332              ORRS     r2,r2,r6
;;;7366   
;;;7367     /* Write to TIMx CCMR1 and CCER registers */
;;;7368     TIMx->CCMR1 = tmpccmr1 ;
000034  6181              STR      r1,[r0,#0x18]
;;;7369     TIMx->CCER = tmpccer;
000036  6202              STR      r2,[r0,#0x20]
;;;7370   }
000038  bd70              POP      {r4-r6,pc}
;;;7371   
                          ENDP


                          AREA ||i.TIM_TI3_SetConfig||, CODE, READONLY, ALIGN=1

                  TIM_TI3_SetConfig PROC
;;;7426     */
;;;7427   static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
000000  b570              PUSH     {r4-r6,lr}
;;;7428                                 uint32_t TIM_ICFilter)
;;;7429   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;7430     uint32_t tmpccmr2;
;;;7431     uint32_t tmpccer;
;;;7432   
;;;7433     /* Disable the Channel 3: Reset the CC3E Bit */
;;;7434     tmpccer = TIMx->CCER;
000006  6a02              LDR      r2,[r0,#0x20]
;;;7435     TIMx->CCER &= ~TIM_CCER_CC3E;
000008  6a06              LDR      r6,[r0,#0x20]
00000a  f4267680          BIC      r6,r6,#0x100
00000e  6206              STR      r6,[r0,#0x20]
;;;7436     tmpccmr2 = TIMx->CCMR2;
000010  69c1              LDR      r1,[r0,#0x1c]
;;;7437   
;;;7438     /* Select the Input */
;;;7439     tmpccmr2 &= ~TIM_CCMR2_CC3S;
000012  f0210103          BIC      r1,r1,#3
;;;7440     tmpccmr2 |= TIM_ICSelection;
000016  4329              ORRS     r1,r1,r5
;;;7441   
;;;7442     /* Set the filter */
;;;7443     tmpccmr2 &= ~TIM_CCMR2_IC3F;
000018  f02101f0          BIC      r1,r1,#0xf0
;;;7444     tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
00001c  26f0              MOVS     r6,#0xf0
00001e  ea061603          AND      r6,r6,r3,LSL #4
000022  4331              ORRS     r1,r1,r6
;;;7445   
;;;7446     /* Select the Polarity and set the CC3E Bit */
;;;7447     tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
000024  f4226220          BIC      r2,r2,#0xa00
;;;7448     tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
000028  f44f6620          MOV      r6,#0xa00
00002c  ea062604          AND      r6,r6,r4,LSL #8
000030  4332              ORRS     r2,r2,r6
;;;7449   
;;;7450     /* Write to TIMx CCMR2 and CCER registers */
;;;7451     TIMx->CCMR2 = tmpccmr2;
000032  61c1              STR      r1,[r0,#0x1c]
;;;7452     TIMx->CCER = tmpccer;
000034  6202              STR      r2,[r0,#0x20]
;;;7453   }
000036  bd70              POP      {r4-r6,pc}
;;;7454   
                          ENDP


                          AREA ||i.TIM_TI4_SetConfig||, CODE, READONLY, ALIGN=1

                  TIM_TI4_SetConfig PROC
;;;7474     */
;;;7475   static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
000000  b570              PUSH     {r4-r6,lr}
;;;7476                                 uint32_t TIM_ICFilter)
;;;7477   {
000002  460c              MOV      r4,r1
000004  4615              MOV      r5,r2
;;;7478     uint32_t tmpccmr2;
;;;7479     uint32_t tmpccer;
;;;7480   
;;;7481     /* Disable the Channel 4: Reset the CC4E Bit */
;;;7482     tmpccer = TIMx->CCER;
000006  6a02              LDR      r2,[r0,#0x20]
;;;7483     TIMx->CCER &= ~TIM_CCER_CC4E;
000008  6a06              LDR      r6,[r0,#0x20]
00000a  f4265680          BIC      r6,r6,#0x1000
00000e  6206              STR      r6,[r0,#0x20]
;;;7484     tmpccmr2 = TIMx->CCMR2;
000010  69c1              LDR      r1,[r0,#0x1c]
;;;7485   
;;;7486     /* Select the Input */
;;;7487     tmpccmr2 &= ~TIM_CCMR2_CC4S;
000012  f4217140          BIC      r1,r1,#0x300
;;;7488     tmpccmr2 |= (TIM_ICSelection << 8U);
000016  ea412105          ORR      r1,r1,r5,LSL #8
;;;7489   
;;;7490     /* Set the filter */
;;;7491     tmpccmr2 &= ~TIM_CCMR2_IC4F;
00001a  f4214170          BIC      r1,r1,#0xf000
;;;7492     tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
00001e  f44f4670          MOV      r6,#0xf000
000022  ea063603          AND      r6,r6,r3,LSL #12
000026  4331              ORRS     r1,r1,r6
;;;7493   
;;;7494     /* Select the Polarity and set the CC4E Bit */
;;;7495     tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
000028  f4224220          BIC      r2,r2,#0xa000
;;;7496     tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
00002c  f44f4620          MOV      r6,#0xa000
000030  ea063604          AND      r6,r6,r4,LSL #12
000034  4332              ORRS     r2,r2,r6
;;;7497   
;;;7498     /* Write to TIMx CCMR2 and CCER registers */
;;;7499     TIMx->CCMR2 = tmpccmr2;
000036  61c1              STR      r1,[r0,#0x1c]
;;;7500     TIMx->CCER = tmpccer ;
000038  6202              STR      r2,[r0,#0x20]
;;;7501   }
00003a  bd70              POP      {r4-r6,pc}
;;;7502   
                          ENDP


;*** Start embedded assembler ***

#line 1 "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___19_stm32f4xx_hal_tim_c_a9d95b52____REV16|
#line 208 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___19_stm32f4xx_hal_tim_c_a9d95b52____REV16| PROC
#line 209

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___19_stm32f4xx_hal_tim_c_a9d95b52____REVSH|
#line 223
|__asm___19_stm32f4xx_hal_tim_c_a9d95b52____REVSH| PROC
#line 224

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___19_stm32f4xx_hal_tim_c_a9d95b52____RRX|
#line 410
|__asm___19_stm32f4xx_hal_tim_c_a9d95b52____RRX| PROC
#line 411

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
