18:58:47 INFO  : Registering command handlers for SDK TCF services
18:58:53 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
18:59:00 INFO  : XSCT server has started successfully.
18:59:08 INFO  : Successfully done setting XSCT server connection channel  
18:59:08 INFO  : Successfully done setting SDK workspace  
18:59:08 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:01:34 INFO  : Inferring section assignments and sizes from elf file: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
19:01:49 INFO  : Successfully generated /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/src/lscript.ld.
19:01:49 INFO  : Applying linker script to all configurations of project BandwidthAssessment.
19:01:49 INFO  : Setting rebuild state to true for all configurations of project BandwidthAssessment.
19:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:04 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:07:04 INFO  : 'jtag frequency' command is executed.
19:07:04 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:04 INFO  : Context for 'APU' is selected.
19:07:04 INFO  : System reset is completed.
19:07:07 INFO  : 'after 3000' command is executed.
19:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:07:09 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:09 INFO  : Context for 'APU' is selected.
19:07:09 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:09 INFO  : Context for 'APU' is selected.
19:07:09 INFO  : 'ps7_init' command is executed.
19:07:09 INFO  : 'ps7_post_config' command is executed.
19:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:10 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:10 INFO  : Memory regions updated for context APU
19:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:10 INFO  : 'con' command is executed.
19:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:07:10 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:07:39 INFO  : Disconnected from the channel tcfchan#1.
19:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:40 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:07:40 INFO  : 'jtag frequency' command is executed.
19:07:40 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:40 INFO  : Context for 'APU' is selected.
19:07:40 INFO  : System reset is completed.
19:07:43 INFO  : 'after 3000' command is executed.
19:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:07:45 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:45 INFO  : Context for 'APU' is selected.
19:07:48 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:48 INFO  : Context for 'APU' is selected.
19:07:49 INFO  : 'ps7_init' command is executed.
19:07:49 INFO  : 'ps7_post_config' command is executed.
19:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:49 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:49 INFO  : Memory regions updated for context APU
19:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:49 INFO  : 'con' command is executed.
19:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:07:49 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:08:38 INFO  : Disconnected from the channel tcfchan#2.
19:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:39 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:08:39 INFO  : 'jtag frequency' command is executed.
19:08:39 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:40 INFO  : Context for 'APU' is selected.
19:08:40 INFO  : System reset is completed.
19:08:43 INFO  : 'after 3000' command is executed.
19:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:08:44 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:44 INFO  : Context for 'APU' is selected.
19:08:47 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:47 INFO  : Context for 'APU' is selected.
19:08:48 INFO  : 'ps7_init' command is executed.
19:08:48 INFO  : 'ps7_post_config' command is executed.
19:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:48 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:48 INFO  : Memory regions updated for context APU
19:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:48 INFO  : 'con' command is executed.
19:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:08:48 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:09:01 INFO  : Disconnected from the channel tcfchan#3.
19:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:03 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:09:03 INFO  : 'jtag frequency' command is executed.
19:09:03 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:03 INFO  : Context for 'APU' is selected.
19:09:03 INFO  : System reset is completed.
19:09:06 INFO  : 'after 3000' command is executed.
19:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:09:07 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:07 INFO  : Context for 'APU' is selected.
19:09:10 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:11 INFO  : Context for 'APU' is selected.
19:09:11 INFO  : 'ps7_init' command is executed.
19:09:11 INFO  : 'ps7_post_config' command is executed.
19:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:11 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:11 INFO  : Memory regions updated for context APU
19:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:12 INFO  : 'con' command is executed.
19:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:09:12 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:09:46 INFO  : Disconnected from the channel tcfchan#4.
19:36:41 INFO  : Registering command handlers for SDK TCF services
19:36:45 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
19:36:51 INFO  : XSCT server has started successfully.
19:36:59 INFO  : Successfully done setting XSCT server connection channel  
19:36:59 INFO  : Successfully done setting SDK workspace  
19:36:59 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:36:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:37:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583955274000,  Project:1583952514000
19:37:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:37:10 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:37:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:37:21 INFO  : 
19:37:22 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
19:37:22 INFO  : Clearing existing target manager status.
19:37:58 INFO  : Registering command handlers for SDK TCF services
19:38:01 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
19:38:05 INFO  : XSCT server has started successfully.
19:38:05 INFO  : Successfully done setting XSCT server connection channel  
19:38:05 INFO  : Successfully done setting SDK workspace  
19:38:05 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:38:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:03 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:39:03 INFO  : 'jtag frequency' command is executed.
19:39:03 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:03 INFO  : Context for 'APU' is selected.
19:39:04 INFO  : System reset is completed.
19:39:07 INFO  : 'after 3000' command is executed.
19:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:39:08 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:39:08 INFO  : Context for 'APU' is selected.
19:39:08 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:08 INFO  : Context for 'APU' is selected.
19:39:09 INFO  : 'ps7_init' command is executed.
19:39:09 INFO  : 'ps7_post_config' command is executed.
19:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:09 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:09 INFO  : Memory regions updated for context APU
19:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:09 INFO  : 'con' command is executed.
19:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:39:09 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:58:14 INFO  : Disconnected from the channel tcfchan#1.
20:34:45 INFO  : Registering command handlers for SDK TCF services
20:34:50 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:34:56 INFO  : XSCT server has started successfully.
20:34:56 INFO  : Successfully done setting XSCT server connection channel  
20:35:04 INFO  : Successfully done setting SDK workspace  
20:35:04 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:35:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:35:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583957761000,  Project:1583955274000
20:35:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:35:14 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:35:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:35:25 INFO  : 
20:35:26 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
20:35:26 INFO  : Clearing existing target manager status.
20:36:01 INFO  : Registering command handlers for SDK TCF services
20:36:03 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:36:08 INFO  : XSCT server has started successfully.
20:36:08 INFO  : Successfully done setting XSCT server connection channel  
20:36:08 INFO  : Successfully done setting SDK workspace  
20:36:08 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:36:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:56 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:36:56 INFO  : 'jtag frequency' command is executed.
20:36:56 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:56 INFO  : Context for 'APU' is selected.
20:36:56 INFO  : System reset is completed.
20:36:59 INFO  : 'after 3000' command is executed.
20:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:37:01 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:01 INFO  : Context for 'APU' is selected.
20:37:01 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:01 INFO  : Context for 'APU' is selected.
20:37:02 INFO  : 'ps7_init' command is executed.
20:37:02 INFO  : 'ps7_post_config' command is executed.
20:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:02 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:02 INFO  : Memory regions updated for context APU
20:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:02 INFO  : 'con' command is executed.
20:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:37:02 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:45:49 INFO  : Disconnected from the channel tcfchan#1.
21:05:44 INFO  : Registering command handlers for SDK TCF services
21:05:48 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:05:54 INFO  : XSCT server has started successfully.
21:06:02 INFO  : Successfully done setting XSCT server connection channel  
21:06:02 INFO  : Successfully done setting SDK workspace  
21:06:02 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:06:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:06:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583960678000,  Project:1583957761000
21:06:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:06:13 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:06:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:06:23 INFO  : 
21:06:24 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
21:06:24 INFO  : Clearing existing target manager status.
21:07:01 INFO  : Registering command handlers for SDK TCF services
21:07:03 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:07:08 INFO  : XSCT server has started successfully.
21:07:08 INFO  : Successfully done setting XSCT server connection channel  
21:07:08 INFO  : Successfully done setting SDK workspace  
21:07:08 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:07:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:50 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
21:07:50 INFO  : 'jtag frequency' command is executed.
21:07:50 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:50 INFO  : Context for 'APU' is selected.
21:07:50 INFO  : System reset is completed.
21:07:53 INFO  : 'after 3000' command is executed.
21:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
21:07:55 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:55 INFO  : Context for 'APU' is selected.
21:07:55 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:55 INFO  : Context for 'APU' is selected.
21:07:55 INFO  : 'ps7_init' command is executed.
21:07:55 INFO  : 'ps7_post_config' command is executed.
21:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:56 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:56 INFO  : Memory regions updated for context APU
21:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:56 INFO  : 'con' command is executed.
21:07:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

21:07:56 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
21:11:50 INFO  : Disconnected from the channel tcfchan#1.
21:36:29 INFO  : Registering command handlers for SDK TCF services
21:36:33 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:36:39 INFO  : XSCT server has started successfully.
21:36:48 INFO  : Successfully done setting XSCT server connection channel  
21:36:48 INFO  : Successfully done setting SDK workspace  
21:36:48 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:36:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:36:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583962242000,  Project:1583960678000
21:36:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:36:58 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:37:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:37:08 INFO  : 
21:37:09 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
21:37:09 INFO  : Clearing existing target manager status.
21:37:41 INFO  : Registering command handlers for SDK TCF services
21:37:43 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:37:49 INFO  : XSCT server has started successfully.
21:37:49 INFO  : Successfully done setting XSCT server connection channel  
21:37:49 INFO  : Successfully done setting SDK workspace  
21:37:49 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:37:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:21 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
21:38:21 INFO  : 'jtag frequency' command is executed.
21:38:21 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:22 INFO  : Context for 'APU' is selected.
21:38:22 INFO  : System reset is completed.
21:38:25 INFO  : 'after 3000' command is executed.
21:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
21:38:26 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:26 INFO  : Context for 'APU' is selected.
21:38:27 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:27 INFO  : Context for 'APU' is selected.
21:38:27 INFO  : 'ps7_init' command is executed.
21:38:27 INFO  : 'ps7_post_config' command is executed.
21:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:27 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:28 INFO  : Memory regions updated for context APU
21:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:28 INFO  : 'con' command is executed.
21:38:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

21:38:28 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
21:39:21 INFO  : Disconnected from the channel tcfchan#1.
21:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:23 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
21:39:23 INFO  : 'jtag frequency' command is executed.
21:39:23 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:23 INFO  : Context for 'APU' is selected.
21:39:23 INFO  : System reset is completed.
21:39:26 INFO  : 'after 3000' command is executed.
21:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
21:39:27 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:27 INFO  : Context for 'APU' is selected.
21:39:30 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:30 INFO  : Context for 'APU' is selected.
21:39:30 INFO  : 'ps7_init' command is executed.
21:39:30 INFO  : 'ps7_post_config' command is executed.
21:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:31 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:31 INFO  : Memory regions updated for context APU
21:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:31 INFO  : 'con' command is executed.
21:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

21:39:31 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
21:39:56 INFO  : Disconnected from the channel tcfchan#2.
19:40:26 INFO  : Registering command handlers for SDK TCF services
19:40:30 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
19:40:36 INFO  : XSCT server has started successfully.
19:40:36 INFO  : Successfully done setting XSCT server connection channel  
19:40:44 INFO  : Successfully done setting SDK workspace  
19:40:44 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:40:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:40:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584041425000,  Project:1583962242000
19:40:55 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:40:55 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:41:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:41:06 INFO  : 
19:41:07 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
19:41:07 INFO  : Clearing existing target manager status.
19:44:22 INFO  : Registering command handlers for SDK TCF services
19:44:25 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
19:44:30 INFO  : XSCT server has started successfully.
19:44:31 INFO  : Successfully done setting XSCT server connection channel  
19:44:31 INFO  : Successfully done setting SDK workspace  
19:44:31 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:44:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:48:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:43 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:48:43 INFO  : 'jtag frequency' command is executed.
19:48:43 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:43 INFO  : Context for 'APU' is selected.
19:48:43 INFO  : System reset is completed.
19:48:46 INFO  : 'after 3000' command is executed.
19:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:48:48 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:48:48 INFO  : Context for 'APU' is selected.
19:48:48 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:48 INFO  : Context for 'APU' is selected.
19:48:49 INFO  : 'ps7_init' command is executed.
19:48:49 INFO  : 'ps7_post_config' command is executed.
19:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:49 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:49 INFO  : Memory regions updated for context APU
19:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:49 INFO  : 'con' command is executed.
19:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:48:49 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:49:45 INFO  : Disconnected from the channel tcfchan#1.
19:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:46 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:49:46 INFO  : 'jtag frequency' command is executed.
19:49:46 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:46 INFO  : Context for 'APU' is selected.
19:49:46 INFO  : System reset is completed.
19:49:49 INFO  : 'after 3000' command is executed.
19:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:49:51 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:51 INFO  : Context for 'APU' is selected.
19:49:54 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:54 INFO  : Context for 'APU' is selected.
19:49:55 INFO  : 'ps7_init' command is executed.
19:49:55 INFO  : 'ps7_post_config' command is executed.
19:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:55 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:55 INFO  : Memory regions updated for context APU
19:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:55 INFO  : 'con' command is executed.
19:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:49:55 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:54:01 INFO  : Disconnected from the channel tcfchan#2.
19:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:03 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:54:03 INFO  : 'jtag frequency' command is executed.
19:54:03 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:03 INFO  : Context for 'APU' is selected.
19:54:03 INFO  : System reset is completed.
19:54:06 INFO  : 'after 3000' command is executed.
19:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:54:07 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:54:07 INFO  : Context for 'APU' is selected.
19:54:11 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:11 INFO  : Context for 'APU' is selected.
19:54:11 INFO  : 'ps7_init' command is executed.
19:54:11 INFO  : 'ps7_post_config' command is executed.
19:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:12 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:12 INFO  : Memory regions updated for context APU
19:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:12 INFO  : 'con' command is executed.
19:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:54:12 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:54:25 INFO  : Disconnected from the channel tcfchan#3.
20:19:40 INFO  : Registering command handlers for SDK TCF services
20:19:44 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:19:51 INFO  : XSCT server has started successfully.
20:19:59 INFO  : Successfully done setting XSCT server connection channel  
20:19:59 INFO  : Successfully done setting SDK workspace  
20:19:59 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:19:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:20:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584044246000,  Project:1584041425000
20:20:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:20:09 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:20:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:20:20 INFO  : 
20:20:21 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
20:20:21 INFO  : Clearing existing target manager status.
20:21:01 INFO  : Registering command handlers for SDK TCF services
20:21:03 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:21:08 INFO  : XSCT server has started successfully.
20:21:08 INFO  : Successfully done setting XSCT server connection channel  
20:21:08 INFO  : Successfully done setting SDK workspace  
20:21:08 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:21:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:50 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:21:50 INFO  : 'jtag frequency' command is executed.
20:21:50 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:50 INFO  : Context for 'APU' is selected.
20:21:51 INFO  : System reset is completed.
20:21:54 INFO  : 'after 3000' command is executed.
20:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:21:55 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:55 INFO  : Context for 'APU' is selected.
20:21:55 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:55 INFO  : Context for 'APU' is selected.
20:21:56 INFO  : 'ps7_init' command is executed.
20:21:56 INFO  : 'ps7_post_config' command is executed.
20:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:56 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:56 INFO  : Memory regions updated for context APU
20:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:57 INFO  : 'con' command is executed.
20:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:21:57 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:22:11 INFO  : Disconnected from the channel tcfchan#1.
20:22:55 INFO  : Registering command handlers for SDK TCF services
20:22:58 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:23:03 INFO  : XSCT server has started successfully.
20:23:03 INFO  : Successfully done setting XSCT server connection channel  
20:23:04 INFO  : Successfully done setting SDK workspace  
20:23:04 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:23:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:23:38 INFO  : Registering command handlers for SDK TCF services
20:23:41 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:23:46 INFO  : XSCT server has started successfully.
20:23:46 INFO  : Successfully done setting XSCT server connection channel  
20:23:46 INFO  : Successfully done setting SDK workspace  
20:23:46 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:23:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:27 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:25:27 INFO  : 'jtag frequency' command is executed.
20:25:27 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:27 INFO  : Context for 'APU' is selected.
20:25:27 INFO  : System reset is completed.
20:25:31 INFO  : 'after 3000' command is executed.
20:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:25:32 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:25:32 INFO  : Context for 'APU' is selected.
20:25:32 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:32 INFO  : Context for 'APU' is selected.
20:25:33 INFO  : 'ps7_init' command is executed.
20:25:33 INFO  : 'ps7_post_config' command is executed.
20:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:33 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:33 INFO  : Memory regions updated for context APU
20:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:34 INFO  : 'con' command is executed.
20:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:25:34 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:25:47 INFO  : Disconnected from the channel tcfchan#1.
20:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:49 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:25:49 INFO  : 'jtag frequency' command is executed.
20:25:49 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:49 INFO  : Context for 'APU' is selected.
20:25:49 INFO  : System reset is completed.
20:25:52 INFO  : 'after 3000' command is executed.
20:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:25:54 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:25:54 INFO  : Context for 'APU' is selected.
20:25:57 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:57 INFO  : Context for 'APU' is selected.
20:25:58 INFO  : 'ps7_init' command is executed.
20:25:58 INFO  : 'ps7_post_config' command is executed.
20:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:58 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:58 INFO  : Memory regions updated for context APU
20:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:58 INFO  : 'con' command is executed.
20:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:25:58 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:26:41 INFO  : Disconnected from the channel tcfchan#2.
20:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:42 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:26:42 INFO  : 'jtag frequency' command is executed.
20:26:42 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:42 INFO  : Context for 'APU' is selected.
20:26:43 INFO  : System reset is completed.
20:26:46 INFO  : 'after 3000' command is executed.
20:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:26:47 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:26:47 INFO  : Context for 'APU' is selected.
20:26:50 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:50 INFO  : Context for 'APU' is selected.
20:26:50 INFO  : 'ps7_init' command is executed.
20:26:50 INFO  : 'ps7_post_config' command is executed.
20:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:51 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:51 INFO  : Memory regions updated for context APU
20:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:51 INFO  : 'con' command is executed.
20:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:26:51 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:27:18 INFO  : Disconnected from the channel tcfchan#3.
20:53:59 INFO  : Registering command handlers for SDK TCF services
20:54:03 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:54:09 INFO  : XSCT server has started successfully.
20:54:09 INFO  : Successfully done setting XSCT server connection channel  
20:54:17 INFO  : Successfully done setting SDK workspace  
20:54:17 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:54:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:54:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584046258000,  Project:1584044246000
20:54:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:54:28 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:54:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:54:39 INFO  : 
20:54:40 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
20:54:40 INFO  : Clearing existing target manager status.
20:55:07 INFO  : Registering command handlers for SDK TCF services
20:55:10 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
20:55:15 INFO  : XSCT server has started successfully.
20:55:15 INFO  : Successfully done setting XSCT server connection channel  
20:55:15 INFO  : Successfully done setting SDK workspace  
20:55:15 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
20:55:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:06 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:56:06 INFO  : 'jtag frequency' command is executed.
20:56:06 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:06 INFO  : Context for 'APU' is selected.
20:56:07 INFO  : System reset is completed.
20:56:10 INFO  : 'after 3000' command is executed.
20:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:56:11 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:56:11 INFO  : Context for 'APU' is selected.
20:56:11 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:11 INFO  : Context for 'APU' is selected.
20:56:12 INFO  : 'ps7_init' command is executed.
20:56:12 INFO  : 'ps7_post_config' command is executed.
20:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:12 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:12 INFO  : Memory regions updated for context APU
20:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:13 INFO  : 'con' command is executed.
20:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:56:13 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
20:57:11 INFO  : Disconnected from the channel tcfchan#1.
20:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:13 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
20:57:13 INFO  : 'jtag frequency' command is executed.
20:57:13 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:13 INFO  : Context for 'APU' is selected.
20:57:13 INFO  : System reset is completed.
20:57:16 INFO  : 'after 3000' command is executed.
20:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
20:57:17 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:57:18 INFO  : Context for 'APU' is selected.
20:57:20 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:20 INFO  : Context for 'APU' is selected.
20:57:21 INFO  : 'ps7_init' command is executed.
20:57:21 INFO  : 'ps7_post_config' command is executed.
20:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:21 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:21 INFO  : Memory regions updated for context APU
20:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:21 INFO  : 'con' command is executed.
20:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

20:57:21 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
21:00:17 INFO  : Disconnected from the channel tcfchan#2.
21:19:45 INFO  : Registering command handlers for SDK TCF services
21:19:49 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:19:55 INFO  : XSCT server has started successfully.
21:20:03 INFO  : Successfully done setting XSCT server connection channel  
21:20:03 INFO  : Successfully done setting SDK workspace  
21:20:03 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:20:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:20:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584047872000,  Project:1584046258000
21:20:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:20:14 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:20:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:20:24 INFO  : 
21:20:25 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
21:20:26 INFO  : Clearing existing target manager status.
21:20:51 INFO  : Registering command handlers for SDK TCF services
21:20:54 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:20:59 INFO  : XSCT server has started successfully.
21:20:59 INFO  : Successfully done setting XSCT server connection channel  
21:20:59 INFO  : Successfully done setting SDK workspace  
21:20:59 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:21:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:32 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
21:21:32 INFO  : 'jtag frequency' command is executed.
21:21:32 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:32 INFO  : Context for 'APU' is selected.
21:21:32 INFO  : System reset is completed.
21:21:35 INFO  : 'after 3000' command is executed.
21:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
21:21:37 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:37 INFO  : Context for 'APU' is selected.
21:21:37 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:37 INFO  : Context for 'APU' is selected.
21:21:37 INFO  : 'ps7_init' command is executed.
21:21:37 INFO  : 'ps7_post_config' command is executed.
21:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:38 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:38 INFO  : Memory regions updated for context APU
21:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:38 INFO  : 'con' command is executed.
21:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

21:21:38 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
21:34:46 INFO  : Disconnected from the channel tcfchan#1.
21:59:31 INFO  : Registering command handlers for SDK TCF services
21:59:35 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
21:59:42 INFO  : XSCT server has started successfully.
21:59:42 INFO  : Successfully done setting XSCT server connection channel  
21:59:51 INFO  : Successfully done setting SDK workspace  
21:59:51 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
21:59:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:00:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584050288000,  Project:1584047872000
22:00:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:00:01 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
22:00:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:00:11 INFO  : 
22:00:12 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
22:00:12 INFO  : Clearing existing target manager status.
22:00:49 INFO  : Registering command handlers for SDK TCF services
22:00:52 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
22:00:57 INFO  : XSCT server has started successfully.
22:00:57 INFO  : Successfully done setting XSCT server connection channel  
22:00:57 INFO  : Successfully done setting SDK workspace  
22:00:57 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:00:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:45 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
22:01:45 INFO  : 'jtag frequency' command is executed.
22:01:45 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:45 INFO  : Context for 'APU' is selected.
22:01:45 INFO  : System reset is completed.
22:01:48 INFO  : 'after 3000' command is executed.
22:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
22:01:50 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:50 INFO  : Context for 'APU' is selected.
22:01:50 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:50 INFO  : Context for 'APU' is selected.
22:01:50 INFO  : 'ps7_init' command is executed.
22:01:51 INFO  : 'ps7_post_config' command is executed.
22:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:51 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:51 INFO  : Memory regions updated for context APU
22:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:51 INFO  : 'con' command is executed.
22:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

22:01:51 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
22:23:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584051762000,  Project:1584050288000
22:23:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:23:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
22:23:57 INFO  : Disconnected from the channel tcfchan#1.
22:24:34 INFO  : Registering command handlers for SDK TCF services
22:24:38 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
22:24:44 INFO  : XSCT server has started successfully.
22:24:44 INFO  : Successfully done setting XSCT server connection channel  
22:24:53 INFO  : Successfully done setting SDK workspace  
22:24:53 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:26:09 INFO  : Registering command handlers for SDK TCF services
22:26:12 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
22:26:17 INFO  : XSCT server has started successfully.
22:26:17 INFO  : Successfully done setting XSCT server connection channel  
22:26:17 INFO  : Successfully done setting SDK workspace  
22:26:17 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:27:09 INFO  : Registering command handlers for SDK TCF services
22:27:11 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
22:27:16 INFO  : XSCT server has started successfully.
22:27:17 INFO  : Successfully done setting XSCT server connection channel  
22:27:17 INFO  : Successfully done setting SDK workspace  
22:27:17 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:27:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:05 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
22:28:05 INFO  : 'jtag frequency' command is executed.
22:28:05 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:05 INFO  : Context for 'APU' is selected.
22:28:05 INFO  : System reset is completed.
22:28:08 INFO  : 'after 3000' command is executed.
22:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
22:28:10 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:28:10 INFO  : Context for 'APU' is selected.
22:28:10 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:10 INFO  : Context for 'APU' is selected.
22:28:10 INFO  : 'ps7_init' command is executed.
22:28:10 INFO  : 'ps7_post_config' command is executed.
22:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:11 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:11 INFO  : Memory regions updated for context APU
22:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:11 INFO  : 'con' command is executed.
22:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

22:28:11 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
22:28:27 INFO  : Disconnected from the channel tcfchan#1.
22:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:28 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
22:28:28 INFO  : 'jtag frequency' command is executed.
22:28:28 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:28 INFO  : Context for 'APU' is selected.
22:28:28 INFO  : System reset is completed.
22:28:31 INFO  : 'after 3000' command is executed.
22:28:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
22:28:33 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:28:33 INFO  : Context for 'APU' is selected.
22:28:36 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:28:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:36 INFO  : Context for 'APU' is selected.
22:28:37 INFO  : 'ps7_init' command is executed.
22:28:37 INFO  : 'ps7_post_config' command is executed.
22:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:37 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:37 INFO  : Memory regions updated for context APU
22:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:37 INFO  : 'con' command is executed.
22:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

22:28:37 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
22:34:47 INFO  : Disconnected from the channel tcfchan#2.
22:54:13 INFO  : Registering command handlers for SDK TCF services
22:54:17 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
22:54:24 INFO  : XSCT server has started successfully.
22:54:32 INFO  : Successfully done setting XSCT server connection channel  
22:54:32 INFO  : Successfully done setting SDK workspace  
22:54:32 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:54:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:54:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584053571000,  Project:1584051762000
22:54:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:54:43 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
22:54:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:54:54 INFO  : 
22:54:54 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
22:54:55 INFO  : Clearing existing target manager status.
22:55:30 INFO  : Registering command handlers for SDK TCF services
22:55:32 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
22:55:37 INFO  : XSCT server has started successfully.
22:55:38 INFO  : Successfully done setting XSCT server connection channel  
22:55:38 INFO  : Successfully done setting SDK workspace  
22:55:38 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
22:55:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:18 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
22:56:18 INFO  : 'jtag frequency' command is executed.
22:56:18 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:18 INFO  : Context for 'APU' is selected.
22:56:19 INFO  : System reset is completed.
22:56:22 INFO  : 'after 3000' command is executed.
22:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
22:56:23 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:56:23 INFO  : Context for 'APU' is selected.
22:56:23 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:23 INFO  : Context for 'APU' is selected.
22:56:24 INFO  : 'ps7_init' command is executed.
22:56:24 INFO  : 'ps7_post_config' command is executed.
22:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:24 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:24 INFO  : Memory regions updated for context APU
22:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:25 INFO  : 'con' command is executed.
22:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

22:56:25 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
22:58:05 INFO  : Disconnected from the channel tcfchan#1.
23:18:57 INFO  : Registering command handlers for SDK TCF services
23:19:02 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
23:19:08 INFO  : XSCT server has started successfully.
23:19:16 INFO  : Successfully done setting XSCT server connection channel  
23:19:16 INFO  : Successfully done setting SDK workspace  
23:19:16 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
23:19:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:19:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584055023000,  Project:1584053571000
23:19:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
23:19:27 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:19:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:19:37 INFO  : 
23:19:38 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
23:19:38 INFO  : Clearing existing target manager status.
23:20:34 INFO  : Registering command handlers for SDK TCF services
23:20:37 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
23:20:41 INFO  : XSCT server has started successfully.
23:20:41 INFO  : Successfully done setting XSCT server connection channel  
23:20:41 INFO  : Successfully done setting SDK workspace  
23:20:41 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
23:20:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:01 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
23:22:01 INFO  : 'jtag frequency' command is executed.
23:22:01 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:01 INFO  : Context for 'APU' is selected.
23:22:02 INFO  : System reset is completed.
23:22:05 INFO  : 'after 3000' command is executed.
23:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
23:22:06 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:22:06 INFO  : Context for 'APU' is selected.
23:22:06 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:06 INFO  : Context for 'APU' is selected.
23:22:07 INFO  : 'ps7_init' command is executed.
23:22:07 INFO  : 'ps7_post_config' command is executed.
23:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:07 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:07 INFO  : Memory regions updated for context APU
23:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:07 INFO  : 'con' command is executed.
23:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

23:22:07 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
23:22:27 INFO  : Disconnected from the channel tcfchan#1.
12:58:59 INFO  : Registering command handlers for SDK TCF services
12:59:04 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
12:59:10 INFO  : XSCT server has started successfully.
12:59:18 INFO  : Successfully done setting XSCT server connection channel  
12:59:18 INFO  : Successfully done setting SDK workspace  
12:59:18 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
12:59:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:59:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1584103543000,  Project:1584055023000
12:59:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
12:59:29 INFO  : Copied contents of /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:59:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:59:40 INFO  : 
12:59:41 INFO  : Updating hardware inferred compiler options for BandwidthAssessment.
12:59:41 INFO  : Clearing existing target manager status.
13:00:19 INFO  : Registering command handlers for SDK TCF services
13:00:22 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
13:00:26 INFO  : XSCT server has started successfully.
13:00:26 INFO  : Successfully done setting XSCT server connection channel  
13:00:26 INFO  : Successfully done setting SDK workspace  
13:00:26 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
13:00:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:12 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
13:04:12 INFO  : 'jtag frequency' command is executed.
13:04:12 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:12 INFO  : Context for 'APU' is selected.
13:04:12 INFO  : System reset is completed.
13:04:15 INFO  : 'after 3000' command is executed.
13:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
13:04:17 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:17 INFO  : Context for 'APU' is selected.
13:04:17 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:17 INFO  : Context for 'APU' is selected.
13:04:17 INFO  : 'ps7_init' command is executed.
13:04:17 INFO  : 'ps7_post_config' command is executed.
13:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:18 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:18 INFO  : Memory regions updated for context APU
13:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:18 INFO  : 'con' command is executed.
13:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

13:04:18 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
13:04:40 INFO  : Disconnected from the channel tcfchan#1.
13:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:41 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
13:04:41 INFO  : 'jtag frequency' command is executed.
13:04:41 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:41 INFO  : Context for 'APU' is selected.
13:04:41 INFO  : System reset is completed.
13:04:44 INFO  : 'after 3000' command is executed.
13:04:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
13:04:46 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:46 INFO  : Context for 'APU' is selected.
13:04:49 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:49 INFO  : Context for 'APU' is selected.
13:04:50 INFO  : 'ps7_init' command is executed.
13:04:50 INFO  : 'ps7_post_config' command is executed.
13:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:50 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:50 INFO  : Memory regions updated for context APU
13:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:50 INFO  : 'con' command is executed.
13:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

13:04:50 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
13:06:27 INFO  : Disconnected from the channel tcfchan#2.
17:42:06 INFO  : Registering command handlers for SDK TCF services
17:42:10 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
17:42:16 INFO  : XSCT server has started successfully.
17:42:19 INFO  : Successfully done setting XSCT server connection channel  
17:42:19 INFO  : Successfully done setting SDK workspace  
17:42:19 INFO  : Processing command line option -hwspec /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
17:42:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:44:15 INFO  : Inferring section assignments and sizes from elf file: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
17:44:36 INFO  : Successfully generated /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/src/lscript.ld.
17:44:36 INFO  : Applying linker script to all configurations of project BandwidthAssessment.
17:44:36 INFO  : Setting rebuild state to true for all configurations of project BandwidthAssessment.
17:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:47 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:44:47 INFO  : 'jtag frequency' command is executed.
17:44:47 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:47 INFO  : Context for 'APU' is selected.
17:44:47 INFO  : System reset is completed.
17:44:50 INFO  : 'after 3000' command is executed.
17:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:44:51 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : 'ps7_init' command is executed.
17:44:52 INFO  : 'ps7_post_config' command is executed.
17:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:53 INFO  : Memory regions updated for context APU
17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : 'con' command is executed.
17:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:44:53 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:49:25 INFO  : Disconnected from the channel tcfchan#1.
17:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:26 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
17:49:26 INFO  : 'jtag frequency' command is executed.
17:49:26 INFO  : Sourcing of '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:27 INFO  : Context for 'APU' is selected.
17:49:27 INFO  : System reset is completed.
17:49:30 INFO  : 'after 3000' command is executed.
17:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
17:49:31 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:31 INFO  : Context for 'APU' is selected.
17:49:35 INFO  : Hardware design information is loaded from '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:35 INFO  : Context for 'APU' is selected.
17:49:35 INFO  : 'ps7_init' command is executed.
17:49:35 INFO  : 'ps7_post_config' command is executed.
17:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:36 INFO  : The application '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:36 INFO  : Memory regions updated for context APU
17:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:36 INFO  : 'con' command is executed.
17:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

17:49:36 INFO  : Launch script is exported to file '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
17:52:38 INFO  : Disconnected from the channel tcfchan#2.
19:31:26 INFO  : Registering command handlers for SDK TCF services
19:31:28 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
19:31:34 INFO  : XSCT server has started successfully.
19:31:36 INFO  : Successfully done setting XSCT server connection channel  
19:31:36 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:31:36 INFO  : Successfully done setting SDK workspace  
19:35:59 INFO  : Launching XSCT server: xsct -n -interactive /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/temp_xsdb_launch_script.tcl
19:36:03 INFO  : XSCT server has started successfully.
19:36:04 INFO  : Successfully done setting XSCT server connection channel  
19:36:05 INFO  : Successfully done setting SDK workspace  
19:36:07 INFO  : Registering command handlers for SDK TCF services
19:36:07 INFO  : Processing command line option -hwspec /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper.hdf.
19:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:53 INFO  : Jtag cable 'Digilent Zybo 210279787593A' is selected.
19:58:53 INFO  : 'jtag frequency' command is executed.
19:58:53 INFO  : Sourcing of '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:53 INFO  : Context for 'APU' is selected.
19:58:53 INFO  : System reset is completed.
19:58:56 INFO  : 'after 3000' command is executed.
19:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1' command is executed.
19:58:58 INFO  : FPGA configured successfully with bitstream "/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:58 INFO  : Context for 'APU' is selected.
19:58:58 INFO  : Hardware design information is loaded from '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:58 INFO  : Context for 'APU' is selected.
19:58:58 INFO  : 'ps7_init' command is executed.
19:58:58 INFO  : 'ps7_post_config' command is executed.
19:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:59 INFO  : The application '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787593A" && level==0} -index 1
fpga -file /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
loadhw -hw /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
dow /home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/BandwidthAssessment/Debug/BandwidthAssessment.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:59 INFO  : Memory regions updated for context APU
19:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:59 INFO  : 'con' command is executed.
19:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787593A"} -index 0
con
----------------End of Script----------------

19:58:59 INFO  : Launch script is exported to file '/home/joaovieira/FPGA_SoC_DMA_stress/xilinx/hw/pl2ps_64bit/BandwidthAssessment.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/bandwidthassessment.tcl'
19:59:45 INFO  : Disconnected from the channel tcfchan#1.
