

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Thu Jul 18 17:16:52 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 13 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 14 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 16 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 17 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln104 = icmp_eq  i3 %i_read, i3 0" [patchMaker.cpp:104]   --->   Operation 18 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%add_ln110 = add i3 %i_read, i3 7" [patchMaker.cpp:110]   --->   Operation 19 'add' 'add_ln110' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %add_ln110" [patchMaker.cpp:110]   --->   Operation 20 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln110" [patchMaker.cpp:110]   --->   Operation 21 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:110]   --->   Operation 22 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 23 [1/1] (0.57ns)   --->   "%add_ln118 = add i3 %j_read, i3 7" [patchMaker.cpp:118]   --->   Operation 23 'add' 'add_ln118' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i3 %add_ln118" [patchMaker.cpp:118]   --->   Operation 24 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%radii_addr_1 = getelementptr i25 %radii, i64 0, i64 %zext_ln118" [patchMaker.cpp:118]   --->   Operation 25 'getelementptr' 'radii_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:118]   --->   Operation 26 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln120 = icmp_eq  i3 %k_read, i3 0" [patchMaker.cpp:120]   --->   Operation 27 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln126 = add i3 %k_read, i3 7" [patchMaker.cpp:126]   --->   Operation 28 'add' 'add_ln126' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i3 %add_ln126" [patchMaker.cpp:126]   --->   Operation 29 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%radii_addr_2 = getelementptr i25 %radii, i64 0, i64 %zext_ln126" [patchMaker.cpp:126]   --->   Operation 30 'getelementptr' 'radii_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:126]   --->   Operation 31 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 6.24>
ST_2 : Operation 32 [1/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:110]   --->   Operation 32 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 33 [1/1] (0.35ns)   --->   "%radius_i_1 = select i1 %icmp_ln104, i25 0, i25 %radius_i" [patchMaker.cpp:104]   --->   Operation 33 'select' 'radius_i_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i25 %radius_i_1" [patchMaker.cpp:100]   --->   Operation 34 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:118]   --->   Operation 35 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i25 %radius_j" [patchMaker.cpp:101]   --->   Operation 36 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:126]   --->   Operation 37 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%radius_k_1 = select i1 %icmp_ln120, i25 0, i25 %radius_k" [patchMaker.cpp:120]   --->   Operation 38 'select' 'radius_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%zext_ln102 = zext i25 %radius_k_1" [patchMaker.cpp:102]   --->   Operation 39 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln129 = sub i26 %zext_ln102, i26 %zext_ln100" [patchMaker.cpp:129]   --->   Operation 40 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i26 %sub_ln129" [patchMaker.cpp:129]   --->   Operation 41 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln129" [patchMaker.cpp:129]   --->   Operation 42 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.83ns)   --->   "%sub_ln129_1 = sub i26 %zext_ln101, i26 %zext_ln100" [patchMaker.cpp:129]   --->   Operation 43 'sub' 'sub_ln129_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln129_1 = sext i26 %sub_ln129_1" [patchMaker.cpp:129]   --->   Operation 44 'sext' 'sext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln129_1" [patchMaker.cpp:129]   --->   Operation 45 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 46 [1/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln129" [patchMaker.cpp:129]   --->   Operation 46 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln129_1" [patchMaker.cpp:129]   --->   Operation 47 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 48 [6/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 48 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 49 [5/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 49 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 50 [4/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 50 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 51 [3/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 51 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 52 [2/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 52 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [2/2] (4.35ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 53 'sitofp' 'conv_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 54 [2/2] (4.35ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 54 'sitofp' 'conv_i1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.06>
ST_9 : Operation 55 [1/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:129]   --->   Operation 55 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/2] (4.35ns)   --->   "%conv_i = sitofp i32 %z_j_read"   --->   Operation 56 'sitofp' 'conv_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 57 [1/2] (4.35ns)   --->   "%conv_i1 = sitofp i32 %z_i_read"   --->   Operation 57 'sitofp' 'conv_i1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.90>
ST_10 : Operation 58 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 58 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [2/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 59 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 60 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i, i32 %radii_leverArmF"   --->   Operation 60 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv_i1, i32 %radii_leverArmF"   --->   Operation 61 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 62 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 63 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 64 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %data_V"   --->   Operation 65 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_15, i1 0"   --->   Operation 66 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 67 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 68 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 69 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 70 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_14"   --->   Operation 71 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 72 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 73 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 74 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 75 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 76 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 77 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 79 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_1, i32 24, i32 55"   --->   Operation 80 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_6"   --->   Operation 81 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.88ns)   --->   "%result_V_1 = sub i32 0, i32 %val"   --->   Operation 82 'sub' 'result_V_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.22ns)   --->   "%select_ln59 = select i1 %p_Result_s, i32 %result_V_1, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 83 'select' 'select_ln59' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 84 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 85 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 86 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %data_V_1"   --->   Operation 87 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_17, i1 0"   --->   Operation 88 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 89 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_16" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 90 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 91 'add' 'add_ln341_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 92 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.70ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_16"   --->   Operation 93 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 94 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 95 'select' 'ush_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i9 %ush_1"   --->   Operation 96 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 97 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 98 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 99 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 100 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_12"   --->   Operation 101 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_3, i32 24, i32 55"   --->   Operation 102 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_13"   --->   Operation 103 'select' 'val_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.88ns)   --->   "%result_V_3 = sub i32 0, i32 %val_1"   --->   Operation 104 'sub' 'result_V_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.22ns)   --->   "%select_ln59_1 = select i1 %p_Result_1, i32 %result_V_3, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 105 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i32 %select_ln59, i32 %z_i_read"   --->   Operation 106 'add' 'add_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 107 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln69 = sub i32 %add_ln69, i32 %select_ln59_1"   --->   Operation 107 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln131 = ret i32 %sub_ln69" [patchMaker.cpp:131]   --->   Operation 108 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	wire read on port 'i' [10]  (0 ns)
	'add' operation ('add_ln110', patchMaker.cpp:110) [14]  (0.572 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:110) [16]  (0 ns)
	'load' operation ('radius_i', patchMaker.cpp:110) on array 'radii' [17]  (0.699 ns)

 <State 2>: 6.24ns
The critical path consists of the following:
	'load' operation ('radius_i', patchMaker.cpp:110) on array 'radii' [17]  (0.699 ns)
	'select' operation ('radius_i', patchMaker.cpp:104) [18]  (0.352 ns)
	'sub' operation ('sub_ln129', patchMaker.cpp:129) [32]  (0.838 ns)
	'sitofp' operation ('conv', patchMaker.cpp:129) [34]  (4.35 ns)

 <State 3>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:129) [34]  (4.35 ns)

 <State 4>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:129) [38]  (7.07 ns)

 <State 5>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:129) [38]  (7.07 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:129) [38]  (7.07 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:129) [38]  (7.07 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:129) [38]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:129) [38]  (7.07 ns)

 <State 10>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('x') [40]  (4.9 ns)

 <State 11>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('x') [40]  (4.9 ns)

 <State 12>: 3.9ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311') [50]  (0.705 ns)
	'select' operation ('ush') [52]  (0.303 ns)
	'shl' operation ('r.V') [56]  (0 ns)
	'select' operation ('val') [60]  (1.05 ns)
	'sub' operation ('result.V') [61]  (0.88 ns)
	'select' operation ('select_ln59', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [62]  (0.227 ns)
	'add' operation ('add_ln69') [87]  (0 ns)
	'sub' operation ('this.V') [88]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
