// Seed: 679262638
module module_0 (
    output wand id_0,
    input tri id_1
    , id_9, id_10,
    output wire id_2
    , id_11,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    input wand id_7
);
  wire id_12;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri0 id_8
    , id_22,
    output supply0 id_9,
    input uwire id_10,
    input wire id_11,
    output wor id_12,
    input supply1 id_13,
    input wor id_14,
    input tri1 id_15,
    input tri1 id_16,
    output wand id_17,
    input tri0 id_18,
    output tri id_19,
    output wire id_20
);
  tri id_23, id_24, id_25;
  assign id_19 = 1'b0;
  module_0(
      id_20, id_1, id_12, id_15, id_10, id_18, id_2, id_16
  );
  final #1 @(negedge $display(1'd0 - 1) or posedge 1) id_23 = 1;
  wire id_26;
endmodule
