OpenROAD v2.0-24548-g4fa65c3a24 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias
[WARNING ODB-0220] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.

[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells
[INFO ODB-0127] Reading DEF file: /home/arumukamganesmoorthe/ME/digital_design/dadda_mul/layout/dadda_cts.def
[INFO ODB-0128] Design: dadda1
[INFO ODB-0130]     Created 64 pins.
[INFO ODB-0131]     Created 1941 components and 10771 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6558 connections.
[INFO ODB-0133]     Created 1240 nets and 4176 connections.
[INFO ODB-0134] Finished DEF file: /home/arumukamganesmoorthe/ME/digital_design/dadda_mul/layout/dadda_cts.def
[WARNING STA-0366] port 'clk' not found.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 3332
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 35

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      16240         11156          31.31%
met2       Vertical        12152         11510          5.28%
met3       Horizontal       8120          7761          4.42%
met4       Vertical         4928          4648          5.68%
met5       Horizontal       1624          1566          3.57%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 6465
[INFO GRT-0198] Via related Steiner nodes: 76
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 7990
[INFO GRT-0112] Final usage 3D: 27575

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             11156          1657           14.85%             0 /  0 /  0
met2             11510          1724           14.98%             0 /  0 /  0
met3              7761           174            2.24%             0 /  0 /  0
met4              4648            50            1.08%             0 /  0 /  0
met5              1566             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            36641          3605            9.84%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 41420 um
[INFO GRT-0014] Routed nets: 1238
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dadda1
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1941
Number of terminals:      64
Number of snets:          2
Number of nets:           1240

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 117.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 36149.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5974.
[INFO DRT-0033] via shape region query size = 330.
[INFO DRT-0033] met2 shape region query size = 198.
[INFO DRT-0033] via2 shape region query size = 264.
[INFO DRT-0033] met3 shape region query size = 198.
[INFO DRT-0033] via3 shape region query size = 264.
[INFO DRT-0033] met4 shape region query size = 132.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 911 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 117 unique inst patterns.
[INFO DRT-0084]   Complete 678 groups.
#scanned instances     = 1941
#unique  instances     = 117
#stdCellGenAp          = 3165
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2646
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4176
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:20, memory = 177.88 (MB), peak = 177.88 (MB)

[INFO DRT-0157] Number of guides:     8106

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3041.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2448.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1134.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 79.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 64.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 179.50 (MB), peak = 179.50 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4239 vertical wires in 1 frboxes and 2527 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 362 vertical wires in 1 frboxes and 773 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 188.38 (MB), peak = 188.38 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 188.50 (MB), peak = 188.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 194.51 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 228.17 (MB).
    Completing 30% with 126 violations.
    elapsed time = 00:00:05, memory = 228.17 (MB).
    Completing 40% with 126 violations.
    elapsed time = 00:00:06, memory = 249.51 (MB).
    Completing 50% with 126 violations.
    elapsed time = 00:00:06, memory = 249.51 (MB).
    Completing 60% with 164 violations.
    elapsed time = 00:00:10, memory = 264.26 (MB).
    Completing 70% with 164 violations.
    elapsed time = 00:00:11, memory = 264.26 (MB).
    Completing 80% with 302 violations.
    elapsed time = 00:00:13, memory = 264.26 (MB).
    Completing 90% with 302 violations.
    elapsed time = 00:00:13, memory = 264.26 (MB).
    Completing 100% with 366 violations.
    elapsed time = 00:00:13, memory = 264.26 (MB).
[INFO DRT-0199]   Number of violations = 398.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      5      0      0
Metal Spacing        0      0     88      5
Recheck              5      0     19      8
Short                0      1    258      9
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:14, memory = 551.88 (MB), peak = 551.88 (MB)
Total wire length = 26372 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12222 um.
Total wire length on LAYER met2 = 12091 um.
Total wire length on LAYER met3 = 1456 um.
Total wire length on LAYER met4 = 601 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8738.
Up-via summary (total 8738):

-----------------------
 FR_MASTERSLICE       0
            li1    4271
           met1    4274
           met2     129
           met3      64
           met4       0
-----------------------
               8738


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 398 violations.
    elapsed time = 00:00:00, memory = 551.88 (MB).
    Completing 20% with 398 violations.
    elapsed time = 00:00:03, memory = 551.88 (MB).
    Completing 30% with 398 violations.
    elapsed time = 00:00:03, memory = 551.88 (MB).
    Completing 40% with 268 violations.
    elapsed time = 00:00:03, memory = 551.88 (MB).
    Completing 50% with 268 violations.
    elapsed time = 00:00:05, memory = 551.88 (MB).
    Completing 60% with 268 violations.
    elapsed time = 00:00:05, memory = 551.88 (MB).
    Completing 70% with 225 violations.
    elapsed time = 00:00:07, memory = 551.88 (MB).
    Completing 80% with 225 violations.
    elapsed time = 00:00:08, memory = 551.88 (MB).
    Completing 90% with 195 violations.
    elapsed time = 00:00:09, memory = 551.88 (MB).
    Completing 100% with 193 violations.
    elapsed time = 00:00:10, memory = 551.88 (MB).
[INFO DRT-0199]   Number of violations = 193.
Viol/Layer        met1   met2   met3
Metal Spacing       33      3      1
Short              148      8      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 552.01 (MB), peak = 552.01 (MB)
Total wire length = 26129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12010 um.
Total wire length on LAYER met2 = 11943 um.
Total wire length on LAYER met3 = 1575 um.
Total wire length on LAYER met4 = 600 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8687.
Up-via summary (total 8687):

-----------------------
 FR_MASTERSLICE       0
            li1    4267
           met1    4207
           met2     149
           met3      64
           met4       0
-----------------------
               8687


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 193 violations.
    elapsed time = 00:00:00, memory = 552.01 (MB).
    Completing 20% with 193 violations.
    elapsed time = 00:00:02, memory = 552.01 (MB).
    Completing 30% with 193 violations.
    elapsed time = 00:00:02, memory = 552.01 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:02, memory = 552.01 (MB).
    Completing 50% with 196 violations.
    elapsed time = 00:00:07, memory = 552.01 (MB).
    Completing 60% with 196 violations.
    elapsed time = 00:00:07, memory = 552.01 (MB).
    Completing 70% with 221 violations.
    elapsed time = 00:00:08, memory = 552.01 (MB).
    Completing 80% with 221 violations.
    elapsed time = 00:00:09, memory = 552.01 (MB).
    Completing 90% with 229 violations.
    elapsed time = 00:00:10, memory = 552.01 (MB).
    Completing 100% with 237 violations.
    elapsed time = 00:00:15, memory = 552.01 (MB).
[INFO DRT-0199]   Number of violations = 237.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0     45      3
Short                0    179      7
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:15, memory = 552.13 (MB), peak = 552.13 (MB)
Total wire length = 26171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12178 um.
Total wire length on LAYER met2 = 11939 um.
Total wire length on LAYER met3 = 1450 um.
Total wire length on LAYER met4 = 601 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8656.
Up-via summary (total 8656):

-----------------------
 FR_MASTERSLICE       0
            li1    4259
           met1    4195
           met2     138
           met3      64
           met4       0
-----------------------
               8656


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 237 violations.
    elapsed time = 00:00:00, memory = 552.13 (MB).
    Completing 20% with 237 violations.
    elapsed time = 00:00:02, memory = 552.13 (MB).
    Completing 30% with 138 violations.
    elapsed time = 00:00:02, memory = 552.13 (MB).
    Completing 40% with 138 violations.
    elapsed time = 00:00:02, memory = 552.13 (MB).
    Completing 50% with 138 violations.
    elapsed time = 00:00:02, memory = 552.13 (MB).
    Completing 60% with 108 violations.
    elapsed time = 00:00:05, memory = 552.13 (MB).
    Completing 70% with 108 violations.
    elapsed time = 00:00:05, memory = 552.13 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:06, memory = 552.13 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:06, memory = 552.13 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:06, memory = 552.13 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Metal Spacing        3      6
Short                2      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 552.13 (MB), peak = 552.13 (MB)
Total wire length = 26073 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11406 um.
Total wire length on LAYER met2 = 11747 um.
Total wire length on LAYER met3 = 2184 um.
Total wire length on LAYER met4 = 736 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8717.
Up-via summary (total 8717):

-----------------------
 FR_MASTERSLICE       0
            li1    4256
           met1    4163
           met2     228
           met3      70
           met4       0
-----------------------
               8717


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:03, memory = 552.13 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:07, memory = 552.13 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:08, memory = 552.13 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:09, memory = 552.13 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:14, memory = 552.13 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:19, memory = 552.13 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:22, memory = 583.92 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:24, memory = 653.92 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:27, memory = 694.17 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:30, memory = 752.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:30, memory = 752.17 (MB), peak = 752.17 (MB)
Total wire length = 26080 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11393 um.
Total wire length on LAYER met2 = 11756 um.
Total wire length on LAYER met3 = 2197 um.
Total wire length on LAYER met4 = 733 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8715.
Up-via summary (total 8715):

-----------------------
 FR_MASTERSLICE       0
            li1    4256
           met1    4162
           met2     227
           met3      70
           met4       0
-----------------------
               8715


[WARNING DRT-0290] Warning: no DRC report specified, skipped writing DRC report
[INFO DRT-0198] Complete detail routing.
Total wire length = 26080 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11393 um.
Total wire length on LAYER met2 = 11756 um.
Total wire length on LAYER met3 = 2197 um.
Total wire length on LAYER met4 = 733 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8715.
Up-via summary (total 8715):

-----------------------
 FR_MASTERSLICE       0
            li1    4256
           met1    4162
           met2     227
           met3      70
           met4       0
-----------------------
               8715


[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:01:18, memory = 752.30 (MB), peak = 752.30 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Startpoint: a[0] (input port clocked by clk)
Endpoint: out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v a[0] (in)
   0.60    1.60 v _120_/X (sky130_fd_sc_hd__or4_1)
   0.25    1.84 ^ _130_/Y (sky130_fd_sc_hd__nor4_1)
   0.13    1.98 v _134_/Y (sky130_fd_sc_hd__nand2b_1)
   0.47    2.45 v _144_/X (sky130_fd_sc_hd__or4_1)
   0.31    2.76 ^ _155_/Y (sky130_fd_sc_hd__o41ai_1)
   0.67    3.42 ^ _156_/X (sky130_fd_sc_hd__xor2_1)
   0.16    3.58 v _157_/X (sky130_fd_sc_hd__lpflow_isobufsrc_1)
   0.42    4.00 v s0fa0/fa_array[1].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    4.40 v s1fa0/fa_array[5].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    4.80 v s2fa0/fa_array[8].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    5.19 v s3fa0/fa_array[10].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    5.59 v s4fa0/fa_array[11].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.37    5.96 v s5fa0/fa_array[9].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.10    6.06 ^ finaladder32bit/ksa32/_242_/Y (sky130_fd_sc_hd__nand2_1)
   0.19    6.25 ^ finaladder32bit/ksa32/_243_/Y (sky130_fd_sc_hd__nor2b_1)
   0.13    6.38 v finaladder32bit/ksa32/_251_/Y (sky130_fd_sc_hd__a31oi_1)
   0.25    6.63 v finaladder32bit/ksa32/_261_/X (sky130_fd_sc_hd__o211a_1)
   0.26    6.90 v finaladder32bit/ksa32/_268_/X (sky130_fd_sc_hd__o31a_1)
   0.18    7.08 ^ finaladder32bit/ksa32/_273_/Y (sky130_fd_sc_hd__o21ai_0)
   0.18    7.26 ^ finaladder32bit/ksa32/_275_/X (sky130_fd_sc_hd__xor2_1)
   0.28    7.54 ^ inv0/_19_/X (sky130_fd_sc_hd__xor2_1)
   0.26    7.81 ^ lastadder/ksa32/_271_/X (sky130_fd_sc_hd__xor2_1)
   0.07    7.88 v lastadder/ksa32/_280_/Y (sky130_fd_sc_hd__nand2_1)
   0.23    8.11 ^ lastadder/ksa32/_283_/Y (sky130_fd_sc_hd__o21ai_0)
   0.16    8.27 v lastadder/ksa32/_298_/Y (sky130_fd_sc_hd__a31oi_1)
   0.22    8.49 v lastadder/ksa32/_310_/X (sky130_fd_sc_hd__o21a_1)
   0.24    8.73 v lastadder/ksa32/_320_/X (sky130_fd_sc_hd__o211a_1)
   0.25    8.97 ^ lastadder/ksa32/_338_/Y (sky130_fd_sc_hd__o21ai_0)
   0.19    9.16 v lastadder/ksa32/_348_/Y (sky130_fd_sc_hd__a41oi_1)
   0.88   10.04 ^ lastadder/ksa32/_352_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00   10.04 ^ out[30] (out)
          10.04   data arrival time

1000.00 1000.00   clock clk (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
  -1.00  999.00   output external delay
         999.00   data required time
---------------------------------------------------------
         999.00   data required time
         -10.04   data arrival time
---------------------------------------------------------
         988.96   slack (MET)


Design area 11131 u^2 35% utilization.
