opt: 118
vflag!micro[0]: 0010000000000000000000001100000000001000000000000000000000000000
micro[1]: 0010000000000000000000010000000000001000000000000000000000000000
micro[2]: 1100010000000111000000000010000000000000000000000000000000000000
micro[3]: 0000000000000000000000000000000000000000000000000000000000000000
micro[4]: 0010000000000000000000000000000000000000000000000000000000000000
micro[5]: 0010000000000000000000000000000000000000000000000000000000000000
micro[6]: 0010000000000000000000000000000000000000000000000000000000000000
micro[7]: 0010000000000000000000000000000000000000000000000000000000000000
micro[8]: 0000000000000000000000000000000000000000000000000000000000000000
micro[9]: 0000000000000000000000000000000000000000000000000000000000000000
micro[10]: 0001000010001001101000000000100000010000000000000000000000000000
micro[11]: 0001000010001001101000000000100000110000000000000000000000000000
micro[12]: 0001000010011000101000000000100001010000000000000000000000000000
micro[13]: 0001000010011000101000000000100001110000000000000000000000000000
micro[14]: 0000000000000000000000000000000000001000000000000000000000000000
micro[15]: 0001000010001001101000000000100100110000000000000000000000000000
micro[16]: 0001000010001001101000000000101100110000000000000000000000000000
micro[17]: 0010000000000000000000011000000000001000000000000000000000000000
micro[18]: 0010000000000000000000011000000000001000000000000000000000000000
micro[19]: 0010000000000000000000011000000000001000000000000000000000000000
micro[20]: 0010000000000000000000011000000000001000000000000000000000000000
micro[21]: 0000000000000000000000000000000000000000000000000000000000000000
micro[22]: 0010000000000000000000011000000000001000000000000000000000000000
micro[23]: 0010000000000000000000011000000000001000000000000000000000000000
micro[24]: 0000000000000000000000000000000000000000000000000000000000000000
micro[25]: 0000000000000000000000000000000000000000000000000000000000000000
micro[26]: 0000000000000000000000000000000000000000000000000000000000000000
micro[27]: 0000000000000000000000000000000000000000000000000000000000000000
micro[28]: 0010000000000000000000101000000000000000000000000000000000000000
micro[29]: 0010000000000000000000101000000000000000000000000000000000000000
micro[30]: 0010000000000000000000100000000000001000000000000000000000000000
micro[31]: 0000001000000000000000000000000000000000000000000000000000000000
micro[32]: 0000000000000000000000000000000000000000000000000000000000000000
micro[33]: 0001000010100000011100000000100000010000000000000000000000000000
micro[34]: 0000000000000000000000000000000000000000000000000000000000000000
micro[35]: 0000000000000000000000000000000000010001000000000000000000000000
micro[36]: 0000000000000000000000000000000000000000000000000000000000000000
micro[37]: 0000000000000000000000000000000000000000010000000000000000000000
micro[38]: 0001000011110000101000000000100000010000000000000000000000000000
micro[39]: 0001000010000000111100000000100000010000000000000000000000000000
micro[40]: 0000000010001001000000000000100000010000000100000000000000000000
micro[41]: 0010000010000000000010000000100000000000000000000000000000000000
micro[42]: 0000000010000000000000000000000000010000001000000000000000000000
micro[43]: 0001000000000000101000000110100000010000000000000000000000000000
micro[44]: 0000000000000000000000000000000000000000000000000000000000000000
micro[45]: 0000000000000000000000000000000000000000000000000000000000000000
micro[46]: 0000000000000000000000000000000000000000000000000000000000000000
micro[47]: 0000000000000000000000000000000000000000000000000000000000000000
micro[48]: 0000000000000000000000000000000000000000000000000000000000000000
micro[49]: 0000000000000000000000000000000000000000000000000000000000000000
micro[50]: 0000000000000000000000000000000000000000000000000000000000000000
micro[51]: 0000000000000000000000000000000000000000000000000000000000000000
micro[52]: 0000000000000000000000000000000000000000000000000000000000000000
micro[53]: 0000000000000000000000000000000000000000000000000000000000000000
micro[54]: 0000000000000000000000000000000000000000000000000000000000000000
micro[55]: 0000000000000000000000000000000000000000000000000000000000000000
micro[56]: 0000000000000000000000000000000000000000000000000000000000000000
micro[57]: 0000000000000000000000000000000000000000000000000000000000000000
micro[58]: 0000000000000000000000000000000000000000000000000000000000000000
micro[59]: 0000000000000000000000000000000000000000000000000000000000000000
micro[60]: 0000000000000000000000000000000000000000000000000000000000000000
micro[61]: 0000000000000000000000000000000000000000000000000000000000000000
micro[62]: 0000000000000000000000000000000000000000000000000000000000000000
micro[63]: 0000000000000000000000000000000000000000000000000000000000000000
micro[64]: 0000000000000000000000000000000000000000000000000000000000000000
micro[65]: 0000000000000000000000000000000000000000000000000000000000000000
micro[66]: 0000000000000000000000000000000000000000000000000000000000000000
micro[67]: 0000000000000000000000000000000000000000000000000000000000000000
micro[68]: 1000000001010000000000000100000000000000000000000000000000000000
micro[69]: 1000000001010000000000000100000000000000000000000000000000000000
micro[70]: 1000000001010000000000000100000000000000000000000000000000000000
micro[71]: 1000000001010000000000000100000000000000000000000000000000000000
micro[72]: 0000000000000000000000000000000000000000000000000000000000000000
micro[73]: 0000000000000000000000000000000000000000000000000000000000000000
micro[74]: 0000000000000000000000000000000000000000000000000000000000000000
micro[75]: 0000000000000000000000000000000000000000000000000000000000000000
micro[76]: 0000000000000000000000000000000000000000000000000000000000000000
micro[77]: 0000000000000000000000000000000000000000000000000000000000000000
micro[78]: 0000000000000000000000000000000000000000000000000000000000000000
micro[79]: 0000000000000000000000000000000000000000000000000000000000000000
micro[80]: 0000000000000000000000000000000000000000000000000000000000000000
micro[81]: 0000000000000000000000000000000000000000000000000000000000000000
micro[82]: 0000000000000000000000000000000000000000000000000000000000000000
micro[83]: 0000000000000000000000000000000000000000000000000000000000000000
micro[84]: 0000000000000000000000000000000000000000000000000000000000000000
micro[85]: 0000000000000000000000000000000000000000000000000000000000000000
micro[86]: 0000000000000000000000000000000000000000000000000000000000000000
micro[87]: 0000000000000000000000000000000000000000000000000000000000000000
micro[88]: 1000000010001001000000000000100000000000000000000000000000000000
micro[89]: 1000000010001001000000000000100000000000000000000000000000000000
micro[90]: 1000000010001001000000000000100000000000000000000000000000000000
micro[91]: 1000000010001001000000000000100000000000000000000000000000000000
micro[92]: 0000000000000000000000000000000000000000000000000000000000000000
micro[93]: 0000000000000000000000000000000000000000000000000000000000000000
micro[94]: 0000000000000000000000000000000000000000000000000000000000000000
micro[95]: 1000000001100000000000000000100000000000000000000000000000000000
micro[96]: 1000000001100000000000000000100000000000000000000000000000000000
micro[97]: 0000000000000000000000000000000000000000000000000000000000000000
micro[98]: 0000000000000000000000000000000000000000000000000000000000000000
micro[99]: 0000000000000000000000000000000000000000000000000000000000000000
micro[100]: 0000000000000000000000000000000000000000000000000000000000000000
micro[101]: 0000000000000000000000000000000000000000000000000000000000000000
micro[102]: 0000000000000000000000000000000000000000000000000000000000000000
micro[103]: 0000000000000000000000000000000000000000000000000000000000000000
micro[104]: 0000000000000000000000000000000000000000000000000000000000000000
micro[105]: 0000000000000000000000000000000000000000000000000000000000000000
micro[106]: 0000000000000000000000000000000000000000000000000000000000000000
micro[107]: 0000000000000000000000000000000000000000000000000000000000000000
micro[108]: 0000000000000000000000000000000000000000000000000000000000000000
micro[109]: 0000000000000000000000000000000000000000000000000000000000000000
micro[110]: 0000000000000000000000000000000000000000000000000000000000000000
micro[111]: 0000000000000000000000000000000000000000000000000000000000000000
micro[112]: 0000000000000000000000000000000000000000000000000000000000000000
micro[113]: 0000000000000000000000000000000000000000000000000000000000000000
micro[114]: 0000000000000000000000000000000000000000000000000000000000000000
micro[115]: 0000000000000000000000000000000000000000000000000000000000000000
micro[116]: 0000000000000000000000000000000000000000000000000000000000000000
micro[117]: 0000000000000000000000000000000000000000000000000000000000000000
micro[118]: 0000000000000000000000000000000000000000000000000000000000000000
micro[119]: 0000000000000000000000000000000000000000000000000000000000000000
micro[120]: 0000000000000000000000000000000000000000000000000000000000000000
micro[121]: 0000000000000000000000000000000000000000000000000000000000000000
micro[122]: 0000000000000000000000000000000000000000000000000000000000000000
micro[123]: 0000000000000000000000000000000000000000000000000000000000000000
micro[124]: 0000000000000000000000000000000000000000000000000000000000000000
micro[125]: 0000000000000000000000000000000000000000000000000000000000000000
micro[126]: 0000000000000000000000000000000000000000000000000000000000000000
micro[127]: 0000000000000000000000000000000000000000000000000000000000000000
micro[128]: 0001000000000000101000000100000000000000000000000000000000000000
micro[129]: 0001000001110000011100000100000000000000000000000000000000000000
micro[130]: 0000000000000000000000000000000000000000000000000000000000000000
micro[131]: 0000000000000000000000000000000000000000000000000000000000000000
micro[132]: 0011000000000000101101000100000000000000000000000000000000000000
micro[133]: 0011000100000000101101000100000000000000000000000000000000000000
micro[134]: 0010100010110000000010000000100000000000000000000000000000000000
micro[135]: 0010100110110000000010000000100000000000000000000000000000000000
micro[136]: 0000000000000000000000000000000000000000000000000000000000000000
micro[137]: 0000000000000000000000000000000000000000000000000000000000000000
micro[138]: 0000000000000000000000000000000000000000000000000000000000000000
micro[139]: 0000000000000000000000000000000000000000000000000000000000000000
micro[140]: 0000000000000000000000000000000000000000000000000000000000000000
micro[141]: 0000000000000000000000000000000000000000000000000000000000000000
micro[142]: 0000000010001001000000000000110100100000000000000000000000000000
micro[143]: 0000000000000000000000000000000000000000000000000000000000000000
micro[144]: 0000000000000000000000000000000000000000000000000000000000000000
micro[145]: 0001000000001001101000000011000000000000000000000000000000000000
micro[146]: 0001000000001001101000000011000000100000000000000000000000000000
micro[147]: 0001000010010000101000000001000001000000000000000000000000000000
micro[148]: 0001000010010000101000000001000001100000000000000000000000000000
micro[149]: 0000000000000000000000000000000000000000000000000000000000000000
micro[150]: 0001000000001001101000000100100100100000000000000000000000000000
micro[151]: 0001000000001001101000000100101100100000000000000000000000000000
micro[152]: 0011000000000000101001000100000000000000000000000000000000000000
micro[153]: 0011000100000000101001000100000000000000000000000000000000000000
micro[154]: 0010100010100000000010000000100000000000000000000000000000000000
micro[155]: 0010100110100000000010000000100000000000000000000000000000000000
micro[156]: 0001000011000000101100000001000010000000000000000000000000000000
micro[157]: 0001000011000000101100000001000010100000000000000000000000000000
micro[158]: 0001000000001011101100000100100011000000000000000000000000000000
micro[159]: 0010100010100000000010000000100000000000000000000000000000000000
micro[160]: 0011000000000000101001000100000000000100000000000000000000000000
micro[161]: 0000000000000000000000000000000000000000000000000000000000000000
micro[162]: 0000000000000000000000000000000000000000000000000000000000000000
micro[163]: 0000000000000000000000000000000000000000000000000000000000000000
micro[164]: 0000000000000000000000000000000000000000000000000000000000000000
micro[165]: 0000000000000000000000000000000000000000010000000000000000000000
micro[166]: 0000000000000000000000000000000000000000000000000000000000000000
micro[167]: 0000000000000000000000000000000000000000000000000000000000000000
micro[168]: 0000000000000000000000000000000000000000000000000000000000000000
micro[169]: 0001000000000000101000000001100000000000000000000000000000000000
micro[170]: 0000000000000000000000000000000000000000000000000000000000000000
micro[171]: 0000000000000000000000000000000000000000000000000000000000000000
micro[172]: 0000000000000000000000000000000000000000000000000000000000000000
micro[173]: 0000000000000000000000000000000000000000000000000000000000000000
micro[174]: 0000000000000000000000000000000000000000000000000000000000000000
micro[175]: 0000000000000000000000000000000000000000000000000000000000000000
micro[176]: 0000000000000000000000000000000000000000000000000000000000000000
micro[177]: 0000000000000000000000000000000000000000000000000000000000000000
micro[178]: 0000000000000000000000000000000000000000000000000000000000000000
micro[179]: 0000000000000000000000000000000000000000000000000000000000000000
micro[180]: 0000000000000000000000000000000000000000000000000000000000000000
micro[181]: 0000000000000000000000000000000000000000000000000000000000000000
micro[182]: 0000000000000000000000000000000000000000000000000000000000000000
micro[183]: 0000000000000000000000000000000000000000000000000000000000000000
micro[184]: 0000000000000000000000000000000000000000000000000000000000000000
micro[185]: 0000000000000000000000000000000000000000000000000000000000000000
micro[186]: 0000000000000000000000000000000000000000000000000000000000000000
micro[187]: 0000000000000000000000000000000000000000000000000000000000000000
micro[188]: 0000000000000000000000000000000000000000000000000000000000000000
micro[189]: 0000000000000000000000000000000000000000000000000000000000000000
micro[190]: 0000000000000000000000000000000000000000000000000000000000000000
micro[191]: 0000000000000000000000000000000000000000000000000000000000000000
Opening: validation/A_sim.mifFound colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 00: 801
2: 20fc
100: 8a
102: 399
104: b611
106: 9a
108: 19
10a: b611
10c: 2000
10e: a2
110: c
112: b614
114: 9401
116: 9402
118: 9403
11a: 9405
11c: dd1
11e: 9445
120: 8820
122: 8829
124: 9c56
126: 2088
128: 2002
12a: fe00
12c: 9c8e
12e: 2002
130: 207e
132: a2
134: 14
136: b614
138: 9401
13a: 9402
13c: 9403
13e: 9405
140: dd1
142: 9445
144: 371
146: 8809
148: 9c56
14a: 2064
14c: 2002
14e: fe00
150: 9c8e
152: 2002
154: 205a
156: a2
158: 1c
15a: b614
15c: 9401
15e: 9402
160: 9403
162: 9405
164: dd1
166: 9445
168: 8810
16a: 8801
16c: 9c56
16e: 2040
170: 2002
172: fe00
174: 9c8e
176: 2002
178: 2036
17a: a2
17c: 24
17e: b614
180: 9401
182: 9402
184: 9403
186: 9405
188: dd1
18a: 9445
18c: 8808
18e: 8811
190: 9c4f
192: 201c
194: 2002
196: fe00
198: 9c57
19a: 2002
19c: 2012
19e: 9c8f
1a0: 200e
1a2: 2002
1a4: fe00
1a6: c03
1a8: bdfe
1aa: 555
1ac: b41d
1ae: fe00
1b0: c03
1b2: bdfe
1b4: 7fd
1b6: b41d
1b8: fe00
1ba: f000
1bc: ff00
1be: 8000
1c0: 0
1c2: 7000
1c4: 8400
1c6: f00
1c8: 1700
1ca: f000
Found colon - skip: 0Found colon - skip: 0Init done..
------------------------------------------------------
cycle: 0.FETCH(1), phase: 0, PC: 0, SP: 0, MAR: 0(801), MDR: 0 CR: 00001000
IR: DECODING (0) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.FETCH(1), phase: 1, PC: 0, SP: 0, MAR: 0(801), MDR: 0 CR: 00001000
IR: DECODING (0) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 0
------------------------------------------------------
cycle: 0.FETCHM(2), phase: 0, PC: 0, SP: 0, MAR: 0(801), MDR: 0 CR: 00001000
IR: DECODING (0) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.FETCHM(2), phase: 1, PC: 0, SP: 0, MAR: 0(801), MDR: 0 CR: 00001000
IR: DECODING (0) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 801
------------------------------------------------------
cycle: 0.DECODE(3), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 0 CR: 00001000
IR: DECODING (801) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(256) ALUS(0) cfsbs: 0 MDRin(256) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.DECODE(3), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 0 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0100
------------------------------------------------------
cycle: 0.DECODEM(4), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(256) 
ALUS(0) cfsbs: 0 ALUout(256) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.DECODEM(4), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.EXECUTE(7), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 MDRin(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.EXECUTE(7), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.EXECUTEM(8), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.EXECUTEM(8), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: ldi (801) - (0000100000000001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 100
------------------------------------------------------
cycle: 1.FETCH(1), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: DECODING (801) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(2) OP0(2) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.FETCH(1), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 100 CR: 00001000
IR: DECODING (801) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 2
------------------------------------------------------
cycle: 1.FETCHM(2), phase: 0, PC: 2, SP: 0, MAR: 2(20fc), MDR: 100 CR: 00001000
IR: DECODING (801) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.FETCHM(2), phase: 1, PC: 2, SP: 0, MAR: 2(20fc), MDR: 100 CR: 00001000
IR: DECODING (801) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 20fc
------------------------------------------------------
cycle: 1.DECODE(3), phase: 0, PC: 4, SP: 0, MAR: 2(20fc), MDR: 100 CR: 00001000
IR: DECODING (20fc) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(252) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(252) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.DECODE(3), phase: 1, PC: 4, SP: 0, MAR: 2(20fc), MDR: 100 CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00fc
------------------------------------------------------
cycle: 1.DECODEM(4), phase: 0, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.DECODEM(4), phase: 1, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.EXECUTE(7), phase: 0, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(63) ALUS(0) cfsbs: 0 REGR0(4) OP0(252) OP1(4) MDRin(63) 
ALUS(0) cfsbs: 0 ALUout(256) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:3, 1:7, tgt:4
ALU: 0:MDRout(fc) 1:REGR0(4) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.EXECUTE(7), phase: 1, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:3, 1:7, tgt:4
ALU: 0:MDRout(fc) 1:REGR0(4) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.EXECUTEM(8), phase: 0, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:3, 1:7, tgt:4
ALU: 0:MDRout(fc) 1:REGR0(4) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.EXECUTEM(8), phase: 1, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: br (20fc) - (0010000011111100), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:3, 1:7, tgt:4
ALU: 0:MDRout(fc) 1:REGR0(4) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 100
------------------------------------------------------
cycle: 2.FETCH(1), phase: 0, PC: 100, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: DECODING (20fc) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(256) OP0(256) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR1(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.FETCH(1), phase: 1, PC: 100, SP: 0, MAR: 2(20fc), MDR: fc CR: 00001000
IR: DECODING (20fc) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR1(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 100
------------------------------------------------------
cycle: 2.FETCHM(2), phase: 0, PC: 100, SP: 0, MAR: 100(8a), MDR: fc CR: 00001000
IR: DECODING (20fc) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR1(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.FETCHM(2), phase: 1, PC: 100, SP: 0, MAR: 100(8a), MDR: fc CR: 00001000
IR: DECODING (20fc) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR1(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8a
------------------------------------------------------
cycle: 2.DECODE(3), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: fc CR: 00001000
IR: DECODING (8a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(17) ALUS(0) cfsbs: 0 REGR1(0) OP0(252) MDRin(17) 
ALUS(0) cfsbs: 0 ALUout(252) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(fc) 1:REGR0(0) func: out:fc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.DECODE(3), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: fc CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(fc) 1:REGR0(0) func: out:fc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0011
------------------------------------------------------
cycle: 2.DECODEM(4), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(17) 
ALUS(0) cfsbs: 0 ALUout(17) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.DECODEM(4), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.EXECUTE(7), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(34) ALUS(0) cfsbs: 0 MDRin(34) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.EXECUTE(7), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.EXECUTEM(8), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.EXECUTEM(8), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 11
------------------------------------------------------
cycle: 3.FETCH(1), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: DECODING (8a) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(258) OP0(258) 
ALUS(0) cfsbs: 0 ALUout(258) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:REGR1(102) 1:REGR0(0) func: out:102
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.FETCH(1), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: 11 CR: 00001000
IR: DECODING (8a) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:REGR1(102) 1:REGR0(0) func: out:102
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 102
------------------------------------------------------
cycle: 3.FETCHM(2), phase: 0, PC: 102, SP: 0, MAR: 102(399), MDR: 11 CR: 00001000
IR: DECODING (8a) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:REGR1(102) 1:REGR0(0) func: out:102
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.FETCHM(2), phase: 1, PC: 102, SP: 0, MAR: 102(399), MDR: 11 CR: 00001000
IR: DECODING (8a) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:REGR1(102) 1:REGR0(0) func: out:102
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 399
------------------------------------------------------
cycle: 3.DECODE(3), phase: 0, PC: 104, SP: 0, MAR: 102(399), MDR: 11 CR: 00001000
IR: DECODING (399) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(115) ALUS(0) cfsbs: 0 REGR1(0) OP0(17) MDRin(115) 
ALUS(0) cfsbs: 0 ALUout(17) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.DECODE(3), phase: 1, PC: 104, SP: 0, MAR: 102(399), MDR: 11 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0073
------------------------------------------------------
cycle: 3.DECODEM(4), phase: 0, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(115) 
ALUS(0) cfsbs: 0 ALUout(115) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.DECODEM(4), phase: 1, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.EXECUTE(7), phase: 0, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65510) ALUS(0) cfsbs: 0 MDRin(65510) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.EXECUTE(7), phase: 1, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.EXECUTEM(8), phase: 0, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.EXECUTEM(8), phase: 1, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 73
------------------------------------------------------
cycle: 4.FETCH(1), phase: 0, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: DECODING (399) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(260) OP0(260) 
ALUS(0) cfsbs: 0 ALUout(260) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:REGR1(104) 1:REGR0(0) func: out:104
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.FETCH(1), phase: 1, PC: 104, SP: 0, MAR: 102(399), MDR: 73 CR: 00001000
IR: DECODING (399) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:REGR1(104) 1:REGR0(0) func: out:104
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 104
------------------------------------------------------
cycle: 4.FETCHM(2), phase: 0, PC: 104, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: DECODING (399) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:REGR1(104) 1:REGR0(0) func: out:104
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.FETCHM(2), phase: 1, PC: 104, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: DECODING (399) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:REGR1(104) 1:REGR0(0) func: out:104
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b611
------------------------------------------------------
cycle: 4.DECODE(3), phase: 0, PC: 106, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: DECODING (b611) Micro(27): 000000000000000000000000000000000000000000000000
IRimm(4) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.DECODE(3), phase: 1, PC: 106, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.DECODEM(4), phase: 0, PC: 106, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.DECODEM(4), phase: 1, PC: 106, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.READ(5), phase: 0, PC: 106, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(17) OP1(17) 
ALUS(0) cfsbs: 0 ALUout(17) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.READ(5), phase: 1, PC: 106, SP: 0, MAR: 104(b611), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 11
------------------------------------------------------
cycle: 4.READM(6), phase: 0, PC: 106, SP: 0, MAR: 11(0), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.READM(6), phase: 1, PC: 106, SP: 0, MAR: 11(0), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.EXECUTE(7), phase: 0, PC: 106, SP: 0, MAR: 11(0), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(115) REGR1(0) OP0(115) OP1(0) MDRin(17) 
ALUS(0) cfsbs: 0 ALUout(115) MDRin(115) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(73) 1:REGR1(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.EXECUTE(7), phase: 1, PC: 106, SP: 0, MAR: 11(0), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(73) 1:REGR1(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0073
------------------------------------------------------
cycle: 4.EXECUTEM(8), phase: 0, PC: 106, SP: 0, MAR: 11(0), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
RAM_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(73) 1:REGR1(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[10L] <- 73 (73)
------------------------------------------------------
cycle: 4.EXECUTEM(8), phase: 1, PC: 106, SP: 0, MAR: 11(73), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(73) 1:REGR1(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.FETCH(1), phase: 0, PC: 106, SP: 0, MAR: 11(73), MDR: 73 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(262) OP0(262) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(262) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(106) 1:REGR0(0) func: out:106
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.FETCH(1), phase: 1, PC: 106, SP: 0, MAR: 11(73), MDR: 73 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(106) 1:REGR0(0) func: out:106
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 106
------------------------------------------------------
cycle: 5.FETCHM(2), phase: 0, PC: 106, SP: 0, MAR: 106(9a), MDR: 73 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(106) 1:REGR0(0) func: out:106
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.FETCHM(2), phase: 1, PC: 106, SP: 0, MAR: 106(9a), MDR: 73 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(106) 1:REGR0(0) func: out:106
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9a
------------------------------------------------------
cycle: 5.DECODE(3), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 73 CR: 00001000
IR: DECODING (9a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(19) ALUS(0) cfsbs: 0 REGR1(0) OP0(115) MDRin(19) 
ALUS(0) cfsbs: 0 ALUout(115) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.DECODE(3), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 73 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0013
------------------------------------------------------
cycle: 5.DECODEM(4), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(19) 
ALUS(0) cfsbs: 0 ALUout(19) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.DECODEM(4), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.EXECUTE(7), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(38) ALUS(0) cfsbs: 0 MDRin(38) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.EXECUTE(7), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.EXECUTEM(8), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.EXECUTEM(8), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 13
------------------------------------------------------
cycle: 6.FETCH(1), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: DECODING (9a) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(264) OP0(264) 
ALUS(0) cfsbs: 0 ALUout(264) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:REGR1(108) 1:REGR0(0) func: out:108
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.FETCH(1), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 13 CR: 00001000
IR: DECODING (9a) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:REGR1(108) 1:REGR0(0) func: out:108
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 108
------------------------------------------------------
cycle: 6.FETCHM(2), phase: 0, PC: 108, SP: 0, MAR: 108(19), MDR: 13 CR: 00001000
IR: DECODING (9a) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:REGR1(108) 1:REGR0(0) func: out:108
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.FETCHM(2), phase: 1, PC: 108, SP: 0, MAR: 108(19), MDR: 13 CR: 00001000
IR: DECODING (9a) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:REGR1(108) 1:REGR0(0) func: out:108
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 19
------------------------------------------------------
cycle: 6.DECODE(3), phase: 0, PC: 10a, SP: 0, MAR: 108(19), MDR: 13 CR: 00001000
IR: DECODING (19) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(3) ALUS(0) cfsbs: 0 REGR1(0) OP0(19) MDRin(3) 
ALUS(0) cfsbs: 0 ALUout(19) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.DECODE(3), phase: 1, PC: 10a, SP: 0, MAR: 108(19), MDR: 13 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0003
------------------------------------------------------
cycle: 6.DECODEM(4), phase: 0, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(3) 
ALUS(0) cfsbs: 0 ALUout(3) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.DECODEM(4), phase: 1, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.EXECUTE(7), phase: 0, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(6) ALUS(0) cfsbs: 0 MDRin(6) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.EXECUTE(7), phase: 1, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.EXECUTEM(8), phase: 0, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.EXECUTEM(8), phase: 1, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: ldi (19) - (0000000000011001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 3
------------------------------------------------------
cycle: 7.FETCH(1), phase: 0, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: DECODING (19) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(266) OP0(266) 
ALUS(0) cfsbs: 0 ALUout(266) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:REGR1(10a) 1:REGR0(0) func: out:10a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.FETCH(1), phase: 1, PC: 10a, SP: 0, MAR: 108(19), MDR: 3 CR: 00001000
IR: DECODING (19) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:REGR1(10a) 1:REGR0(0) func: out:10a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 10a
------------------------------------------------------
cycle: 7.FETCHM(2), phase: 0, PC: 10a, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: DECODING (19) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:REGR1(10a) 1:REGR0(0) func: out:10a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.FETCHM(2), phase: 1, PC: 10a, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: DECODING (19) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:1
ALU: 0:REGR1(10a) 1:REGR0(0) func: out:10a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b611
------------------------------------------------------
cycle: 7.DECODE(3), phase: 0, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: DECODING (b611) Micro(27): 000000000000000000000000000000000000000000000000
IRimm(4) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.DECODE(3), phase: 1, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.DECODEM(4), phase: 0, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.DECODEM(4), phase: 1, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.READ(5), phase: 0, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(19) OP1(19) 
ALUS(0) cfsbs: 0 ALUout(19) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.READ(5), phase: 1, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 13
------------------------------------------------------
cycle: 7.READM(6), phase: 0, PC: 10c, SP: 0, MAR: 13(0), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.READM(6), phase: 1, PC: 10c, SP: 0, MAR: 13(0), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.EXECUTE(7), phase: 0, PC: 10c, SP: 0, MAR: 13(0), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(3) REGR1(0) OP0(3) OP1(0) MDRin(19) 
ALUS(0) cfsbs: 0 ALUout(3) MDRin(3) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.EXECUTE(7), phase: 1, PC: 10c, SP: 0, MAR: 13(0), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0003
------------------------------------------------------
cycle: 7.EXECUTEM(8), phase: 0, PC: 10c, SP: 0, MAR: 13(0), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
RAM_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[12L] <- 3 (3)
------------------------------------------------------
cycle: 7.EXECUTEM(8), phase: 1, PC: 10c, SP: 0, MAR: 13(3), MDR: 3 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.FETCH(1), phase: 0, PC: 10c, SP: 0, MAR: 13(3), MDR: 3 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(268) OP0(268) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(268) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(10c) 1:REGR0(0) func: out:10c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.FETCH(1), phase: 1, PC: 10c, SP: 0, MAR: 13(3), MDR: 3 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(10c) 1:REGR0(0) func: out:10c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 10c
------------------------------------------------------
cycle: 8.FETCHM(2), phase: 0, PC: 10c, SP: 0, MAR: 10c(2000), MDR: 3 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(10c) 1:REGR0(0) func: out:10c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.FETCHM(2), phase: 1, PC: 10c, SP: 0, MAR: 10c(2000), MDR: 3 CR: 00001000
IR: DECODING (b611) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(10c) 1:REGR0(0) func: out:10c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2000
------------------------------------------------------
cycle: 8.DECODE(3), phase: 0, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 3 CR: 00001000
IR: DECODING (2000) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(0) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.DECODE(3), phase: 1, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 3 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
------------------------------------------------------
cycle: 8.DECODEM(4), phase: 0, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.DECODEM(4), phase: 1, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.EXECUTE(7), phase: 0, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(270) OP1(270) 
ALUS(0) cfsbs: 0 ALUout(270) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:0
ALU: 0:MDRout(0) 1:REGR0(10e) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.EXECUTE(7), phase: 1, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:0
ALU: 0:MDRout(0) 1:REGR0(10e) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.EXECUTEM(8), phase: 0, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:0
ALU: 0:MDRout(0) 1:REGR0(10e) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.EXECUTEM(8), phase: 1, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: br (2000) - (0010000000000000), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:0
ALU: 0:MDRout(0) 1:REGR0(10e) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 10e
------------------------------------------------------
cycle: 9.FETCH(1), phase: 0, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: DECODING (2000) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(270) OP0(270) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(10e) 1:REGR0(0) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.FETCH(1), phase: 1, PC: 10e, SP: 0, MAR: 10c(2000), MDR: 0 CR: 00001000
IR: DECODING (2000) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(10e) 1:REGR0(0) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 10e
------------------------------------------------------
cycle: 9.FETCHM(2), phase: 0, PC: 10e, SP: 0, MAR: 10e(a2), MDR: 0 CR: 00001000
IR: DECODING (2000) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(10e) 1:REGR0(0) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.FETCHM(2), phase: 1, PC: 10e, SP: 0, MAR: 10e(a2), MDR: 0 CR: 00001000
IR: DECODING (2000) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:0
ALU: 0:REGR1(10e) 1:REGR0(0) func: out:10e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- a2
------------------------------------------------------
cycle: 9.DECODE(3), phase: 0, PC: 110, SP: 0, MAR: 10e(a2), MDR: 0 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.DECODE(3), phase: 1, PC: 110, SP: 0, MAR: 10e(a2), MDR: 0 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 9.DECODEM(4), phase: 0, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.DECODEM(4), phase: 1, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.EXECUTE(7), phase: 0, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) cfsbs: 0 MDRin(40) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.EXECUTE(7), phase: 1, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.EXECUTEM(8), phase: 0, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.EXECUTEM(8), phase: 1, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
------------------------------------------------------
cycle: 10.FETCH(1), phase: 0, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(272) OP0(272) 
ALUS(0) cfsbs: 0 ALUout(272) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(110) 1:REGR0(0) func: out:110
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.FETCH(1), phase: 1, PC: 110, SP: 0, MAR: 10e(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(110) 1:REGR0(0) func: out:110
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 110
------------------------------------------------------
cycle: 10.FETCHM(2), phase: 0, PC: 110, SP: 0, MAR: 110(c), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(110) 1:REGR0(0) func: out:110
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.FETCHM(2), phase: 1, PC: 110, SP: 0, MAR: 110(c), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(110) 1:REGR0(0) func: out:110
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- c
------------------------------------------------------
cycle: 10.DECODE(3), phase: 0, PC: 112, SP: 0, MAR: 110(c), MDR: 14 CR: 00001000
IR: DECODING (c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) ALUS(0) cfsbs: 0 REGR1(0) OP0(20) MDRin(1) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.DECODE(3), phase: 1, PC: 112, SP: 0, MAR: 110(c), MDR: 14 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 10.DECODEM(4), phase: 0, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(1) 
ALUS(0) cfsbs: 0 ALUout(1) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.DECODEM(4), phase: 1, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.EXECUTE(7), phase: 0, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(3) ALUS(0) cfsbs: 0 MDRin(3) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.EXECUTE(7), phase: 1, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.EXECUTEM(8), phase: 0, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.EXECUTEM(8), phase: 1, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 1
------------------------------------------------------
cycle: 11.FETCH(1), phase: 0, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: DECODING (c) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(274) OP0(274) 
ALUS(0) cfsbs: 0 ALUout(274) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:REGR1(112) 1:REGR0(0) func: out:112
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.FETCH(1), phase: 1, PC: 112, SP: 0, MAR: 110(c), MDR: 1 CR: 00001000
IR: DECODING (c) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:REGR1(112) 1:REGR0(0) func: out:112
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 112
------------------------------------------------------
cycle: 11.FETCHM(2), phase: 0, PC: 112, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: DECODING (c) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:REGR1(112) 1:REGR0(0) func: out:112
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.FETCHM(2), phase: 1, PC: 112, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: DECODING (c) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:REGR1(112) 1:REGR0(0) func: out:112
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b614
------------------------------------------------------
cycle: 11.DECODE(3), phase: 0, PC: 114, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
IRimm(5) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.DECODE(3), phase: 1, PC: 114, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.DECODEM(4), phase: 0, PC: 114, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.DECODEM(4), phase: 1, PC: 114, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.READ(5), phase: 0, PC: 114, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(20) OP1(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.READ(5), phase: 1, PC: 114, SP: 0, MAR: 112(b614), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 11.READM(6), phase: 0, PC: 114, SP: 0, MAR: 14(0), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.READM(6), phase: 1, PC: 114, SP: 0, MAR: 14(0), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.EXECUTE(7), phase: 0, PC: 114, SP: 0, MAR: 14(0), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(1) REGR1(0) OP0(1) OP1(0) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(1) MDRin(1) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.EXECUTE(7), phase: 1, PC: 114, SP: 0, MAR: 14(0), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 11.EXECUTEM(8), phase: 0, PC: 114, SP: 0, MAR: 14(0), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
RAM_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[14H] <- 1 (100)
------------------------------------------------------
cycle: 11.EXECUTEM(8), phase: 1, PC: 114, SP: 0, MAR: 14(1), MDR: 1 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.FETCH(1), phase: 0, PC: 114, SP: 0, MAR: 14(100), MDR: 1 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(276) OP0(276) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(276) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(114) 1:REGR0(0) func: out:114
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.FETCH(1), phase: 1, PC: 114, SP: 0, MAR: 14(100), MDR: 1 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(114) 1:REGR0(0) func: out:114
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 114
------------------------------------------------------
cycle: 12.FETCHM(2), phase: 0, PC: 114, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(114) 1:REGR0(0) func: out:114
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.FETCHM(2), phase: 1, PC: 114, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(114) 1:REGR0(0) func: out:114
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9401
------------------------------------------------------
cycle: 12.DECODE(3), phase: 0, PC: 116, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.DECODE(3), phase: 1, PC: 116, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.DECODEM(4), phase: 0, PC: 116, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.DECODEM(4), phase: 1, PC: 116, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
------------------------------------------------------
cycle: 13.FETCH(1), phase: 0, PC: 116, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(278) OP0(278) 
ALUS(0) cfsbs: 0 ALUout(278) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(116) 1:REGR0(0) func: out:116
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 13.FETCH(1), phase: 1, PC: 116, SP: 0, MAR: 114(9401), MDR: 1 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(116) 1:REGR0(0) func: out:116
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 116
------------------------------------------------------
cycle: 13.FETCHM(2), phase: 0, PC: 116, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(116) 1:REGR0(0) func: out:116
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 13.FETCHM(2), phase: 1, PC: 116, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(116) 1:REGR0(0) func: out:116
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9402
------------------------------------------------------
cycle: 13.DECODE(3), phase: 0, PC: 118, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 13.DECODE(3), phase: 1, PC: 118, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 13.DECODEM(4), phase: 0, PC: 118, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 13.DECODEM(4), phase: 1, PC: 118, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
------------------------------------------------------
cycle: 14.FETCH(1), phase: 0, PC: 118, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(280) OP0(280) 
ALUS(0) cfsbs: 0 ALUout(280) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(118) 1:REGR0(0) func: out:118
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 14.FETCH(1), phase: 1, PC: 118, SP: 0, MAR: 116(9402), MDR: 1 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(118) 1:REGR0(0) func: out:118
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 118
------------------------------------------------------
cycle: 14.FETCHM(2), phase: 0, PC: 118, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(118) 1:REGR0(0) func: out:118
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 14.FETCHM(2), phase: 1, PC: 118, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(118) 1:REGR0(0) func: out:118
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9403
------------------------------------------------------
cycle: 14.DECODE(3), phase: 0, PC: 11a, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 14.DECODE(3), phase: 1, PC: 11a, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 14.DECODEM(4), phase: 0, PC: 11a, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 14.DECODEM(4), phase: 1, PC: 11a, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
------------------------------------------------------
cycle: 15.FETCH(1), phase: 0, PC: 11a, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(282) OP0(282) 
ALUS(0) cfsbs: 0 ALUout(282) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(11a) 1:REGR0(0) func: out:11a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.FETCH(1), phase: 1, PC: 11a, SP: 0, MAR: 118(9403), MDR: 1 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(11a) 1:REGR0(0) func: out:11a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 11a
------------------------------------------------------
cycle: 15.FETCHM(2), phase: 0, PC: 11a, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(11a) 1:REGR0(0) func: out:11a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.FETCHM(2), phase: 1, PC: 11a, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(11a) 1:REGR0(0) func: out:11a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9405
------------------------------------------------------
cycle: 15.DECODE(3), phase: 0, PC: 11c, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(1) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.DECODE(3), phase: 1, PC: 11c, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.DECODEM(4), phase: 0, PC: 11c, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.DECODEM(4), phase: 1, PC: 11c, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
------------------------------------------------------
cycle: 16.FETCH(1), phase: 0, PC: 11c, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(284) OP0(284) 
ALUS(0) cfsbs: 0 ALUout(284) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(11c) 1:REGR0(0) func: out:11c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.FETCH(1), phase: 1, PC: 11c, SP: 0, MAR: 11a(9405), MDR: 1 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(11c) 1:REGR0(0) func: out:11c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 11c
------------------------------------------------------
cycle: 16.FETCHM(2), phase: 0, PC: 11c, SP: 0, MAR: 11c(dd1), MDR: 1 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(11c) 1:REGR0(0) func: out:11c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.FETCHM(2), phase: 1, PC: 11c, SP: 0, MAR: 11c(dd1), MDR: 1 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(11c) 1:REGR0(0) func: out:11c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- dd1
------------------------------------------------------
cycle: 16.DECODE(3), phase: 0, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1 CR: 00001000
IR: DECODING (dd1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(442) ALUS(0) cfsbs: 0 REGR1(0) OP0(1) MDRin(442) 
ALUS(0) cfsbs: 0 ALUout(1) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.DECODE(3), phase: 1, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1 CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 01ba
------------------------------------------------------
cycle: 16.DECODEM(4), phase: 0, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(442) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.DECODEM(4), phase: 1, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.EXECUTE(7), phase: 0, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65524) ALUS(0) cfsbs: 0 MDRin(65524) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.EXECUTE(7), phase: 1, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.EXECUTEM(8), phase: 0, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.EXECUTEM(8), phase: 1, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 1ba
------------------------------------------------------
cycle: 17.FETCH(1), phase: 0, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(286) OP0(286) 
ALUS(0) cfsbs: 0 ALUout(286) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(11e) 1:REGR0(0) func: out:11e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.FETCH(1), phase: 1, PC: 11e, SP: 0, MAR: 11c(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(11e) 1:REGR0(0) func: out:11e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 11e
------------------------------------------------------
cycle: 17.FETCHM(2), phase: 0, PC: 11e, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(11e) 1:REGR0(0) func: out:11e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.FETCHM(2), phase: 1, PC: 11e, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(11e) 1:REGR0(0) func: out:11e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9445
------------------------------------------------------
cycle: 17.DECODE(3), phase: 0, PC: 120, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(17) ALUS(0) cfsbs: 0 REGR0(442) REGR1(0) OP0(442) MDRin(17) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.DECODE(3), phase: 1, PC: 120, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.DECODEM(4), phase: 0, PC: 120, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.DECODEM(4), phase: 1, PC: 120, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 1ba
------------------------------------------------------
cycle: 18.FETCH(1), phase: 0, PC: 120, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(288) OP0(288) 
ALUS(0) cfsbs: 0 ALUout(288) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(120) 1:REGR0(0) func: out:120
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.FETCH(1), phase: 1, PC: 120, SP: 0, MAR: 11e(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(120) 1:REGR0(0) func: out:120
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 120
------------------------------------------------------
cycle: 18.FETCHM(2), phase: 0, PC: 120, SP: 0, MAR: 120(8820), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(120) 1:REGR0(0) func: out:120
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.FETCHM(2), phase: 1, PC: 120, SP: 0, MAR: 120(8820), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(120) 1:REGR0(0) func: out:120
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8820
------------------------------------------------------
cycle: 18.DECODE(3), phase: 0, PC: 122, SP: 0, MAR: 120(8820), MDR: 1ba CR: 00001000
IR: DECODING (8820) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(8) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(8) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.DECODE(3), phase: 1, PC: 122, SP: 0, MAR: 120(8820), MDR: 1ba CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0008
------------------------------------------------------
cycle: 18.DECODEM(4), phase: 0, PC: 122, SP: 0, MAR: 120(8820), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.DECODEM(4), phase: 1, PC: 122, SP: 0, MAR: 120(8820), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.READ(5), phase: 0, PC: 122, SP: 0, MAR: 120(8820), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP0(8) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(450) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(8) 1:REGR0(1ba) func: out:1c2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.READ(5), phase: 1, PC: 122, SP: 0, MAR: 120(8820), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(8) 1:REGR0(1ba) func: out:1c2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1c2
------------------------------------------------------
cycle: 18.READM(6), phase: 0, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(8) 1:REGR0(1ba) func: out:1c2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.READM(6), phase: 1, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(8) 1:REGR0(1ba) func: out:1c2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.EXECUTE(7), phase: 0, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(28672) 
ALUS(0) cfsbs: 0 ALUout(8) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(8) 1:REGR0(0) func: out:8
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.EXECUTE(7), phase: 1, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 8 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(8) 1:REGR0(0) func: out:8
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 7000
------------------------------------------------------
cycle: 18.EXECUTEM(8), phase: 0, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 7000 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(28672) 
ALUS(0) cfsbs: 0 ALUout(28672) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(7000) 1:REGR0(0) func: out:7000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.EXECUTEM(8), phase: 1, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 7000 CR: 00001000
IR: ldw s7 (8820) - (1000100000100000), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:4, tgt:0
ALU: 0:MDRout(7000) 1:REGR0(0) func: out:7000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 7000
------------------------------------------------------
cycle: 19.FETCH(1), phase: 0, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 7000 CR: 00001000
IR: DECODING (8820) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(290) OP0(290) MDRin(8) 
ALUS(0) cfsbs: 0 ALUout(290) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR1(122) 1:REGR0(0) func: out:122
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.FETCH(1), phase: 1, PC: 122, SP: 0, MAR: 1c2(7000), MDR: 7000 CR: 00001000
IR: DECODING (8820) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR1(122) 1:REGR0(0) func: out:122
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 122
------------------------------------------------------
cycle: 19.FETCHM(2), phase: 0, PC: 122, SP: 0, MAR: 122(8829), MDR: 7000 CR: 00001000
IR: DECODING (8820) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR1(122) 1:REGR0(0) func: out:122
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.FETCHM(2), phase: 1, PC: 122, SP: 0, MAR: 122(8829), MDR: 7000 CR: 00001000
IR: DECODING (8820) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:0
ALU: 0:REGR1(122) 1:REGR0(0) func: out:122
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8829
------------------------------------------------------
cycle: 19.DECODE(3), phase: 0, PC: 124, SP: 0, MAR: 122(8829), MDR: 7000 CR: 00001000
IR: DECODING (8829) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(10) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(10) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.DECODE(3), phase: 1, PC: 124, SP: 0, MAR: 122(8829), MDR: 7000 CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 000a
------------------------------------------------------
cycle: 19.DECODEM(4), phase: 0, PC: 124, SP: 0, MAR: 122(8829), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.DECODEM(4), phase: 1, PC: 124, SP: 0, MAR: 122(8829), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.READ(5), phase: 0, PC: 124, SP: 0, MAR: 122(8829), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP0(10) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(452) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(a) 1:REGR0(1ba) func: out:1c4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.READ(5), phase: 1, PC: 124, SP: 0, MAR: 122(8829), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(a) 1:REGR0(1ba) func: out:1c4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1c4
------------------------------------------------------
cycle: 19.READM(6), phase: 0, PC: 124, SP: 0, MAR: 1c4(8400), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(a) 1:REGR0(1ba) func: out:1c4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.READM(6), phase: 1, PC: 124, SP: 0, MAR: 1c4(8400), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(a) 1:REGR0(1ba) func: out:1c4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.EXECUTE(7), phase: 0, PC: 124, SP: 0, MAR: 1c4(8400), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(33792) 
ALUS(0) cfsbs: 0 ALUout(10) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(a) 1:REGR0(0) func: out:a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.EXECUTE(7), phase: 1, PC: 124, SP: 0, MAR: 1c4(8400), MDR: a CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(a) 1:REGR0(0) func: out:a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 8400
------------------------------------------------------
cycle: 19.EXECUTEM(8), phase: 0, PC: 124, SP: 0, MAR: 1c4(8400), MDR: 8400 CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(33792) 
ALUS(0) cfsbs: 0 ALUout(33792) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(8400) 1:REGR0(0) func: out:8400
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.EXECUTEM(8), phase: 1, PC: 124, SP: 0, MAR: 1c4(8400), MDR: 8400 CR: 00001000
IR: ldw s7 (8829) - (1000100000101001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(8400) 1:REGR0(0) func: out:8400
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 8400
------------------------------------------------------
cycle: 20.FETCH(1), phase: 0, PC: 124, SP: 0, MAR: 1c4(8400), MDR: 8400 CR: 00001000
IR: DECODING (8829) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(292) OP0(292) MDRin(10) 
ALUS(0) cfsbs: 0 ALUout(292) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR1(124) 1:REGR0(0) func: out:124
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.FETCH(1), phase: 1, PC: 124, SP: 0, MAR: 1c4(8400), MDR: 8400 CR: 00001000
IR: DECODING (8829) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR1(124) 1:REGR0(0) func: out:124
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 124
------------------------------------------------------
cycle: 20.FETCHM(2), phase: 0, PC: 124, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: DECODING (8829) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR1(124) 1:REGR0(0) func: out:124
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.FETCHM(2), phase: 1, PC: 124, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: DECODING (8829) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:REGR1(124) 1:REGR0(0) func: out:124
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c56
------------------------------------------------------
cycle: 20.DECODE(3), phase: 0, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: DECODING (9c56) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(21) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(21) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.DECODE(3), phase: 1, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.DECODEM(4), phase: 0, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.DECODEM(4), phase: 1, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.EXECUTE(7), phase: 0, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 REGR0(28672) REGR1(33792) OP0(28672) OP1(33792) 
ALUS(1) cfsbs: 1 ALUout(60416) 
ALUS(1) cfsbs: 1 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(7000) 1:REGR1(8400) func: out:ec00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
CR <- a
------------------------------------------------------
cycle: 20.EXECUTE(7), phase: 1, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(7000) 1:REGR1(8400) func: out:ec00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.EXECUTEM(8), phase: 0, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 1 
ALUS(1) cfsbs: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(7000) 1:REGR1(8400) func: out:ec00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.EXECUTEM(8), phase: 1, PC: 126, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(7000) 1:REGR1(8400) func: out:ec00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
------------------------------------------------------
cycle: 21.FETCH(1), phase: 0, PC: 128, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 ALUout(62464) REGR0(0) REGR1(296) OP0(296) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(296) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(128) 1:REGR0(0) func: out:128
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.FETCH(1), phase: 1, PC: 128, SP: 0, MAR: 124(9c56), MDR: 8400 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(128) 1:REGR0(0) func: out:128
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 128
------------------------------------------------------
cycle: 21.FETCHM(2), phase: 0, PC: 128, SP: 0, MAR: 128(2002), MDR: 8400 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(128) 1:REGR0(0) func: out:128
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.FETCHM(2), phase: 1, PC: 128, SP: 0, MAR: 128(2002), MDR: 8400 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(128) 1:REGR0(0) func: out:128
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 21.DECODE(3), phase: 0, PC: 12a, SP: 0, MAR: 128(2002), MDR: 8400 CR: 00001010
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.DECODE(3), phase: 1, PC: 12a, SP: 0, MAR: 128(2002), MDR: 8400 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 21.DECODEM(4), phase: 0, PC: 12a, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.DECODEM(4), phase: 1, PC: 12a, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.EXECUTE(7), phase: 0, PC: 12a, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(298) OP0(2) OP1(298) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(300) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(12a) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.EXECUTE(7), phase: 1, PC: 12a, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(12a) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.EXECUTEM(8), phase: 0, PC: 12a, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(12a) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.EXECUTEM(8), phase: 1, PC: 12a, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(12a) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 12c
------------------------------------------------------
cycle: 22.FETCH(1), phase: 0, PC: 12c, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(300) OP0(300) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(12c) 1:REGR0(0) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.FETCH(1), phase: 1, PC: 12c, SP: 0, MAR: 128(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(12c) 1:REGR0(0) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 12c
------------------------------------------------------
cycle: 22.FETCHM(2), phase: 0, PC: 12c, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(12c) 1:REGR0(0) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.FETCHM(2), phase: 1, PC: 12c, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(12c) 1:REGR0(0) func: out:12c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c8e
------------------------------------------------------
cycle: 22.DECODE(3), phase: 0, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(35) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(35) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.DECODE(3), phase: 1, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.DECODEM(4), phase: 0, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.DECODEM(4), phase: 1, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.EXECUTE(7), phase: 0, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 REGR0(33792) REGR1(28672) OP0(33792) OP1(28672) 
ALUS(1) cfsbs: 0 ALUout(5120) 
ALUS(1) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(8400) 1:REGR1(7000) func: out:1400
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.EXECUTE(7), phase: 1, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(8400) 1:REGR1(7000) func: out:1400
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.EXECUTEM(8), phase: 0, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 
ALUS(1) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(8400) 1:REGR1(7000) func: out:1400
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.EXECUTEM(8), phase: 1, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(8400) 1:REGR1(7000) func: out:1400
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.FETCH(1), phase: 0, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 ALUout(62464) REGR0(0) REGR1(302) OP0(302) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(302) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(12e) 1:REGR0(0) func: out:12e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.FETCH(1), phase: 1, PC: 12e, SP: 0, MAR: 12c(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(12e) 1:REGR0(0) func: out:12e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 12e
------------------------------------------------------
cycle: 23.FETCHM(2), phase: 0, PC: 12e, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(12e) 1:REGR0(0) func: out:12e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.FETCHM(2), phase: 1, PC: 12e, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(12e) 1:REGR0(0) func: out:12e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 23.DECODE(3), phase: 0, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.DECODE(3), phase: 1, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 23.DECODEM(4), phase: 0, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.DECODEM(4), phase: 1, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.EXECUTE(7), phase: 0, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(304) OP0(2) OP1(304) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(306) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(130) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.EXECUTE(7), phase: 1, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(130) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.EXECUTEM(8), phase: 0, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(130) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.EXECUTEM(8), phase: 1, PC: 130, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(130) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 132
------------------------------------------------------
cycle: 24.FETCH(1), phase: 0, PC: 132, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(306) OP0(306) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(132) 1:REGR0(0) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.FETCH(1), phase: 1, PC: 132, SP: 0, MAR: 12e(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(132) 1:REGR0(0) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 132
------------------------------------------------------
cycle: 24.FETCHM(2), phase: 0, PC: 132, SP: 0, MAR: 132(a2), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(132) 1:REGR0(0) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.FETCHM(2), phase: 1, PC: 132, SP: 0, MAR: 132(a2), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(132) 1:REGR0(0) func: out:132
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- a2
------------------------------------------------------
cycle: 24.DECODE(3), phase: 0, PC: 134, SP: 0, MAR: 132(a2), MDR: 2 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) cfsbs: 0 REGR1(0) OP0(2) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.DECODE(3), phase: 1, PC: 134, SP: 0, MAR: 132(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 24.DECODEM(4), phase: 0, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.DECODEM(4), phase: 1, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.EXECUTE(7), phase: 0, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) cfsbs: 0 MDRin(40) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.EXECUTE(7), phase: 1, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.EXECUTEM(8), phase: 0, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.EXECUTEM(8), phase: 1, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
------------------------------------------------------
cycle: 25.FETCH(1), phase: 0, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(308) OP0(308) 
ALUS(0) cfsbs: 0 ALUout(308) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(134) 1:REGR0(0) func: out:134
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.FETCH(1), phase: 1, PC: 134, SP: 0, MAR: 132(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(134) 1:REGR0(0) func: out:134
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 134
------------------------------------------------------
cycle: 25.FETCHM(2), phase: 0, PC: 134, SP: 0, MAR: 134(14), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(134) 1:REGR0(0) func: out:134
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.FETCHM(2), phase: 1, PC: 134, SP: 0, MAR: 134(14), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(134) 1:REGR0(0) func: out:134
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 14
------------------------------------------------------
cycle: 25.DECODE(3), phase: 0, PC: 136, SP: 0, MAR: 134(14), MDR: 14 CR: 00001000
IR: DECODING (14) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(20) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.DECODE(3), phase: 1, PC: 136, SP: 0, MAR: 134(14), MDR: 14 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 25.DECODEM(4), phase: 0, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(2) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.DECODEM(4), phase: 1, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.EXECUTE(7), phase: 0, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(5) ALUS(0) cfsbs: 0 MDRin(5) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.EXECUTE(7), phase: 1, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.EXECUTEM(8), phase: 0, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.EXECUTEM(8), phase: 1, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 2
------------------------------------------------------
cycle: 26.FETCH(1), phase: 0, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: DECODING (14) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(310) OP0(310) 
ALUS(0) cfsbs: 0 ALUout(310) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(136) 1:REGR0(0) func: out:136
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.FETCH(1), phase: 1, PC: 136, SP: 0, MAR: 134(14), MDR: 2 CR: 00001000
IR: DECODING (14) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(136) 1:REGR0(0) func: out:136
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 136
------------------------------------------------------
cycle: 26.FETCHM(2), phase: 0, PC: 136, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: DECODING (14) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(136) 1:REGR0(0) func: out:136
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.FETCHM(2), phase: 1, PC: 136, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: DECODING (14) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(136) 1:REGR0(0) func: out:136
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b614
------------------------------------------------------
cycle: 26.DECODE(3), phase: 0, PC: 138, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.DECODE(3), phase: 1, PC: 138, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.DECODEM(4), phase: 0, PC: 138, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.DECODEM(4), phase: 1, PC: 138, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.READ(5), phase: 0, PC: 138, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(20) OP1(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.READ(5), phase: 1, PC: 138, SP: 0, MAR: 136(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 26.READM(6), phase: 0, PC: 138, SP: 0, MAR: 14(100), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.READM(6), phase: 1, PC: 138, SP: 0, MAR: 14(100), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.EXECUTE(7), phase: 0, PC: 138, SP: 0, MAR: 14(100), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(2) REGR1(0) OP0(2) OP1(0) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(2) MDRin(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.EXECUTE(7), phase: 1, PC: 138, SP: 0, MAR: 14(1), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 26.EXECUTEM(8), phase: 0, PC: 138, SP: 0, MAR: 14(100), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
RAM_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[14H] <- 2 (200)
------------------------------------------------------
cycle: 26.EXECUTEM(8), phase: 1, PC: 138, SP: 0, MAR: 14(2), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.FETCH(1), phase: 0, PC: 138, SP: 0, MAR: 14(200), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(312) OP0(312) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(312) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(138) 1:REGR0(0) func: out:138
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.FETCH(1), phase: 1, PC: 138, SP: 0, MAR: 14(200), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(138) 1:REGR0(0) func: out:138
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 138
------------------------------------------------------
cycle: 27.FETCHM(2), phase: 0, PC: 138, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(138) 1:REGR0(0) func: out:138
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.FETCHM(2), phase: 1, PC: 138, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(138) 1:REGR0(0) func: out:138
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9401
------------------------------------------------------
cycle: 27.DECODE(3), phase: 0, PC: 13a, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.DECODE(3), phase: 1, PC: 13a, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.DECODEM(4), phase: 0, PC: 13a, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.DECODEM(4), phase: 1, PC: 13a, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
------------------------------------------------------
cycle: 28.FETCH(1), phase: 0, PC: 13a, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(314) OP0(314) 
ALUS(0) cfsbs: 0 ALUout(314) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(13a) 1:REGR0(0) func: out:13a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 28.FETCH(1), phase: 1, PC: 13a, SP: 0, MAR: 138(9401), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(13a) 1:REGR0(0) func: out:13a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 13a
------------------------------------------------------
cycle: 28.FETCHM(2), phase: 0, PC: 13a, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(13a) 1:REGR0(0) func: out:13a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 28.FETCHM(2), phase: 1, PC: 13a, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(13a) 1:REGR0(0) func: out:13a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9402
------------------------------------------------------
cycle: 28.DECODE(3), phase: 0, PC: 13c, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 28.DECODE(3), phase: 1, PC: 13c, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 28.DECODEM(4), phase: 0, PC: 13c, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 28.DECODEM(4), phase: 1, PC: 13c, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
------------------------------------------------------
cycle: 29.FETCH(1), phase: 0, PC: 13c, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(316) OP0(316) 
ALUS(0) cfsbs: 0 ALUout(316) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(13c) 1:REGR0(0) func: out:13c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 29.FETCH(1), phase: 1, PC: 13c, SP: 0, MAR: 13a(9402), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(13c) 1:REGR0(0) func: out:13c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 13c
------------------------------------------------------
cycle: 29.FETCHM(2), phase: 0, PC: 13c, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(13c) 1:REGR0(0) func: out:13c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 29.FETCHM(2), phase: 1, PC: 13c, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(13c) 1:REGR0(0) func: out:13c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9403
------------------------------------------------------
cycle: 29.DECODE(3), phase: 0, PC: 13e, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 29.DECODE(3), phase: 1, PC: 13e, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 29.DECODEM(4), phase: 0, PC: 13e, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 29.DECODEM(4), phase: 1, PC: 13e, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
------------------------------------------------------
cycle: 30.FETCH(1), phase: 0, PC: 13e, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(318) OP0(318) 
ALUS(0) cfsbs: 0 ALUout(318) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(13e) 1:REGR0(0) func: out:13e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 30.FETCH(1), phase: 1, PC: 13e, SP: 0, MAR: 13c(9403), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(13e) 1:REGR0(0) func: out:13e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 13e
------------------------------------------------------
cycle: 30.FETCHM(2), phase: 0, PC: 13e, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(13e) 1:REGR0(0) func: out:13e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 30.FETCHM(2), phase: 1, PC: 13e, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(13e) 1:REGR0(0) func: out:13e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9405
------------------------------------------------------
cycle: 30.DECODE(3), phase: 0, PC: 140, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(1) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 30.DECODE(3), phase: 1, PC: 140, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 30.DECODEM(4), phase: 0, PC: 140, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 30.DECODEM(4), phase: 1, PC: 140, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
------------------------------------------------------
cycle: 31.FETCH(1), phase: 0, PC: 140, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(320) OP0(320) 
ALUS(0) cfsbs: 0 ALUout(320) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(140) 1:REGR0(0) func: out:140
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.FETCH(1), phase: 1, PC: 140, SP: 0, MAR: 13e(9405), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(140) 1:REGR0(0) func: out:140
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 140
------------------------------------------------------
cycle: 31.FETCHM(2), phase: 0, PC: 140, SP: 0, MAR: 140(dd1), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(140) 1:REGR0(0) func: out:140
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.FETCHM(2), phase: 1, PC: 140, SP: 0, MAR: 140(dd1), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(140) 1:REGR0(0) func: out:140
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- dd1
------------------------------------------------------
cycle: 31.DECODE(3), phase: 0, PC: 142, SP: 0, MAR: 140(dd1), MDR: 2 CR: 00001000
IR: DECODING (dd1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(442) ALUS(0) cfsbs: 0 REGR1(0) OP0(2) MDRin(442) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.DECODE(3), phase: 1, PC: 142, SP: 0, MAR: 140(dd1), MDR: 2 CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 01ba
------------------------------------------------------
cycle: 31.DECODEM(4), phase: 0, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(442) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.DECODEM(4), phase: 1, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.EXECUTE(7), phase: 0, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65524) ALUS(0) cfsbs: 0 MDRin(65524) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.EXECUTE(7), phase: 1, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.EXECUTEM(8), phase: 0, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.EXECUTEM(8), phase: 1, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 1ba
------------------------------------------------------
cycle: 32.FETCH(1), phase: 0, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(322) OP0(322) 
ALUS(0) cfsbs: 0 ALUout(322) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(142) 1:REGR0(0) func: out:142
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.FETCH(1), phase: 1, PC: 142, SP: 0, MAR: 140(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(142) 1:REGR0(0) func: out:142
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 142
------------------------------------------------------
cycle: 32.FETCHM(2), phase: 0, PC: 142, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(142) 1:REGR0(0) func: out:142
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.FETCHM(2), phase: 1, PC: 142, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(142) 1:REGR0(0) func: out:142
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9445
------------------------------------------------------
cycle: 32.DECODE(3), phase: 0, PC: 144, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(17) ALUS(0) cfsbs: 0 REGR0(442) REGR1(0) OP0(442) MDRin(17) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.DECODE(3), phase: 1, PC: 144, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.DECODEM(4), phase: 0, PC: 144, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.DECODEM(4), phase: 1, PC: 144, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 1ba
------------------------------------------------------
cycle: 33.FETCH(1), phase: 0, PC: 144, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(324) OP0(324) 
ALUS(0) cfsbs: 0 ALUout(324) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(144) 1:REGR0(0) func: out:144
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.FETCH(1), phase: 1, PC: 144, SP: 0, MAR: 142(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(144) 1:REGR0(0) func: out:144
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 144
------------------------------------------------------
cycle: 33.FETCHM(2), phase: 0, PC: 144, SP: 0, MAR: 144(371), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(144) 1:REGR0(0) func: out:144
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.FETCHM(2), phase: 1, PC: 144, SP: 0, MAR: 144(371), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(144) 1:REGR0(0) func: out:144
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 371
------------------------------------------------------
cycle: 33.DECODE(3), phase: 0, PC: 146, SP: 0, MAR: 144(371), MDR: 1ba CR: 00001000
IR: DECODING (371) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(110) ALUS(0) cfsbs: 0 REGR1(0) OP0(442) MDRin(110) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.DECODE(3), phase: 1, PC: 146, SP: 0, MAR: 144(371), MDR: 1ba CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 006e
------------------------------------------------------
cycle: 33.DECODEM(4), phase: 0, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(110) 
ALUS(0) cfsbs: 0 ALUout(110) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(6e) 1:REGR0(0) func: out:6e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.DECODEM(4), phase: 1, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(6e) 1:REGR0(0) func: out:6e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.EXECUTE(7), phase: 0, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65500) ALUS(0) cfsbs: 0 MDRin(65500) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(6e) 1:REGR0(0) func: out:6e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.EXECUTE(7), phase: 1, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(6e) 1:REGR0(0) func: out:6e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.EXECUTEM(8), phase: 0, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(6e) 1:REGR0(0) func: out:6e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.EXECUTEM(8), phase: 1, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: ldi (371) - (0000001101110001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:6, tgt:1
ALU: 0:MDRout(6e) 1:REGR0(0) func: out:6e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 6e
------------------------------------------------------
cycle: 34.FETCH(1), phase: 0, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: DECODING (371) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(326) OP0(326) 
ALUS(0) cfsbs: 0 ALUout(326) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:REGR1(146) 1:REGR0(0) func: out:146
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.FETCH(1), phase: 1, PC: 146, SP: 0, MAR: 144(371), MDR: 6e CR: 00001000
IR: DECODING (371) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:REGR1(146) 1:REGR0(0) func: out:146
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 146
------------------------------------------------------
cycle: 34.FETCHM(2), phase: 0, PC: 146, SP: 0, MAR: 146(8809), MDR: 6e CR: 00001000
IR: DECODING (371) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:REGR1(146) 1:REGR0(0) func: out:146
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.FETCHM(2), phase: 1, PC: 146, SP: 0, MAR: 146(8809), MDR: 6e CR: 00001000
IR: DECODING (371) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:6, tgt:1
ALU: 0:REGR1(146) 1:REGR0(0) func: out:146
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8809
------------------------------------------------------
cycle: 34.DECODE(3), phase: 0, PC: 148, SP: 0, MAR: 146(8809), MDR: 6e CR: 00001000
IR: DECODING (8809) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.DECODE(3), phase: 1, PC: 148, SP: 0, MAR: 146(8809), MDR: 6e CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 34.DECODEM(4), phase: 0, PC: 148, SP: 0, MAR: 146(8809), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.DECODEM(4), phase: 1, PC: 148, SP: 0, MAR: 146(8809), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.READ(5), phase: 0, PC: 148, SP: 0, MAR: 146(8809), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP0(2) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(444) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.READ(5), phase: 1, PC: 148, SP: 0, MAR: 146(8809), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1bc
------------------------------------------------------
cycle: 34.READM(6), phase: 0, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.READM(6), phase: 1, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.EXECUTE(7), phase: 0, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(65280) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.EXECUTE(7), phase: 1, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ff00
------------------------------------------------------
cycle: 34.EXECUTEM(8), phase: 0, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(65280) 
ALUS(0) cfsbs: 0 ALUout(65280) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(ff00) 1:REGR0(0) func: out:ff00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.EXECUTEM(8), phase: 1, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: ldw s7 (8809) - (1000100000001001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(ff00) 1:REGR0(0) func: out:ff00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- ff00
------------------------------------------------------
cycle: 35.FETCH(1), phase: 0, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: DECODING (8809) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(328) OP0(328) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(328) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR1(148) 1:REGR0(0) func: out:148
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.FETCH(1), phase: 1, PC: 148, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: DECODING (8809) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR1(148) 1:REGR0(0) func: out:148
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 148
------------------------------------------------------
cycle: 35.FETCHM(2), phase: 0, PC: 148, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: DECODING (8809) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR1(148) 1:REGR0(0) func: out:148
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.FETCHM(2), phase: 1, PC: 148, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: DECODING (8809) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:REGR1(148) 1:REGR0(0) func: out:148
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c56
------------------------------------------------------
cycle: 35.DECODE(3), phase: 0, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: DECODING (9c56) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(21) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(21) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.DECODE(3), phase: 1, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.DECODEM(4), phase: 0, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.DECODEM(4), phase: 1, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.EXECUTE(7), phase: 0, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 REGR0(110) REGR1(65280) OP0(110) OP1(65280) 
ALUS(1) cfsbs: 1 ALUout(366) 
ALUS(1) cfsbs: 1 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(6e) 1:REGR1(ff00) func: out:16e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
CR <- a
------------------------------------------------------
cycle: 35.EXECUTE(7), phase: 1, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(6e) 1:REGR1(ff00) func: out:16e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.EXECUTEM(8), phase: 0, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 1 
ALUS(1) cfsbs: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(6e) 1:REGR1(ff00) func: out:16e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.EXECUTEM(8), phase: 1, PC: 14a, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(6e) 1:REGR1(ff00) func: out:16e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
------------------------------------------------------
cycle: 36.FETCH(1), phase: 0, PC: 14c, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 ALUout(65390) REGR0(0) REGR1(332) OP0(332) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(332) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(14c) 1:REGR0(0) func: out:14c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.FETCH(1), phase: 1, PC: 14c, SP: 0, MAR: 148(9c56), MDR: ff00 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(14c) 1:REGR0(0) func: out:14c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14c
------------------------------------------------------
cycle: 36.FETCHM(2), phase: 0, PC: 14c, SP: 0, MAR: 14c(2002), MDR: ff00 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(14c) 1:REGR0(0) func: out:14c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.FETCHM(2), phase: 1, PC: 14c, SP: 0, MAR: 14c(2002), MDR: ff00 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(14c) 1:REGR0(0) func: out:14c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 36.DECODE(3), phase: 0, PC: 14e, SP: 0, MAR: 14c(2002), MDR: ff00 CR: 00001010
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.DECODE(3), phase: 1, PC: 14e, SP: 0, MAR: 14c(2002), MDR: ff00 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 36.DECODEM(4), phase: 0, PC: 14e, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.DECODEM(4), phase: 1, PC: 14e, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.EXECUTE(7), phase: 0, PC: 14e, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(334) OP0(2) OP1(334) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(336) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(14e) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.EXECUTE(7), phase: 1, PC: 14e, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(14e) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.EXECUTEM(8), phase: 0, PC: 14e, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(14e) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.EXECUTEM(8), phase: 1, PC: 14e, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(14e) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 150
------------------------------------------------------
cycle: 37.FETCH(1), phase: 0, PC: 150, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(336) OP0(336) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(150) 1:REGR0(0) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.FETCH(1), phase: 1, PC: 150, SP: 0, MAR: 14c(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(150) 1:REGR0(0) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 150
------------------------------------------------------
cycle: 37.FETCHM(2), phase: 0, PC: 150, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(150) 1:REGR0(0) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.FETCHM(2), phase: 1, PC: 150, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(150) 1:REGR0(0) func: out:150
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c8e
------------------------------------------------------
cycle: 37.DECODE(3), phase: 0, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(35) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(35) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.DECODE(3), phase: 1, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.DECODEM(4), phase: 0, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.DECODEM(4), phase: 1, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.EXECUTE(7), phase: 0, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 REGR0(65280) REGR1(110) OP0(65280) OP1(110) 
ALUS(1) cfsbs: 0 ALUout(65170) 
ALUS(1) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(ff00) 1:REGR1(6e) func: out:fe92
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.EXECUTE(7), phase: 1, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(ff00) 1:REGR1(6e) func: out:fe92
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.EXECUTEM(8), phase: 0, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 
ALUS(1) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(ff00) 1:REGR1(6e) func: out:fe92
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.EXECUTEM(8), phase: 1, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(ff00) 1:REGR1(6e) func: out:fe92
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.FETCH(1), phase: 0, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 ALUout(65390) REGR0(0) REGR1(338) OP0(338) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(338) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(152) 1:REGR0(0) func: out:152
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.FETCH(1), phase: 1, PC: 152, SP: 0, MAR: 150(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(152) 1:REGR0(0) func: out:152
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 152
------------------------------------------------------
cycle: 38.FETCHM(2), phase: 0, PC: 152, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(152) 1:REGR0(0) func: out:152
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.FETCHM(2), phase: 1, PC: 152, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(152) 1:REGR0(0) func: out:152
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 38.DECODE(3), phase: 0, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.DECODE(3), phase: 1, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 38.DECODEM(4), phase: 0, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.DECODEM(4), phase: 1, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.EXECUTE(7), phase: 0, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(340) OP0(2) OP1(340) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(342) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(154) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.EXECUTE(7), phase: 1, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(154) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.EXECUTEM(8), phase: 0, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(154) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.EXECUTEM(8), phase: 1, PC: 154, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(154) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 156
------------------------------------------------------
cycle: 39.FETCH(1), phase: 0, PC: 156, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(342) OP0(342) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(156) 1:REGR0(0) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.FETCH(1), phase: 1, PC: 156, SP: 0, MAR: 152(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(156) 1:REGR0(0) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 156
------------------------------------------------------
cycle: 39.FETCHM(2), phase: 0, PC: 156, SP: 0, MAR: 156(a2), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(156) 1:REGR0(0) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.FETCHM(2), phase: 1, PC: 156, SP: 0, MAR: 156(a2), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(156) 1:REGR0(0) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- a2
------------------------------------------------------
cycle: 39.DECODE(3), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 2 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) cfsbs: 0 REGR1(0) OP0(2) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.DECODE(3), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 39.DECODEM(4), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.DECODEM(4), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.EXECUTE(7), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) cfsbs: 0 MDRin(40) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.EXECUTE(7), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.EXECUTEM(8), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.EXECUTEM(8), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
------------------------------------------------------
cycle: 40.FETCH(1), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(344) OP0(344) 
ALUS(0) cfsbs: 0 ALUout(344) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(158) 1:REGR0(0) func: out:158
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.FETCH(1), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(158) 1:REGR0(0) func: out:158
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 158
------------------------------------------------------
cycle: 40.FETCHM(2), phase: 0, PC: 158, SP: 0, MAR: 158(1c), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(158) 1:REGR0(0) func: out:158
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.FETCHM(2), phase: 1, PC: 158, SP: 0, MAR: 158(1c), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(158) 1:REGR0(0) func: out:158
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 1c
------------------------------------------------------
cycle: 40.DECODE(3), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 14 CR: 00001000
IR: DECODING (1c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(3) ALUS(0) cfsbs: 0 REGR1(0) OP0(20) MDRin(3) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.DECODE(3), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 14 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0003
------------------------------------------------------
cycle: 40.DECODEM(4), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(3) 
ALUS(0) cfsbs: 0 ALUout(3) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.DECODEM(4), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.EXECUTE(7), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(7) ALUS(0) cfsbs: 0 MDRin(7) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.EXECUTE(7), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.EXECUTEM(8), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.EXECUTEM(8), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 3
------------------------------------------------------
cycle: 41.FETCH(1), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: DECODING (1c) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(346) OP0(346) 
ALUS(0) cfsbs: 0 ALUout(346) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:REGR1(15a) 1:REGR0(0) func: out:15a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.FETCH(1), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3 CR: 00001000
IR: DECODING (1c) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:REGR1(15a) 1:REGR0(0) func: out:15a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 15a
------------------------------------------------------
cycle: 41.FETCHM(2), phase: 0, PC: 15a, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: DECODING (1c) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:REGR1(15a) 1:REGR0(0) func: out:15a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.FETCHM(2), phase: 1, PC: 15a, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: DECODING (1c) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:REGR1(15a) 1:REGR0(0) func: out:15a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b614
------------------------------------------------------
cycle: 41.DECODE(3), phase: 0, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
IRimm(5) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.DECODE(3), phase: 1, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.DECODEM(4), phase: 0, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.DECODEM(4), phase: 1, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.READ(5), phase: 0, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(20) OP1(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.READ(5), phase: 1, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 41.READM(6), phase: 0, PC: 15c, SP: 0, MAR: 14(200), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.READM(6), phase: 1, PC: 15c, SP: 0, MAR: 14(200), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.EXECUTE(7), phase: 0, PC: 15c, SP: 0, MAR: 14(200), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(3) REGR1(0) OP0(3) OP1(0) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(3) MDRin(3) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.EXECUTE(7), phase: 1, PC: 15c, SP: 0, MAR: 14(2), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0003
------------------------------------------------------
cycle: 41.EXECUTEM(8), phase: 0, PC: 15c, SP: 0, MAR: 14(200), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
RAM_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[14H] <- 3 (300)
------------------------------------------------------
cycle: 41.EXECUTEM(8), phase: 1, PC: 15c, SP: 0, MAR: 14(3), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.FETCH(1), phase: 0, PC: 15c, SP: 0, MAR: 14(300), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(348) OP0(348) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(348) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(15c) 1:REGR0(0) func: out:15c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.FETCH(1), phase: 1, PC: 15c, SP: 0, MAR: 14(300), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(15c) 1:REGR0(0) func: out:15c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 15c
------------------------------------------------------
cycle: 42.FETCHM(2), phase: 0, PC: 15c, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(15c) 1:REGR0(0) func: out:15c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.FETCHM(2), phase: 1, PC: 15c, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(15c) 1:REGR0(0) func: out:15c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9401
------------------------------------------------------
cycle: 42.DECODE(3), phase: 0, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.DECODE(3), phase: 1, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.DECODEM(4), phase: 0, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.DECODEM(4), phase: 1, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
------------------------------------------------------
cycle: 43.FETCH(1), phase: 0, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(350) OP0(350) 
ALUS(0) cfsbs: 0 ALUout(350) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(15e) 1:REGR0(0) func: out:15e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.FETCH(1), phase: 1, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(15e) 1:REGR0(0) func: out:15e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 15e
------------------------------------------------------
cycle: 43.FETCHM(2), phase: 0, PC: 15e, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(15e) 1:REGR0(0) func: out:15e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.FETCHM(2), phase: 1, PC: 15e, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(15e) 1:REGR0(0) func: out:15e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9402
------------------------------------------------------
cycle: 43.DECODE(3), phase: 0, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.DECODE(3), phase: 1, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.DECODEM(4), phase: 0, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.DECODEM(4), phase: 1, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
------------------------------------------------------
cycle: 44.FETCH(1), phase: 0, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(352) OP0(352) 
ALUS(0) cfsbs: 0 ALUout(352) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(160) 1:REGR0(0) func: out:160
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 44.FETCH(1), phase: 1, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(160) 1:REGR0(0) func: out:160
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 160
------------------------------------------------------
cycle: 44.FETCHM(2), phase: 0, PC: 160, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(160) 1:REGR0(0) func: out:160
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 44.FETCHM(2), phase: 1, PC: 160, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(160) 1:REGR0(0) func: out:160
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9403
------------------------------------------------------
cycle: 44.DECODE(3), phase: 0, PC: 162, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 44.DECODE(3), phase: 1, PC: 162, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 44.DECODEM(4), phase: 0, PC: 162, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 44.DECODEM(4), phase: 1, PC: 162, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
------------------------------------------------------
cycle: 45.FETCH(1), phase: 0, PC: 162, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(354) OP0(354) 
ALUS(0) cfsbs: 0 ALUout(354) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(162) 1:REGR0(0) func: out:162
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 45.FETCH(1), phase: 1, PC: 162, SP: 0, MAR: 160(9403), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(162) 1:REGR0(0) func: out:162
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 162
------------------------------------------------------
cycle: 45.FETCHM(2), phase: 0, PC: 162, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(162) 1:REGR0(0) func: out:162
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 45.FETCHM(2), phase: 1, PC: 162, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(162) 1:REGR0(0) func: out:162
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9405
------------------------------------------------------
cycle: 45.DECODE(3), phase: 0, PC: 164, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(1) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 45.DECODE(3), phase: 1, PC: 164, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 45.DECODEM(4), phase: 0, PC: 164, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 45.DECODEM(4), phase: 1, PC: 164, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
------------------------------------------------------
cycle: 46.FETCH(1), phase: 0, PC: 164, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(356) OP0(356) 
ALUS(0) cfsbs: 0 ALUout(356) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(164) 1:REGR0(0) func: out:164
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.FETCH(1), phase: 1, PC: 164, SP: 0, MAR: 162(9405), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(164) 1:REGR0(0) func: out:164
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 164
------------------------------------------------------
cycle: 46.FETCHM(2), phase: 0, PC: 164, SP: 0, MAR: 164(dd1), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(164) 1:REGR0(0) func: out:164
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.FETCHM(2), phase: 1, PC: 164, SP: 0, MAR: 164(dd1), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(164) 1:REGR0(0) func: out:164
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- dd1
------------------------------------------------------
cycle: 46.DECODE(3), phase: 0, PC: 166, SP: 0, MAR: 164(dd1), MDR: 3 CR: 00001000
IR: DECODING (dd1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(442) ALUS(0) cfsbs: 0 REGR1(0) OP0(3) MDRin(442) 
ALUS(0) cfsbs: 0 ALUout(3) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.DECODE(3), phase: 1, PC: 166, SP: 0, MAR: 164(dd1), MDR: 3 CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 01ba
------------------------------------------------------
cycle: 46.DECODEM(4), phase: 0, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(442) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.DECODEM(4), phase: 1, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.EXECUTE(7), phase: 0, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65524) ALUS(0) cfsbs: 0 MDRin(65524) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.EXECUTE(7), phase: 1, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.EXECUTEM(8), phase: 0, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.EXECUTEM(8), phase: 1, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 1ba
------------------------------------------------------
cycle: 47.FETCH(1), phase: 0, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(358) OP0(358) 
ALUS(0) cfsbs: 0 ALUout(358) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(166) 1:REGR0(0) func: out:166
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 47.FETCH(1), phase: 1, PC: 166, SP: 0, MAR: 164(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(166) 1:REGR0(0) func: out:166
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 166
------------------------------------------------------
cycle: 47.FETCHM(2), phase: 0, PC: 166, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(166) 1:REGR0(0) func: out:166
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 47.FETCHM(2), phase: 1, PC: 166, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(166) 1:REGR0(0) func: out:166
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9445
------------------------------------------------------
cycle: 47.DECODE(3), phase: 0, PC: 168, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(17) ALUS(0) cfsbs: 0 REGR0(442) REGR1(0) OP0(442) MDRin(17) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 47.DECODE(3), phase: 1, PC: 168, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 47.DECODEM(4), phase: 0, PC: 168, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 47.DECODEM(4), phase: 1, PC: 168, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 1ba
------------------------------------------------------
cycle: 48.FETCH(1), phase: 0, PC: 168, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(360) OP0(360) 
ALUS(0) cfsbs: 0 ALUout(360) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(168) 1:REGR0(0) func: out:168
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.FETCH(1), phase: 1, PC: 168, SP: 0, MAR: 166(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(168) 1:REGR0(0) func: out:168
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 168
------------------------------------------------------
cycle: 48.FETCHM(2), phase: 0, PC: 168, SP: 0, MAR: 168(8810), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(168) 1:REGR0(0) func: out:168
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.FETCHM(2), phase: 1, PC: 168, SP: 0, MAR: 168(8810), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(168) 1:REGR0(0) func: out:168
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8810
------------------------------------------------------
cycle: 48.DECODE(3), phase: 0, PC: 16a, SP: 0, MAR: 168(8810), MDR: 1ba CR: 00001000
IR: DECODING (8810) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(4) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.DECODE(3), phase: 1, PC: 16a, SP: 0, MAR: 168(8810), MDR: 1ba CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 48.DECODEM(4), phase: 0, PC: 16a, SP: 0, MAR: 168(8810), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.DECODEM(4), phase: 1, PC: 16a, SP: 0, MAR: 168(8810), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.READ(5), phase: 0, PC: 16a, SP: 0, MAR: 168(8810), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP0(4) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(446) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.READ(5), phase: 1, PC: 16a, SP: 0, MAR: 168(8810), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1be
------------------------------------------------------
cycle: 48.READM(6), phase: 0, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.READM(6), phase: 1, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.EXECUTE(7), phase: 0, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(32768) 
ALUS(0) cfsbs: 0 ALUout(4) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.EXECUTE(7), phase: 1, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 8000
------------------------------------------------------
cycle: 48.EXECUTEM(8), phase: 0, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(32768) 
ALUS(0) cfsbs: 0 ALUout(32768) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(8000) 1:REGR0(0) func: out:8000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.EXECUTEM(8), phase: 1, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: ldw s7 (8810) - (1000100000010000), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(8000) 1:REGR0(0) func: out:8000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 8000
------------------------------------------------------
cycle: 49.FETCH(1), phase: 0, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: DECODING (8810) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(362) OP0(362) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(362) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR1(16a) 1:REGR0(0) func: out:16a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.FETCH(1), phase: 1, PC: 16a, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: DECODING (8810) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR1(16a) 1:REGR0(0) func: out:16a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 16a
------------------------------------------------------
cycle: 49.FETCHM(2), phase: 0, PC: 16a, SP: 0, MAR: 16a(8801), MDR: 8000 CR: 00001000
IR: DECODING (8810) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR1(16a) 1:REGR0(0) func: out:16a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.FETCHM(2), phase: 1, PC: 16a, SP: 0, MAR: 16a(8801), MDR: 8000 CR: 00001000
IR: DECODING (8810) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR1(16a) 1:REGR0(0) func: out:16a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8801
------------------------------------------------------
cycle: 49.DECODE(3), phase: 0, PC: 16c, SP: 0, MAR: 16a(8801), MDR: 8000 CR: 00001000
IR: DECODING (8801) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(0) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.DECODE(3), phase: 1, PC: 16c, SP: 0, MAR: 16a(8801), MDR: 8000 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
------------------------------------------------------
cycle: 49.DECODEM(4), phase: 0, PC: 16c, SP: 0, MAR: 16a(8801), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.DECODEM(4), phase: 1, PC: 16c, SP: 0, MAR: 16a(8801), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.READ(5), phase: 0, PC: 16c, SP: 0, MAR: 16a(8801), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(1ba) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.READ(5), phase: 1, PC: 16c, SP: 0, MAR: 16a(8801), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(1ba) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1ba
------------------------------------------------------
cycle: 49.READM(6), phase: 0, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(1ba) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.READM(6), phase: 1, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(1ba) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.EXECUTE(7), phase: 0, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(61440) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.EXECUTE(7), phase: 1, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: 0 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- f000
------------------------------------------------------
cycle: 49.EXECUTEM(8), phase: 0, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: f000 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(61440) 
ALUS(0) cfsbs: 0 ALUout(61440) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(f000) 1:REGR0(0) func: out:f000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.EXECUTEM(8), phase: 1, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: f000 CR: 00001000
IR: ldw s7 (8801) - (1000100000000001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(f000) 1:REGR0(0) func: out:f000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- f000
------------------------------------------------------
cycle: 50.FETCH(1), phase: 0, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: f000 CR: 00001000
IR: DECODING (8801) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(364) OP0(364) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(364) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(16c) 1:REGR0(0) func: out:16c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.FETCH(1), phase: 1, PC: 16c, SP: 0, MAR: 1ba(f000), MDR: f000 CR: 00001000
IR: DECODING (8801) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(16c) 1:REGR0(0) func: out:16c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 16c
------------------------------------------------------
cycle: 50.FETCHM(2), phase: 0, PC: 16c, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: DECODING (8801) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(16c) 1:REGR0(0) func: out:16c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.FETCHM(2), phase: 1, PC: 16c, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: DECODING (8801) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(16c) 1:REGR0(0) func: out:16c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c56
------------------------------------------------------
cycle: 50.DECODE(3), phase: 0, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: DECODING (9c56) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(21) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(21) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.DECODE(3), phase: 1, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.DECODEM(4), phase: 0, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.DECODEM(4), phase: 1, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.EXECUTE(7), phase: 0, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001000
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 REGR0(32768) REGR1(61440) OP0(32768) OP1(61440) 
ALUS(1) cfsbs: 1 ALUout(36864) 
ALUS(1) cfsbs: 1 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(8000) 1:REGR1(f000) func: out:9000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
CR <- a
------------------------------------------------------
cycle: 50.EXECUTE(7), phase: 1, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(8000) 1:REGR1(f000) func: out:9000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.EXECUTEM(8), phase: 0, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 1 
ALUS(1) cfsbs: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(8000) 1:REGR1(f000) func: out:9000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.EXECUTEM(8), phase: 1, PC: 16e, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001010
IR: skip.c (9c56) - (1001110001010110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR0(8000) 1:REGR1(f000) func: out:9000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
------------------------------------------------------
cycle: 51.FETCH(1), phase: 0, PC: 170, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 1 ALUout(28672) REGR0(0) REGR1(368) OP0(368) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(368) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(170) 1:REGR0(0) func: out:170
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.FETCH(1), phase: 1, PC: 170, SP: 0, MAR: 16c(9c56), MDR: f000 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(170) 1:REGR0(0) func: out:170
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 170
------------------------------------------------------
cycle: 51.FETCHM(2), phase: 0, PC: 170, SP: 0, MAR: 170(2002), MDR: f000 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(170) 1:REGR0(0) func: out:170
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.FETCHM(2), phase: 1, PC: 170, SP: 0, MAR: 170(2002), MDR: f000 CR: 00001010
IR: DECODING (9c56) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:6
ALU: 0:REGR1(170) 1:REGR0(0) func: out:170
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 51.DECODE(3), phase: 0, PC: 172, SP: 0, MAR: 170(2002), MDR: f000 CR: 00001010
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.DECODE(3), phase: 1, PC: 172, SP: 0, MAR: 170(2002), MDR: f000 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 51.DECODEM(4), phase: 0, PC: 172, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.DECODEM(4), phase: 1, PC: 172, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.EXECUTE(7), phase: 0, PC: 172, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(370) OP0(2) OP1(370) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(372) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(172) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.EXECUTE(7), phase: 1, PC: 172, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(172) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.EXECUTEM(8), phase: 0, PC: 172, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(172) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.EXECUTEM(8), phase: 1, PC: 172, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(172) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 174
------------------------------------------------------
cycle: 52.FETCH(1), phase: 0, PC: 174, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(372) OP0(372) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(174) 1:REGR0(0) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.FETCH(1), phase: 1, PC: 174, SP: 0, MAR: 170(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(174) 1:REGR0(0) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 174
------------------------------------------------------
cycle: 52.FETCHM(2), phase: 0, PC: 174, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(174) 1:REGR0(0) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.FETCHM(2), phase: 1, PC: 174, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(174) 1:REGR0(0) func: out:174
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c8e
------------------------------------------------------
cycle: 52.DECODE(3), phase: 0, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(35) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(35) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.DECODE(3), phase: 1, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.DECODEM(4), phase: 0, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.DECODEM(4), phase: 1, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.EXECUTE(7), phase: 0, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 REGR0(61440) REGR1(32768) OP0(61440) OP1(32768) 
ALUS(1) cfsbs: 0 ALUout(28672) 
ALUS(1) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(f000) 1:REGR1(8000) func: out:7000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.EXECUTE(7), phase: 1, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(f000) 1:REGR1(8000) func: out:7000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.EXECUTEM(8), phase: 0, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULT) SKIP ALUS(1) cfsbs: 0 
ALUS(1) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(f000) 1:REGR1(8000) func: out:7000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.EXECUTEM(8), phase: 1, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: skip.c (9c8e) - (1001110010001110), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR0(f000) 1:REGR1(8000) func: out:7000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.FETCH(1), phase: 0, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 1 REGR0(0) REGR1(374) OP0(374) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(374) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(176) 1:REGR0(0) func: out:176
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.FETCH(1), phase: 1, PC: 176, SP: 0, MAR: 174(9c8e), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(176) 1:REGR0(0) func: out:176
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 176
------------------------------------------------------
cycle: 53.FETCHM(2), phase: 0, PC: 176, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(176) 1:REGR0(0) func: out:176
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.FETCHM(2), phase: 1, PC: 176, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: DECODING (9c8e) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:6
ALU: 0:REGR1(176) 1:REGR0(0) func: out:176
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 53.DECODE(3), phase: 0, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.DECODE(3), phase: 1, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 53.DECODEM(4), phase: 0, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.DECODEM(4), phase: 1, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.EXECUTE(7), phase: 0, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(376) OP0(2) OP1(376) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(378) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(178) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.EXECUTE(7), phase: 1, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(178) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.EXECUTEM(8), phase: 0, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(178) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.EXECUTEM(8), phase: 1, PC: 178, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(178) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 17a
------------------------------------------------------
cycle: 54.FETCH(1), phase: 0, PC: 17a, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(378) OP0(378) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(17a) 1:REGR0(0) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.FETCH(1), phase: 1, PC: 17a, SP: 0, MAR: 176(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(17a) 1:REGR0(0) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 17a
------------------------------------------------------
cycle: 54.FETCHM(2), phase: 0, PC: 17a, SP: 0, MAR: 17a(a2), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(17a) 1:REGR0(0) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.FETCHM(2), phase: 1, PC: 17a, SP: 0, MAR: 17a(a2), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(17a) 1:REGR0(0) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- a2
------------------------------------------------------
cycle: 54.DECODE(3), phase: 0, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 2 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) cfsbs: 0 REGR1(0) OP0(2) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.DECODE(3), phase: 1, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 54.DECODEM(4), phase: 0, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.DECODEM(4), phase: 1, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.EXECUTE(7), phase: 0, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) cfsbs: 0 MDRin(40) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.EXECUTE(7), phase: 1, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.EXECUTEM(8), phase: 0, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.EXECUTEM(8), phase: 1, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
------------------------------------------------------
cycle: 55.FETCH(1), phase: 0, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(380) OP0(380) 
ALUS(0) cfsbs: 0 ALUout(380) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(17c) 1:REGR0(0) func: out:17c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.FETCH(1), phase: 1, PC: 17c, SP: 0, MAR: 17a(a2), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(17c) 1:REGR0(0) func: out:17c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 17c
------------------------------------------------------
cycle: 55.FETCHM(2), phase: 0, PC: 17c, SP: 0, MAR: 17c(24), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(17c) 1:REGR0(0) func: out:17c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.FETCHM(2), phase: 1, PC: 17c, SP: 0, MAR: 17c(24), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:REGR1(17c) 1:REGR0(0) func: out:17c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 24
------------------------------------------------------
cycle: 55.DECODE(3), phase: 0, PC: 17e, SP: 0, MAR: 17c(24), MDR: 14 CR: 00001000
IR: DECODING (24) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(4) ALUS(0) cfsbs: 0 REGR1(0) OP0(20) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.DECODE(3), phase: 1, PC: 17e, SP: 0, MAR: 17c(24), MDR: 14 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 55.DECODEM(4), phase: 0, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(4) 
ALUS(0) cfsbs: 0 ALUout(4) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.DECODEM(4), phase: 1, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.EXECUTE(7), phase: 0, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(9) ALUS(0) cfsbs: 0 MDRin(9) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.EXECUTE(7), phase: 1, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.EXECUTEM(8), phase: 0, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.EXECUTEM(8), phase: 1, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 4
------------------------------------------------------
cycle: 56.FETCH(1), phase: 0, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: DECODING (24) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(382) OP0(382) 
ALUS(0) cfsbs: 0 ALUout(382) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:REGR1(17e) 1:REGR0(0) func: out:17e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.FETCH(1), phase: 1, PC: 17e, SP: 0, MAR: 17c(24), MDR: 4 CR: 00001000
IR: DECODING (24) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:REGR1(17e) 1:REGR0(0) func: out:17e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 17e
------------------------------------------------------
cycle: 56.FETCHM(2), phase: 0, PC: 17e, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: DECODING (24) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:REGR1(17e) 1:REGR0(0) func: out:17e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.FETCHM(2), phase: 1, PC: 17e, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: DECODING (24) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:REGR1(17e) 1:REGR0(0) func: out:17e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b614
------------------------------------------------------
cycle: 56.DECODE(3), phase: 0, PC: 180, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
IRimm(5) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.DECODE(3), phase: 1, PC: 180, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.DECODEM(4), phase: 0, PC: 180, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.DECODEM(4), phase: 1, PC: 180, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.READ(5), phase: 0, PC: 180, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(20) OP1(20) 
ALUS(0) cfsbs: 0 ALUout(20) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.READ(5), phase: 1, PC: 180, SP: 0, MAR: 17e(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 56.READM(6), phase: 0, PC: 180, SP: 0, MAR: 14(300), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.READM(6), phase: 1, PC: 180, SP: 0, MAR: 14(300), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.EXECUTE(7), phase: 0, PC: 180, SP: 0, MAR: 14(300), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(4) REGR1(0) OP0(4) OP1(0) MDRin(20) 
ALUS(0) cfsbs: 0 ALUout(4) MDRin(4) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.EXECUTE(7), phase: 1, PC: 180, SP: 0, MAR: 14(3), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 56.EXECUTEM(8), phase: 0, PC: 180, SP: 0, MAR: 14(300), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
RAM_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[14H] <- 4 (400)
------------------------------------------------------
cycle: 56.EXECUTEM(8), phase: 1, PC: 180, SP: 0, MAR: 14(4), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.FETCH(1), phase: 0, PC: 180, SP: 0, MAR: 14(400), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(384) OP0(384) MDRin(5) 
ALUS(0) cfsbs: 0 ALUout(384) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.FETCH(1), phase: 1, PC: 180, SP: 0, MAR: 14(400), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 180
------------------------------------------------------
cycle: 57.FETCHM(2), phase: 0, PC: 180, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.FETCHM(2), phase: 1, PC: 180, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9401
------------------------------------------------------
cycle: 57.DECODE(3), phase: 0, PC: 182, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.DECODE(3), phase: 1, PC: 182, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.DECODEM(4), phase: 0, PC: 182, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.DECODEM(4), phase: 1, PC: 182, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
------------------------------------------------------
cycle: 58.FETCH(1), phase: 0, PC: 182, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(386) OP0(386) 
ALUS(0) cfsbs: 0 ALUout(386) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(182) 1:REGR0(0) func: out:182
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.FETCH(1), phase: 1, PC: 182, SP: 0, MAR: 180(9401), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(182) 1:REGR0(0) func: out:182
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 182
------------------------------------------------------
cycle: 58.FETCHM(2), phase: 0, PC: 182, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(182) 1:REGR0(0) func: out:182
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.FETCHM(2), phase: 1, PC: 182, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:REGR1(182) 1:REGR0(0) func: out:182
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9402
------------------------------------------------------
cycle: 58.DECODE(3), phase: 0, PC: 184, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.DECODE(3), phase: 1, PC: 184, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.DECODEM(4), phase: 0, PC: 184, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.DECODEM(4), phase: 1, PC: 184, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
------------------------------------------------------
cycle: 59.FETCH(1), phase: 0, PC: 184, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(388) OP0(388) 
ALUS(0) cfsbs: 0 ALUout(388) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(184) 1:REGR0(0) func: out:184
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 59.FETCH(1), phase: 1, PC: 184, SP: 0, MAR: 182(9402), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(184) 1:REGR0(0) func: out:184
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 184
------------------------------------------------------
cycle: 59.FETCHM(2), phase: 0, PC: 184, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(184) 1:REGR0(0) func: out:184
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 59.FETCHM(2), phase: 1, PC: 184, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(184) 1:REGR0(0) func: out:184
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9403
------------------------------------------------------
cycle: 59.DECODE(3), phase: 0, PC: 186, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 59.DECODE(3), phase: 1, PC: 186, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 59.DECODEM(4), phase: 0, PC: 186, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 59.DECODEM(4), phase: 1, PC: 186, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
------------------------------------------------------
cycle: 60.FETCH(1), phase: 0, PC: 186, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(390) OP0(390) 
ALUS(0) cfsbs: 0 ALUout(390) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(186) 1:REGR0(0) func: out:186
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.FETCH(1), phase: 1, PC: 186, SP: 0, MAR: 184(9403), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(186) 1:REGR0(0) func: out:186
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 186
------------------------------------------------------
cycle: 60.FETCHM(2), phase: 0, PC: 186, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(186) 1:REGR0(0) func: out:186
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.FETCHM(2), phase: 1, PC: 186, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(186) 1:REGR0(0) func: out:186
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9405
------------------------------------------------------
cycle: 60.DECODE(3), phase: 0, PC: 188, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(1) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.DECODE(3), phase: 1, PC: 188, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.DECODEM(4), phase: 0, PC: 188, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.DECODEM(4), phase: 1, PC: 188, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
------------------------------------------------------
cycle: 61.FETCH(1), phase: 0, PC: 188, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(392) OP0(392) 
ALUS(0) cfsbs: 0 ALUout(392) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(188) 1:REGR0(0) func: out:188
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.FETCH(1), phase: 1, PC: 188, SP: 0, MAR: 186(9405), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(188) 1:REGR0(0) func: out:188
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 188
------------------------------------------------------
cycle: 61.FETCHM(2), phase: 0, PC: 188, SP: 0, MAR: 188(dd1), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(188) 1:REGR0(0) func: out:188
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.FETCHM(2), phase: 1, PC: 188, SP: 0, MAR: 188(dd1), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR1(188) 1:REGR0(0) func: out:188
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- dd1
------------------------------------------------------
cycle: 61.DECODE(3), phase: 0, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 4 CR: 00001000
IR: DECODING (dd1) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(442) ALUS(0) cfsbs: 0 REGR1(0) OP0(4) MDRin(442) 
ALUS(0) cfsbs: 0 ALUout(4) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.DECODE(3), phase: 1, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 4 CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 01ba
------------------------------------------------------
cycle: 61.DECODEM(4), phase: 0, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(442) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.DECODEM(4), phase: 1, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.EXECUTE(7), phase: 0, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65524) ALUS(0) cfsbs: 0 MDRin(65524) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.EXECUTE(7), phase: 1, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.EXECUTEM(8), phase: 0, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.EXECUTEM(8), phase: 1, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: ldi (dd1) - (0000110111010001), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:2, tgt:1
ALU: 0:MDRout(1ba) 1:REGR0(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 1ba
------------------------------------------------------
cycle: 62.FETCH(1), phase: 0, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(394) OP0(394) 
ALUS(0) cfsbs: 0 ALUout(394) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(18a) 1:REGR0(0) func: out:18a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.FETCH(1), phase: 1, PC: 18a, SP: 0, MAR: 188(dd1), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(18a) 1:REGR0(0) func: out:18a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 18a
------------------------------------------------------
cycle: 62.FETCHM(2), phase: 0, PC: 18a, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(18a) 1:REGR0(0) func: out:18a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.FETCHM(2), phase: 1, PC: 18a, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: DECODING (dd1) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:2, tgt:1
ALU: 0:REGR1(18a) 1:REGR0(0) func: out:18a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9445
------------------------------------------------------
cycle: 62.DECODE(3), phase: 0, PC: 18c, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(17) ALUS(0) cfsbs: 0 REGR0(442) REGR1(0) OP0(442) MDRin(17) 
ALUS(0) cfsbs: 0 ALUout(442) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.DECODE(3), phase: 1, PC: 18c, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.DECODEM(4), phase: 0, PC: 18c, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
REG_LOAD REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.DECODEM(4), phase: 1, PC: 18c, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: add (9445) - (1001010001000101), Micro(10): 000100001000100110100000000010000001000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:0, tgt:5
ALU: 0:REGR0(1ba) 1:REGR1(0) func: out:1ba
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 1ba
------------------------------------------------------
cycle: 63.FETCH(1), phase: 0, PC: 18c, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(396) OP0(396) 
ALUS(0) cfsbs: 0 ALUout(396) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(18c) 1:REGR0(0) func: out:18c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.FETCH(1), phase: 1, PC: 18c, SP: 0, MAR: 18a(9445), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(18c) 1:REGR0(0) func: out:18c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 18c
------------------------------------------------------
cycle: 63.FETCHM(2), phase: 0, PC: 18c, SP: 0, MAR: 18c(8808), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(18c) 1:REGR0(0) func: out:18c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.FETCHM(2), phase: 1, PC: 18c, SP: 0, MAR: 18c(8808), MDR: 1ba CR: 00001000
IR: DECODING (9445) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:0, tgt:5
ALU: 0:REGR1(18c) 1:REGR0(0) func: out:18c
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8808
------------------------------------------------------
cycle: 63.DECODE(3), phase: 0, PC: 18e, SP: 0, MAR: 18c(8808), MDR: 1ba CR: 00001000
IR: DECODING (8808) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.DECODE(3), phase: 1, PC: 18e, SP: 0, MAR: 18c(8808), MDR: 1ba CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 63.DECODEM(4), phase: 0, PC: 18e, SP: 0, MAR: 18c(8808), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.DECODEM(4), phase: 1, PC: 18e, SP: 0, MAR: 18c(8808), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.READ(5), phase: 0, PC: 18e, SP: 0, MAR: 18c(8808), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP0(2) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(444) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.READ(5), phase: 1, PC: 18e, SP: 0, MAR: 18c(8808), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1bc
------------------------------------------------------
cycle: 63.READM(6), phase: 0, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.READM(6), phase: 1, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(2) 1:REGR0(1ba) func: out:1bc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.EXECUTE(7), phase: 0, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(65280) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.EXECUTE(7), phase: 1, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: 2 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ff00
------------------------------------------------------
cycle: 63.EXECUTEM(8), phase: 0, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(65280) 
ALUS(0) cfsbs: 0 ALUout(65280) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(ff00) 1:REGR0(0) func: out:ff00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.EXECUTEM(8), phase: 1, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: ldw s7 (8808) - (1000100000001000), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:1, tgt:0
ALU: 0:MDRout(ff00) 1:REGR0(0) func: out:ff00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- ff00
------------------------------------------------------
cycle: 64.FETCH(1), phase: 0, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: DECODING (8808) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(398) OP0(398) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(398) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR1(18e) 1:REGR0(0) func: out:18e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.FETCH(1), phase: 1, PC: 18e, SP: 0, MAR: 1bc(ff00), MDR: ff00 CR: 00001000
IR: DECODING (8808) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR1(18e) 1:REGR0(0) func: out:18e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 18e
------------------------------------------------------
cycle: 64.FETCHM(2), phase: 0, PC: 18e, SP: 0, MAR: 18e(8811), MDR: ff00 CR: 00001000
IR: DECODING (8808) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR1(18e) 1:REGR0(0) func: out:18e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.FETCHM(2), phase: 1, PC: 18e, SP: 0, MAR: 18e(8811), MDR: ff00 CR: 00001000
IR: DECODING (8808) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:1, tgt:0
ALU: 0:REGR1(18e) 1:REGR0(0) func: out:18e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 8811
------------------------------------------------------
cycle: 64.DECODE(3), phase: 0, PC: 190, SP: 0, MAR: 18e(8811), MDR: ff00 CR: 00001000
IR: DECODING (8811) Micro(4): 001000000000000000000000000000000000000000000000
MDR_LOAD IRimm(4) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.DECODE(3), phase: 1, PC: 190, SP: 0, MAR: 18e(8811), MDR: ff00 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 64.DECODEM(4), phase: 0, PC: 190, SP: 0, MAR: 18e(8811), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.DECODEM(4), phase: 1, PC: 190, SP: 0, MAR: 18e(8811), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(4): 001000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.READ(5), phase: 0, PC: 190, SP: 0, MAR: 18e(8811), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(68): 100000000101000000000000010000000000000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(442) OP0(4) OP1(442) 
ALUS(0) cfsbs: 0 ALUout(446) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.READ(5), phase: 1, PC: 190, SP: 0, MAR: 18e(8811), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1be
------------------------------------------------------
cycle: 64.READM(6), phase: 0, PC: 190, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(68): 100000000101000000000000010000000000000000000000
REGR0S(BP) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.READM(6), phase: 1, PC: 190, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(68): 100000000101000000000000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(1ba) func: out:1be
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.EXECUTE(7), phase: 0, PC: 190, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(132): 001100000000000010110100010000000000000000000000
MDR_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 REGR0(0) OP1(0) MDRin(32768) 
ALUS(0) cfsbs: 0 ALUout(4) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.EXECUTE(7), phase: 1, PC: 190, SP: 0, MAR: 1be(8000), MDR: 4 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 8000
------------------------------------------------------
cycle: 64.EXECUTEM(8), phase: 0, PC: 190, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(132): 001100000000000010110100010000000000000000000000
REG_LOAD REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) cfsbs: 0 OP0(32768) 
ALUS(0) cfsbs: 0 ALUout(32768) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(8000) 1:REGR0(0) func: out:8000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.EXECUTEM(8), phase: 1, PC: 190, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: ldw s7 (8811) - (1000100000010001), Micro(132): 001100000000000010110100010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:0, 1:2, tgt:1
ALU: 0:MDRout(8000) 1:REGR0(0) func: out:8000
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 8000
------------------------------------------------------
cycle: 65.FETCH(1), phase: 0, PC: 190, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: DECODING (8811) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(400) OP0(400) MDRin(4) 
ALUS(0) cfsbs: 0 ALUout(400) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(190) 1:REGR0(0) func: out:190
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.FETCH(1), phase: 1, PC: 190, SP: 0, MAR: 1be(8000), MDR: 8000 CR: 00001000
IR: DECODING (8811) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(190) 1:REGR0(0) func: out:190
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 190
------------------------------------------------------
cycle: 65.FETCHM(2), phase: 0, PC: 190, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: DECODING (8811) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(190) 1:REGR0(0) func: out:190
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.FETCHM(2), phase: 1, PC: 190, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: DECODING (8811) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR1(190) 1:REGR0(0) func: out:190
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c4f
------------------------------------------------------
cycle: 65.DECODE(3), phase: 0, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: DECODING (9c4f) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(19) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(19) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.DECODE(3), phase: 1, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.DECODEM(4), phase: 0, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.DECODEM(4), phase: 1, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.EXECUTE(7), phase: 0, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULTEQ) ALUS(1) cfsbs: 0 REGR0(65280) REGR1(65280) OP0(65280) OP1(65280) 
ALUS(1) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(ff00) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.EXECUTE(7), phase: 1, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(ff00) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.EXECUTEM(8), phase: 0, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULTEQ) SKIP ALUS(1) cfsbs: 0 
ALUS(1) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(ff00) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.EXECUTEM(8), phase: 1, PC: 192, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: skip.c (9c4f) - (1001110001001111), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(ff00) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
------------------------------------------------------
cycle: 66.FETCH(1), phase: 0, PC: 194, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: DECODING (9c4f) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 1 ALUout(65024) REGR0(0) REGR1(404) OP0(404) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(404) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR1(194) 1:REGR0(0) func: out:194
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.FETCH(1), phase: 1, PC: 194, SP: 0, MAR: 190(9c4f), MDR: 8000 CR: 00001000
IR: DECODING (9c4f) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR1(194) 1:REGR0(0) func: out:194
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 194
------------------------------------------------------
cycle: 66.FETCHM(2), phase: 0, PC: 194, SP: 0, MAR: 194(2002), MDR: 8000 CR: 00001000
IR: DECODING (9c4f) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR1(194) 1:REGR0(0) func: out:194
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.FETCHM(2), phase: 1, PC: 194, SP: 0, MAR: 194(2002), MDR: 8000 CR: 00001000
IR: DECODING (9c4f) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:1, tgt:7
ALU: 0:REGR1(194) 1:REGR0(0) func: out:194
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 66.DECODE(3), phase: 0, PC: 196, SP: 0, MAR: 194(2002), MDR: 8000 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.DECODE(3), phase: 1, PC: 196, SP: 0, MAR: 194(2002), MDR: 8000 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 66.DECODEM(4), phase: 0, PC: 196, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.DECODEM(4), phase: 1, PC: 196, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.EXECUTE(7), phase: 0, PC: 196, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(406) OP0(2) OP1(406) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(408) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(196) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.EXECUTE(7), phase: 1, PC: 196, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(196) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.EXECUTEM(8), phase: 0, PC: 196, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(196) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.EXECUTEM(8), phase: 1, PC: 196, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(196) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 198
------------------------------------------------------
cycle: 67.FETCH(1), phase: 0, PC: 198, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(408) OP0(408) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(198) 1:REGR0(0) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.FETCH(1), phase: 1, PC: 198, SP: 0, MAR: 194(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(198) 1:REGR0(0) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 198
------------------------------------------------------
cycle: 67.FETCHM(2), phase: 0, PC: 198, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(198) 1:REGR0(0) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.FETCHM(2), phase: 1, PC: 198, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(198) 1:REGR0(0) func: out:198
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c57
------------------------------------------------------
cycle: 67.DECODE(3), phase: 0, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: DECODING (9c57) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(21) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(21) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.DECODE(3), phase: 1, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.DECODEM(4), phase: 0, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.DECODEM(4), phase: 1, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.EXECUTE(7), phase: 0, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULTEQ) ALUS(1) cfsbs: 0 REGR0(65280) REGR1(32768) OP0(65280) OP1(32768) 
ALUS(1) cfsbs: 0 ALUout(32512) 
SKIP ALUS(1) cfsbs: 0 
ALUS(1) cfsbs: 0 
Stable after 4 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(8000) func: out:7f00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.EXECUTE(7), phase: 1, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(8000) func: out:7f00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.EXECUTEM(8), phase: 0, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULTEQ) SKIP ALUS(1) cfsbs: 0 
ALUS(1) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(8000) func: out:7f00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.EXECUTEM(8), phase: 1, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: skip.c (9c57) - (1001110001010111), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR0(ff00) 1:REGR1(8000) func: out:7f00
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.FETCH(1), phase: 0, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: DECODING (9c57) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 1 REGR0(0) REGR1(410) OP0(410) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(410) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR1(19a) 1:REGR0(0) func: out:19a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.FETCH(1), phase: 1, PC: 19a, SP: 0, MAR: 198(9c57), MDR: 2 CR: 00001000
IR: DECODING (9c57) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR1(19a) 1:REGR0(0) func: out:19a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 19a
------------------------------------------------------
cycle: 68.FETCHM(2), phase: 0, PC: 19a, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: DECODING (9c57) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR1(19a) 1:REGR0(0) func: out:19a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.FETCHM(2), phase: 1, PC: 19a, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: DECODING (9c57) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:1, 1:2, tgt:7
ALU: 0:REGR1(19a) 1:REGR0(0) func: out:19a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 68.DECODE(3), phase: 0, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.DECODE(3), phase: 1, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 68.DECODEM(4), phase: 0, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.DECODEM(4), phase: 1, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.EXECUTE(7), phase: 0, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(412) OP0(2) OP1(412) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(414) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(19c) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.EXECUTE(7), phase: 1, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(19c) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.EXECUTEM(8), phase: 0, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(19c) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.EXECUTEM(8), phase: 1, PC: 19c, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(19c) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 19e
------------------------------------------------------
cycle: 69.FETCH(1), phase: 0, PC: 19e, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(414) OP0(414) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(19e) 1:REGR0(0) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.FETCH(1), phase: 1, PC: 19e, SP: 0, MAR: 19a(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(19e) 1:REGR0(0) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 19e
------------------------------------------------------
cycle: 69.FETCHM(2), phase: 0, PC: 19e, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(19e) 1:REGR0(0) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.FETCHM(2), phase: 1, PC: 19e, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(19e) 1:REGR0(0) func: out:19e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 9c8f
------------------------------------------------------
cycle: 69.DECODE(3), phase: 0, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: DECODING (9c8f) Micro(14): 000000000000000000000000000000000000100000000000
IRimm(35) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(35) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.DECODE(3), phase: 1, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: skip.c (9c8f) - (1001110010001111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.DECODEM(4), phase: 0, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: skip.c (9c8f) - (1001110010001111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.DECODEM(4), phase: 1, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: skip.c (9c8f) - (1001110010001111), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.EXECUTE(7), phase: 0, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001000
IR: skip.c (9c8f) - (1001110010001111), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULTEQ) ALUS(1) cfsbs: 0 REGR0(32768) REGR1(65280) OP0(32768) OP1(65280) 
ALUS(1) cfsbs: 1 ALUout(33024) 
SKIP ALUS(1) cfsbs: 1 
ALUS(1) cfsbs: 1 
Stable after 4 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(8000) 1:REGR1(ff00) func: out:8100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
CR <- a
------------------------------------------------------
cycle: 69.EXECUTE(7), phase: 1, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001010
IR: skip.c (9c8f) - (1001110010001111), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(8000) 1:REGR1(ff00) func: out:8100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.EXECUTEM(8), phase: 0, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001010
IR: skip.c (9c8f) - (1001110010001111), Micro(142): 000000001000100100000000000011010010000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(ULTEQ) SKIP ALUS(1) cfsbs: 1 
ALUS(1) cfsbs: 1 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(8000) 1:REGR1(ff00) func: out:8100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.EXECUTEM(8), phase: 1, PC: 1a0, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001010
IR: skip.c (9c8f) - (1001110010001111), Micro(142): 000000001000100100000000000011010010000000000000
ALUS(1) cfsbs: 1 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR0(8000) 1:REGR1(ff00) func: out:8100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
------------------------------------------------------
cycle: 70.FETCH(1), phase: 0, PC: 1a2, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001010
IR: DECODING (9c8f) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 1 ALUout(32512) REGR0(0) REGR1(418) OP0(418) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(418) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR1(1a2) 1:REGR0(0) func: out:1a2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.FETCH(1), phase: 1, PC: 1a2, SP: 0, MAR: 19e(9c8f), MDR: 2 CR: 00001010
IR: DECODING (9c8f) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR1(1a2) 1:REGR0(0) func: out:1a2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1a2
------------------------------------------------------
cycle: 70.FETCHM(2), phase: 0, PC: 1a2, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: DECODING (9c8f) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR1(1a2) 1:REGR0(0) func: out:1a2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.FETCHM(2), phase: 1, PC: 1a2, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: DECODING (9c8f) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:2, 1:1, tgt:7
ALU: 0:REGR1(1a2) 1:REGR0(0) func: out:1a2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 2002
------------------------------------------------------
cycle: 70.DECODE(3), phase: 0, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(2) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.DECODE(3), phase: 1, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 70.DECODEM(4), phase: 0, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
IMMS(IMM13) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.DECODEM(4), phase: 1, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.EXECUTE(7), phase: 0, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 REGR0(420) OP0(2) OP1(420) MDRin(0) 
ALUS(0) cfsbs: 0 ALUout(422) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a4) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.EXECUTE(7), phase: 1, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a4) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.EXECUTEM(8), phase: 0, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REG_LOAD REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a4) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.EXECUTEM(8), phase: 1, PC: 1a4, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a4) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 1a6
------------------------------------------------------
cycle: 71.FETCH(1), phase: 0, PC: 1a6, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(422) OP0(422) OP1(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a6) 1:REGR0(0) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.FETCH(1), phase: 1, PC: 1a6, SP: 0, MAR: 1a2(2002), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a6) 1:REGR0(0) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1a6
------------------------------------------------------
cycle: 71.FETCHM(2), phase: 0, PC: 1a6, SP: 0, MAR: 1a6(c03), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a6) 1:REGR0(0) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.FETCHM(2), phase: 1, PC: 1a6, SP: 0, MAR: 1a6(c03), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR1(1a6) 1:REGR0(0) func: out:1a6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- c03
------------------------------------------------------
cycle: 71.DECODE(3), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 2 CR: 00001000
IR: DECODING (c03) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(384) ALUS(0) cfsbs: 0 REGR1(0) OP0(2) MDRin(384) 
ALUS(0) cfsbs: 0 ALUout(2) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.DECODE(3), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 2 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0180
------------------------------------------------------
cycle: 71.DECODEM(4), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(384) 
ALUS(0) cfsbs: 0 ALUout(384) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.DECODEM(4), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.EXECUTE(7), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) cfsbs: 0 MDRin(0) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.EXECUTE(7), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.EXECUTEM(8), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.EXECUTEM(8), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 180
------------------------------------------------------
cycle: 72.FETCH(1), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(424) OP0(424) 
ALUS(0) cfsbs: 0 ALUout(424) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1a8) 1:REGR0(0) func: out:1a8
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.FETCH(1), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(c03), MDR: 180 CR: 00001000
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1a8) 1:REGR0(0) func: out:1a8
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1a8
------------------------------------------------------
cycle: 72.FETCHM(2), phase: 0, PC: 1a8, SP: 0, MAR: 1a8(bdfe), MDR: 180 CR: 00001000
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1a8) 1:REGR0(0) func: out:1a8
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.FETCHM(2), phase: 1, PC: 1a8, SP: 0, MAR: 1a8(bdfe), MDR: 180 CR: 00001000
IR: DECODING (c03) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:REGR1(1a8) 1:REGR0(0) func: out:1a8
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- bdfe
------------------------------------------------------
cycle: 72.DECODE(3), phase: 0, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 180 CR: 00001000
IR: DECODING (bdfe) Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) IRimm(127) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(127) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.DECODE(3), phase: 1, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 180 CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 007f
------------------------------------------------------
cycle: 72.DECODEM(4), phase: 0, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
IMMS(IMM7u) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.DECODEM(4), phase: 1, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.EXECUTE(7), phase: 0, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) IRimm(65535) ALUS(6) cfsbs: 0 REGR1(384) OP0(127) OP1(384) MDRin(65535) 
ALUS(6) cfsbs: 0 ALUout(65408) 
ALUS(6) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.EXECUTE(7), phase: 1, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
ALUS(6) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.EXECUTEM(8), phase: 0, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REG_LOAD REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) ALUS(6) cfsbs: 0 
ALUS(6) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.EXECUTEM(8), phase: 1, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
ALUS(6) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- ff80
------------------------------------------------------
cycle: 73.FETCH(1), phase: 0, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 ALUout(511) REGR1(426) OP0(426) OP1(0) 
ALUS(0) cfsbs: 0 ALUout(426) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1aa) 1:REGR0(0) func: out:1aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.FETCH(1), phase: 1, PC: 1aa, SP: 0, MAR: 1a8(bdfe), MDR: 7f CR: 00001000
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1aa) 1:REGR0(0) func: out:1aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1aa
------------------------------------------------------
cycle: 73.FETCHM(2), phase: 0, PC: 1aa, SP: 0, MAR: 1aa(555), MDR: 7f CR: 00001000
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1aa) 1:REGR0(0) func: out:1aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.FETCHM(2), phase: 1, PC: 1aa, SP: 0, MAR: 1aa(555), MDR: 7f CR: 00001000
IR: DECODING (bdfe) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR1(1aa) 1:REGR0(0) func: out:1aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- 555
------------------------------------------------------
cycle: 73.DECODE(3), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: 7f CR: 00001000
IR: DECODING (555) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) cfsbs: 0 REGR1(0) OP0(127) MDRin(170) 
ALUS(0) cfsbs: 0 ALUout(127) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.DECODE(3), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: 7f CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00aa
------------------------------------------------------
cycle: 73.DECODEM(4), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
OP0S(MDRout) IMMS(IMM10) ALUS(0) cfsbs: 0 OP0(170) 
ALUS(0) cfsbs: 0 ALUout(170) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.DECODEM(4), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.EXECUTE(7), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65493) ALUS(0) cfsbs: 0 MDRin(65493) 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.EXECUTE(7), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.EXECUTEM(8), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REG_LOAD REGWS(TGT) OP0S(MDRout) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.EXECUTEM(8), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- aa
------------------------------------------------------
cycle: 74.FETCH(1), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR1(428) OP0(428) 
ALUS(0) cfsbs: 0 ALUout(428) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(1ac) 1:REGR0(0) func: out:1ac
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.FETCH(1), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(555), MDR: aa CR: 00001000
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(1ac) 1:REGR0(0) func: out:1ac
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1ac
------------------------------------------------------
cycle: 74.FETCHM(2), phase: 0, PC: 1ac, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(1ac) 1:REGR0(0) func: out:1ac
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.FETCHM(2), phase: 1, PC: 1ac, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: DECODING (555) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:REGR1(1ac) 1:REGR0(0) func: out:1ac
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- b41d
------------------------------------------------------
cycle: 74.DECODE(3), phase: 0, PC: 1ae, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: DECODING (b41d) Micro(26): 000000000000000000000000000000000000000000000000
IRimm(7) ALUS(0) cfsbs: 0 REGR1(0) OP0(0) MDRin(7) 
ALUS(0) cfsbs: 0 ALUout(0) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.DECODE(3), phase: 1, PC: 1ae, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.DECODEM(4), phase: 0, PC: 1ae, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.DECODEM(4), phase: 1, PC: 1ae, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.READ(5), phase: 0, PC: 1ae, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR1(65408) OP1(65408) 
ALUS(0) cfsbs: 0 ALUout(65408) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.READ(5), phase: 1, PC: 1ae, SP: 0, MAR: 1ac(b41d), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- ff80
------------------------------------------------------
cycle: 74.READM(6), phase: 0, PC: 1ae, SP: 0, MAR: ff80(0), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.READM(6), phase: 1, PC: 1ae, SP: 0, MAR: ff80(0), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.EXECUTE(7), phase: 0, PC: 1ae, SP: 0, MAR: ff80(0), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 REGR0(170) REGR1(0) OP0(170) OP1(0) MDRin(65408) 
ALUS(0) cfsbs: 0 ALUout(170) MDRin(170) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.EXECUTE(7), phase: 1, PC: 1ae, SP: 0, MAR: ff80(0), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00aa
------------------------------------------------------
cycle: 74.EXECUTEM(8), phase: 0, PC: 1ae, SP: 0, MAR: ff80(0), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
RAM_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
RAM[ff80] <- aa
------------------------------------------------------
cycle: 74.EXECUTEM(8), phase: 1, PC: 1ae, SP: 0, MAR: ff80(aa), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 75.FETCH(1), phase: 0, PC: 1ae, SP: 0, MAR: ff80(aa), MDR: aa CR: 00001000
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000000000
MAR_LOAD REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 REGR0(0) REGR1(430) OP0(430) MDRin(7) 
ALUS(0) cfsbs: 0 ALUout(430) 
ALUS(0) cfsbs: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(1ae) 1:REGR0(0) func: out:1ae
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 75.FETCH(1), phase: 1, PC: 1ae, SP: 0, MAR: ff80(aa), MDR: aa CR: 00001000
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(1ae) 1:REGR0(0) func: out:1ae
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 1ae
------------------------------------------------------
cycle: 75.FETCHM(2), phase: 0, PC: 1ae, SP: 0, MAR: 1ae(fe00), MDR: aa CR: 00001000
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000000000
IR_LOAD INCR_PC REGR1S(PC) OP0S(REGR1) ALUS(0) cfsbs: 0 
ALUS(0) cfsbs: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(1ae) 1:REGR0(0) func: out:1ae
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 75.FETCHM(2), phase: 1, PC: 1ae, SP: 0, MAR: 1ae(fe00), MDR: aa CR: 00001000
IR: DECODING (b41d) Micro(2): 110001000000011100000000001000000000000000000000
ALUS(0) cfsbs: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:PC, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR1(1ae) 1:REGR0(0) func: out:1ae
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++
IR <- fe00
HALT: encountered halt instruction.

-------RAM---------DATA--------
0x064: 00         0x000: 801
0x062: 00         0x002: 20fc
0x060: 00         0x004: 00
0x05e: 00         0x006: 00
0x05c: 00         0x008: 00
0x05a: 00         0x00a: 00
0x058: 00         0x00c: 00
0x056: 00         0x00e: 00
0x054: 00         0x010: 73
0x052: 00         0x012: 03
0x050: 00         0x014: 400
0x04e: 00         0x016: 00
0x04c: 00         0x018: 00
0x04a: 00         0x01a: 00
0x048: 00         0x01c: 00
0x046: 00         0x01e: 00
0x044: 00         0x020: 00
0x042: 00         0x022: 00
0x040: 00         0x024: 00
0x03e: 00         0x026: 00
0x03c: 00         0x028: 00
0x03a: 00         0x02a: 00
0x038: 00         0x02c: 00
0x036: 00         0x02e: 00
0x034: 00         0x030: 00
0x032: 00         0x032: 00
----------------------------REGISTERS-----------------------
R0: 0000
R1: ff00
R2: 8000
R3: ff80
R4: 0004
R5: 00aa
R6: 0000
R7: 01b0
CR: 0000000000001000 (8)
----------------------------SYSREGS-----------------------
MAR: 01ae
MDR: 00aa
IR: fe00
