Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
20120369,15.50,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20120462,17.20,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130001,34.20,25,60.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130002,32.10,30.5,63.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130005,36.15,26.5,63.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130020,32.70,30.5,64.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130023,26.40,21.5,48.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130038,35.10,30,66.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130042,27.45,28.5,56.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130043,36.40,30,67.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130044,36.20,28,65.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130045,33.25,28.5,62.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130048,35.05,31.5,67.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130052,35.45,35,71.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130053,38.65,31.5,71.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130061,30.30,25,56.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130066,20.10,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130067,38.00,29,67.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130069,21.95,13,35.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130083,24.60,28,53.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130086,40.90,37.5,79.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130088,42.15,37.5,80.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130090,19.40,17.5,37.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130092,33.90,31,65.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130100,31.15,34,66.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130101,22.30,14.5,37.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130107,19.50,21.5,41.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130113,43.00,36.5,80.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130115,41.45,41.5,83.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130117,43.75,48,92.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130118,23.15,22,46.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130121,19.50,15.5,35.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130138,35.85,38.5,75.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130145,20.00,21.5,42.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130153,41.50,38.5,80.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130171,36.70,39,76.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130194,26.45,23.5,50.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130195,39.35,40.5,80.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130196,40.10,36.5,77.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130197,44.60,40.5,86.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130198,33.25,23,57.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130199,39.30,36.5,76.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130201,45.20,40,86.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130202,35.20,31,67.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130208,39.90,40,80.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130212,29.35,32,62.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130218,33.25,25,59.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130220,43.60,48,92.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130223,32.65,40.5,74.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130224,38.05,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130225,30.85,30,61.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130226,28.80,26.5,56.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130227,44.80,49,94.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130229,26.35,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130232,33.25,35.5,69.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130235,42.45,38.5,81.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130236,46.80,46,93.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130237,36.70,35,72.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130242,22.05,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130246,27.75,30,58.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130248,24.90,12,37.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130249,40.85,30.5,72.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130250,36.20,39,76.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130254,15.10,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130258,43.95,49,93.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130260,33.30,28,62.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130261,41.00,41,82.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130264,33.05,32.5,66.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130268,22.70,13,36.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130271,34.95,28.5,64.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130280,36.60,35,72.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130287,23.45,17.5,41.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130288,41.50,48.5,90.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130294,24.25,20,45.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130296,24.35,17.5,42.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130297,27.85,29,57.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130298,31.95,31.5,64.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130300,28.15,18.5,47.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130303,26.10,22.5,49.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130304,26.40,26,53.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130305,18.15,7.5,26.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130310,14.15,6,21.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130311,25.15,17.5,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130315,29.80,18.5,49.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130316,44.90,39,84.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130317,36.30,23,60.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130320,36.45,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130321,25.15,12.5,38.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130323,36.00,33,69.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130326,39.05,21.5,61.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130329,21.60,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130330,40.25,32.5,73.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130334,27.05,26.5,54.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130336,27.10,17.5,45.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130340,38.85,36,75.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130345,36.25,25,62.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130349,31.95,26,58.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130350,31.80,31.5,64.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130352,22.75,21.5,45.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130362,23.30,25,49.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130363,21.60,21,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130365,33.55,MP,00.00,MP,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130373,28.55,30,59.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130381,38.60,33.5,73.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130386,32.55,40,73.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130387,35.30,37,73.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130399,27.80,28,56.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130404,43.05,40,84.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130407,25.30,6,32.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130408,26.00,21,47.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130409,30.75,26,57.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130425,23.55,20,44.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130427,16.20,14.5,31.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130428,32.60,24,57.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130434,27.35,23.5,51.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130437,13.55,6,20.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130438,29.45,38,68.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130441,18.35,7.5,26.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130447,34.65,35.5,71.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130450,39.05,31.5,71.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130454,24.35,20.5,45.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130463,28.15,25.5,54.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130465,21.95,23.5,46.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130468,26.05,32,59.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130470,20.90,17.5,39.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130472,31.50,30.5,62.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130474,44.55,41.5,87.00,S,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130478,23.55,23,47.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130490,26.90,19.5,47.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130492,26.20,25,52.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130501,17.20,12.5,30.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130502,25.25,27,53.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130516,30.15,28,59.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130517,30.00,37.5,68.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130528,31.95,32,64.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130532,35.60,21.5,58.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130541,22.90,33.5,57.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130547,22.50,26.5,49.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130551,26.20,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130556,16.00,21,37.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130557,37.20,27.5,65.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130568,26.45,30,57.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130575,14.05,25,40.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130577,35.25,33.5,69.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130590,23.80,18.5,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130595,28.35,22.5,51.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130609,15.55,11.5,28.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130616,42.55,38.5,82.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130619,14.45,23,38.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130641,18.25,17.5,36.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130648,27.35,33.5,61.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130649,13.45,12,26.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130654,30.05,30.5,61.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130656,22.45,20,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130660,22.35,20,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130662,22.75,20,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130672,21.65,23,45.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130682,23.95,25,49.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130684,18.85,20.5,40.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130689,28.45,22.5,51.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130701,35.75,31,67.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130705,18.75,17.5,37.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130708,30.55,30.5,62.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130718,16.45,3.5,20.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130723,0.00,DT,0.00,DT,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130734,36.85,40,77.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130737,31.00,35,66.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130739,39.55,33,73.00,A,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20130746,25.85,17.5,44.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411501,21.95,AB,0.00,I,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411502,33.20,31.5,65.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411503,17.80,13,31.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411504,31.55,28,60.00,C,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411505,29.35,22.5,52.00,D,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411506,34.90,30,65.00,B,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411507,27.65,14.5,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
201411508,17.00,8.5,26.00,F,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20110308,18.65,17.5,37.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20120666,0.00,DT,0.00,DT,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
20120700,22.70,20,43.00,E,NOV_DEC,2014,NORMAL,CS1304,4.0,DIGITAL CIRCUITS & LOGIC DESIGN,83.000000,73.000000,64.000000,54.000000,45.000000,35.000000,NOV_DEC_2014,11,0,2,0,167
