<stg><name>B_IO_L2_in_2_x0</name>


<trans_list>

<trans id="403" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="0"/>
<literal name="arb_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="0"/>
<literal name="arb_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
<literal name="icmp_ln886_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_24" val="1"/>
</and_exp><and_exp><literal name="tmp_567" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
<literal name="icmp_ln890_1777" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1597" val="0"/>
<literal name="icmp_ln890_1777" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1775" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="8" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1772" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="8" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_40" val="0"/>
</and_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="icmp_ln890_1772" val="1"/>
</and_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="icmp_ln890_1775" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1779" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1779" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1781" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1781" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1783" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1783" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="14" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
<literal name="icmp_ln890_1774" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1665" val="0"/>
<literal name="icmp_ln890_1774" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1778" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="18" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1778" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1780" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1780" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1782" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1782" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1767" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1769" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1769" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1770" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1770" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1771" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1771" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_277 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_277"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_278 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_278"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_279 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_279"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_280 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_280"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_281 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_281"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_282 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_282"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_283 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_283"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:8 %data_split_V_7_284 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_284"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:9 %data_split_V_7_285 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_285"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:10 %data_split_V_7_286 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_286"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:11 %data_split_V_7_287 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_287"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:12 %data_split_V_7_288 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_288"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:13 %data_split_V_7_289 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_289"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:14 %data_split_V_7_290 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_290"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:15 %data_split_V_7_291 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_291"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_2_x071, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_3_x012, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_2_x011, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_2_x071, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_3_x012, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_2_x011, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="64">
<![CDATA[
:22 %local_B_ping_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="64">
<![CDATA[
:23 %local_B_pong_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:24 %br_ln1584 = br void

]]></Node>
<StgValue><ssdm name="br_ln1584"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 0, void, i3 %add_ln691, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1584 = br i1 %icmp_ln890, void %.split64, void %.preheader82.preheader

]]></Node>
<StgValue><ssdm name="br_ln1584"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split64:0 %specloopname_ln1584 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1020

]]></Node>
<StgValue><ssdm name="specloopname_ln1584"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split64:1 %br_ln1585 = br void

]]></Node>
<StgValue><ssdm name="br_ln1585"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:0 %data_split_V_7_292 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_292"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:1 %data_split_V_7_293 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_293"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:2 %data_split_V_7_294 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_294"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:3 %data_split_V_7_295 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_295"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:4 %data_split_V_7_296 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_296"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:5 %data_split_V_7_297 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_297"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:6 %data_split_V_7_298 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_298"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
.preheader82.preheader:7 %data_split_V_7_024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_7_024"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
.preheader82.preheader:8 %br_ln890 = br void %.preheader82

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 0, void %.split64, i3 %add_ln691_1887, void

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_39 = phi i1 %intra_trans_en, void %.split64, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en_39"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691_1887 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1887"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890_1768 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_1768"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1585 = br i1 %icmp_ln890_1768, void %.split62, void

]]></Node>
<StgValue><ssdm name="br_ln1585"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln1585 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1755

]]></Node>
<StgValue><ssdm name="specloopname_ln1585"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split62:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split62:2 %add_i_i611_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i611_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.split62:3 %br_ln1586 = br void

]]></Node>
<StgValue><ssdm name="br_ln1586"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %intra_trans_en_40 = phi i1 %intra_trans_en_39, void %.split62, i1 1, void %.loopexit997

]]></Node>
<StgValue><ssdm name="intra_trans_en_40"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %arb_28 = phi i1 0, void %.split62, i1 %arb, void %.loopexit997

]]></Node>
<StgValue><ssdm name="arb_28"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i8 0, void %.split62, i8 %c2_V_191, void %.loopexit997

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %c2_V_191 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_191"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln1586 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln1586"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1586 = br i1 %icmp_ln1586, void %.split59, void

]]></Node>
<StgValue><ssdm name="br_ln1586"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split59:0 %specloopname_ln1586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1699

]]></Node>
<StgValue><ssdm name="specloopname_ln1586"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split59:1 %br_ln1590 = br i1 %arb_28, void %.preheader10.preheader, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln1590"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="0"/>
<literal name="arb_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln1592 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln1592"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="0"/>
<literal name="arb_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln1660 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln1660"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0 %c3_90 = phi i4 %c3_92, void %.loopexit993, i4 2, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c3_90"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader10:1 %tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_90, i32 3

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:2 %br_ln1592 = br i1 %tmp_567, void %.split47, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1592"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split47:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1799

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="4">
<![CDATA[
.split47:2 %zext_ln886_24 = zext i4 %c3_90

]]></Node>
<StgValue><ssdm name="zext_ln886_24"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split47:3 %icmp_ln886_24 = icmp_ugt  i6 %zext_ln886_24, i6 %add_i_i611_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_24"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split47:4 %br_ln1594 = br i1 %icmp_ln886_24, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1594"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
<literal name="icmp_ln886_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln1597 = icmp_eq  i4 %c3_90, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln1597"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
<literal name="icmp_ln886_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1597 = br i1 %icmp_ln1597, void %.preheader7.preheader, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln1597"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
<literal name="icmp_ln886_24" val="0"/>
<literal name="icmp_ln1597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln890 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_567" val="0"/>
<literal name="icmp_ln886_24" val="0"/>
<literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln890 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_24" val="1"/>
</and_exp><and_exp><literal name="tmp_567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln1628 = br i1 %intra_trans_en_40, void %.loopexit997, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln1628"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_24" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp><and_exp><literal name="tmp_567" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V_90 = phi i2 %add_ln691_1895, void %.split43, i2 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V_90"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:1 %add_ln691_1895 = add i2 %c4_V_90, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1895"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:2 %icmp_ln890_1777 = icmp_eq  i2 %c4_V_90, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1777"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4 %br_ln1610 = br i1 %icmp_ln890_1777, void %.split43, void %.loopexit993.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1610"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="0"/>
<literal name="icmp_ln890_1777" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.loopexit993.loopexit:0 %br_ln0 = br void %.loopexit993

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V_89 = phi i2 %add_ln691_1894, void %.split45, i2 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V_89"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:1 %add_ln691_1894 = add i2 %c4_V_89, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1894"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="2">
<![CDATA[
.preheader8:2 %zext_ln890_112 = zext i2 %c4_V_89

]]></Node>
<StgValue><ssdm name="zext_ln890_112"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:3 %icmp_ln890_1776 = icmp_eq  i2 %c4_V_89, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1776"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5 %br_ln1598 = br i1 %icmp_ln890_1776, void %.split45, void %.loopexit993.loopexit49

]]></Node>
<StgValue><ssdm name="br_ln1598"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln1598 = specloopname void @_ssdm_op_SpecLoopName, void @empty_759

]]></Node>
<StgValue><ssdm name="specloopname_ln1598"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split45:1 %tmp_572 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x011

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:2 %local_B_pong_V_0_addr_12 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_112

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0_addr_12"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split45:3 %store_ln1606 = store i256 %tmp_572, i1 %local_B_pong_V_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln1606"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.split45:4 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.loopexit993.loopexit49:0 %br_ln0 = br void %.loopexit993

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1597" val="0"/>
<literal name="icmp_ln890_1777" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit993:0 %c3_92 = add i4 %c3_90, i4 1

]]></Node>
<StgValue><ssdm name="c3_92"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1597" val="1"/>
<literal name="icmp_ln890_1776" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1597" val="0"/>
<literal name="icmp_ln890_1777" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.loopexit993:1 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_734

]]></Node>
<StgValue><ssdm name="specloopname_ln1610"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split43:1 %tmp_573 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x011

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split43:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_3_x012, i256 %tmp_573

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.split43:3 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5:0 %c5_V_178 = phi i2 %add_ln691_1898, void, i2 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c5_V_178"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:1 %add_ln691_1898 = add i2 %c5_V_178, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1898"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="2">
<![CDATA[
.preheader5:2 %zext_ln890_111 = zext i2 %c5_V_178

]]></Node>
<StgValue><ssdm name="zext_ln890_111"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:3 %icmp_ln890_1775 = icmp_eq  i2 %c5_V_178, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1775"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5 %br_ln1629 = br i1 %icmp_ln890_1775, void %.split57, void %.loopexit997.loopexit48

]]></Node>
<StgValue><ssdm name="br_ln1629"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1775" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split57:1 %local_B_ping_V_0_addr_23 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_111

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr_23"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1775" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="1">
<![CDATA[
.split57:2 %in_data_V_220 = load i1 %local_B_ping_V_0_addr_23

]]></Node>
<StgValue><ssdm name="in_data_V_220"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1775" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.loopexit997.loopexit48:0 %br_ln0 = br void %.loopexit997

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V_177 = phi i2 %add_ln691_1897, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_177"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln691_1897 = add i2 %c5_V_177, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1897"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="2">
<![CDATA[
.preheader:2 %zext_ln890_109 = zext i2 %c5_V_177

]]></Node>
<StgValue><ssdm name="zext_ln890_109"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3 %icmp_ln890_1772 = icmp_eq  i2 %c5_V_177, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1772"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln1697 = br i1 %icmp_ln890_1772, void %.split41, void %.loopexit997.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1697"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:1 %local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_109

]]></Node>
<StgValue><ssdm name="local_B_pong_V_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="256" op_0_bw="1">
<![CDATA[
.split41:2 %in_data_V_219 = load i1 %local_B_pong_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V_219"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln890_1772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
.loopexit997.loopexit:0 %br_ln0 = br void %.loopexit997

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_40" val="0"/>
</and_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="icmp_ln890_1772" val="1"/>
</and_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="icmp_ln890_1775" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit997:0 %arb = xor i1 %arb_28, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_40" val="0"/>
</and_exp><and_exp><literal name="arb_28" val="1"/>
<literal name="icmp_ln890_1772" val="1"/>
</and_exp><and_exp><literal name="arb_28" val="0"/>
<literal name="icmp_ln890_1775" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.loopexit997:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:0 %specloopname_ln1629 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1753

]]></Node>
<StgValue><ssdm name="specloopname_ln1629"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="1">
<![CDATA[
.split57:2 %in_data_V_220 = load i1 %local_B_ping_V_0_addr_23

]]></Node>
<StgValue><ssdm name="in_data_V_220"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.split57:3 %br_ln1630 = br void

]]></Node>
<StgValue><ssdm name="br_ln1630"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_182 = phi i6 0, void %.split57, i6 %add_ln691_1900, void

]]></Node>
<StgValue><ssdm name="c6_V_182"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1900 = add i6 %c6_V_182, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1900"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1779 = icmp_eq  i6 %c6_V_182, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1779"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1630 = br i1 %icmp_ln890_1779, void %.split55, void

]]></Node>
<StgValue><ssdm name="br_ln1630"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split55:0 %specloopname_ln1630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1667

]]></Node>
<StgValue><ssdm name="specloopname_ln1630"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.split55:1 %br_ln1632 = br void

]]></Node>
<StgValue><ssdm name="br_ln1632"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_120 = phi i4 0, void %.split55, i4 %add_ln691_1902, void

]]></Node>
<StgValue><ssdm name="c7_V_120"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1902 = add i4 %c7_V_120, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1902"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1781 = icmp_eq  i4 %c7_V_120, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1781"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1632 = br i1 %icmp_ln890_1781, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln1632"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:0 %specloopname_ln1632 = specloopname void @_ssdm_op_SpecLoopName, void @empty_740

]]></Node>
<StgValue><ssdm name="specloopname_ln1632"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="4">
<![CDATA[
.split53:1 %empty = trunc i4 %c7_V_120

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split53:2 %br_ln1634 = br void

]]></Node>
<StgValue><ssdm name="br_ln1634"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1781" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_56 = phi i5 0, void %.split53, i5 %add_ln691_1904, void

]]></Node>
<StgValue><ssdm name="c8_V_56"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1904 = add i5 %c8_V_56, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1904"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1783 = icmp_eq  i5 %c8_V_56, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1783"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1634 = br i1 %icmp_ln890_1783, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln1634"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:0 %specloopname_ln1634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1942

]]></Node>
<StgValue><ssdm name="specloopname_ln1634"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1783" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.split51:1 %br_ln1641 = br void

]]></Node>
<StgValue><ssdm name="br_ln1641"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1783" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_56 = phi i4 0, void %.split51, i4 %add_ln691_1906, void %.split4925

]]></Node>
<StgValue><ssdm name="n_V_56"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i256 %in_data_V_220, void %.split51, i256 %zext_ln1497_56, void %.split4925

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_1906 = add i4 %n_V_56, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1906"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878_59 = icmp_eq  i4 %n_V_56, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_59"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1641 = br i1 %icmp_ln878_59, void %.split49, void

]]></Node>
<StgValue><ssdm name="br_ln1641"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1669

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="256">
<![CDATA[
.split49:1 %data_split_V_0 = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="4">
<![CDATA[
.split49:2 %trunc_ln1642 = trunc i4 %n_V_56

]]></Node>
<StgValue><ssdm name="trunc_ln1642"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split49:3 %switch_ln1642 = switch i3 %trunc_ln1642, void %branch7, i3 0, void %.split49..split4925_crit_edge, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln1642"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_282

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_281

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_280

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_279

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_278

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_277

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split49..split4925_crit_edge:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.split49..split4925_crit_edge:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln1642 = store i32 %data_split_V_0, i32 %data_split_V_7_283

]]></Node>
<StgValue><ssdm name="store_ln1642"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
<literal name="trunc_ln1642" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln1642 = br void %.split4925

]]></Node>
<StgValue><ssdm name="br_ln1642"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4925:0 %r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="256" op_0_bw="224">
<![CDATA[
.split4925:1 %zext_ln1497_56 = zext i224 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_56"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.split4925:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7_load = load i32 %data_split_V_7

]]></Node>
<StgValue><ssdm name="data_split_V_7_load"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_277_load = load i32 %data_split_V_7_277

]]></Node>
<StgValue><ssdm name="data_split_V_7_277_load"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_278_load = load i32 %data_split_V_7_278

]]></Node>
<StgValue><ssdm name="data_split_V_7_278_load"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_279_load = load i32 %data_split_V_7_279

]]></Node>
<StgValue><ssdm name="data_split_V_7_279_load"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_280_load = load i32 %data_split_V_7_280

]]></Node>
<StgValue><ssdm name="data_split_V_7_280_load"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_281_load = load i32 %data_split_V_7_281

]]></Node>
<StgValue><ssdm name="data_split_V_7_281_load"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_282_load = load i32 %data_split_V_7_282

]]></Node>
<StgValue><ssdm name="data_split_V_7_282_load"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_283_load = load i32 %data_split_V_7_283

]]></Node>
<StgValue><ssdm name="data_split_V_7_283_load"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8 %u = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_load, i32 %data_split_V_7_277_load, i32 %data_split_V_7_278_load, i32 %data_split_V_7_279_load, i32 %data_split_V_7_280_load, i32 %data_split_V_7_281_load, i32 %data_split_V_7_282_load, i32 %data_split_V_7_283_load, i3 %empty

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_2_x071, i32 %u

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0 %c3 = phi i4 %c3_91, void %.loopexit995, i4 2, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader4:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:2 %br_ln1660 = br i1 %tmp, void %.split31, void %.loopexit924

]]></Node>
<StgValue><ssdm name="br_ln1660"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split31:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1501

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="4">
<![CDATA[
.split31:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split31:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i611_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split31:4 %br_ln1662 = br i1 %icmp_ln886, void, void %.loopexit924

]]></Node>
<StgValue><ssdm name="br_ln1662"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln1665 = icmp_eq  i4 %c3, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln1665"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1665 = br i1 %icmp_ln1665, void %.preheader1.preheader, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln1665"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln890 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln890 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit924:0 %br_ln1696 = br i1 %intra_trans_en_40, void %.loopexit997, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1696"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_40" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="intra_trans_en_40" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0 %c4_V_88 = phi i2 %add_ln691_1892, void %.split27, i2 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="c4_V_88"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1 %add_ln691_1892 = add i2 %c4_V_88, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1892"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:2 %icmp_ln890_1774 = icmp_eq  i2 %c4_V_88, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1774"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln1678 = br i1 %icmp_ln890_1774, void %.split27, void %.loopexit995.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1678"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
<literal name="icmp_ln890_1774" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.loopexit995.loopexit:0 %br_ln0 = br void %.loopexit995

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:0 %c4_V = phi i2 %add_ln691_1891, void %.split29, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:1 %add_ln691_1891 = add i2 %c4_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1891"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="2">
<![CDATA[
.preheader2:2 %zext_ln890_110 = zext i2 %c4_V

]]></Node>
<StgValue><ssdm name="zext_ln890_110"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3 %icmp_ln890_1773 = icmp_eq  i2 %c4_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1773"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln1666 = br i1 %icmp_ln890_1773, void %.split29, void %.loopexit995.loopexit47

]]></Node>
<StgValue><ssdm name="br_ln1666"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:0 %specloopname_ln1666 = specloopname void @_ssdm_op_SpecLoopName, void @empty_434

]]></Node>
<StgValue><ssdm name="specloopname_ln1666"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split29:1 %tmp_574 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x011

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split29:2 %local_B_ping_V_0_addr_24 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_110

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr_24"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split29:3 %store_ln1674 = store i256 %tmp_574, i1 %local_B_ping_V_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln1674"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.split29:4 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.loopexit995.loopexit47:0 %br_ln0 = br void %.loopexit995

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1665" val="0"/>
<literal name="icmp_ln890_1774" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit995:0 %c3_91 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_91"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
<literal name="icmp_ln890_1773" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1665" val="0"/>
<literal name="icmp_ln890_1774" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.loopexit995:1 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:0 %specloopname_ln1678 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1268

]]></Node>
<StgValue><ssdm name="specloopname_ln1678"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split27:1 %tmp_575 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_2_x011

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split27:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_3_x012, i256 %tmp_575

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.split27:3 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln1697 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1253

]]></Node>
<StgValue><ssdm name="specloopname_ln1697"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="256" op_0_bw="1">
<![CDATA[
.split41:2 %in_data_V_219 = load i1 %local_B_pong_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V_219"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln1698 = br void

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_181 = phi i6 0, void %.split41, i6 %add_ln691_1899, void

]]></Node>
<StgValue><ssdm name="c6_V_181"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1899 = add i6 %c6_V_181, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1899"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1778 = icmp_eq  i6 %c6_V_181, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1778"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1698 = br i1 %icmp_ln890_1778, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln1698"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1778" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln1698 = specloopname void @_ssdm_op_SpecLoopName, void @empty_983

]]></Node>
<StgValue><ssdm name="specloopname_ln1698"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1778" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.split39:1 %br_ln1700 = br void

]]></Node>
<StgValue><ssdm name="br_ln1700"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_119 = phi i4 0, void %.split39, i4 %add_ln691_1901, void

]]></Node>
<StgValue><ssdm name="c7_V_119"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1901 = add i4 %c7_V_119, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1901"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1780 = icmp_eq  i4 %c7_V_119, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1780"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1700 = br i1 %icmp_ln890_1780, void %.split37, void

]]></Node>
<StgValue><ssdm name="br_ln1700"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1780" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:0 %specloopname_ln1700 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1508

]]></Node>
<StgValue><ssdm name="specloopname_ln1700"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1780" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="4">
<![CDATA[
.split37:1 %empty_3079 = trunc i4 %c7_V_119

]]></Node>
<StgValue><ssdm name="empty_3079"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1780" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.split37:2 %br_ln1702 = br void

]]></Node>
<StgValue><ssdm name="br_ln1702"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1780" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_55 = phi i5 0, void %.split37, i5 %add_ln691_1903, void

]]></Node>
<StgValue><ssdm name="c8_V_55"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1903 = add i5 %c8_V_55, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1903"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1782 = icmp_eq  i5 %c8_V_55, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1782"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1702 = br i1 %icmp_ln890_1782, void %.split35, void

]]></Node>
<StgValue><ssdm name="br_ln1702"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln1702 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1509

]]></Node>
<StgValue><ssdm name="specloopname_ln1702"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln1709 = br void

]]></Node>
<StgValue><ssdm name="br_ln1709"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V_55 = phi i4 0, void %.split35, i4 %add_ln691_1905, void %.split3342

]]></Node>
<StgValue><ssdm name="n_V_55"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_111 = phi i256 %in_data_V_219, void %.split35, i256 %zext_ln1497_55, void %.split3342

]]></Node>
<StgValue><ssdm name="p_Val2_111"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_1905 = add i4 %n_V_55, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1905"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878_58 = icmp_eq  i4 %n_V_55, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878_58"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1709 = br i1 %icmp_ln878_58, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln1709"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1510

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="256">
<![CDATA[
.split33:1 %data_split_V_0_131 = trunc i256 %p_Val2_111

]]></Node>
<StgValue><ssdm name="data_split_V_0_131"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="4">
<![CDATA[
.split33:2 %trunc_ln1710 = trunc i4 %n_V_55

]]></Node>
<StgValue><ssdm name="trunc_ln1710"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split33:3 %switch_ln1710 = switch i3 %trunc_ln1710, void %branch15, i3 0, void %.split33..split3342_crit_edge, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln1710"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_290

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_289

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_288

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_287

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_286

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_285

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33..split3342_crit_edge:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_284

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
.split33..split3342_crit_edge:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0 %store_ln1710 = store i32 %data_split_V_0_131, i32 %data_split_V_7_291

]]></Node>
<StgValue><ssdm name="store_ln1710"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
<literal name="trunc_ln1710" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln1710 = br void %.split3342

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3342:0 %r_102 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_111, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_102"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="256" op_0_bw="224">
<![CDATA[
.split3342:1 %zext_ln1497_55 = zext i224 %r_102

]]></Node>
<StgValue><ssdm name="zext_ln1497_55"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
.split3342:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7_284_load = load i32 %data_split_V_7_284

]]></Node>
<StgValue><ssdm name="data_split_V_7_284_load"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_285_load = load i32 %data_split_V_7_285

]]></Node>
<StgValue><ssdm name="data_split_V_7_285_load"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_286_load = load i32 %data_split_V_7_286

]]></Node>
<StgValue><ssdm name="data_split_V_7_286_load"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_287_load = load i32 %data_split_V_7_287

]]></Node>
<StgValue><ssdm name="data_split_V_7_287_load"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_288_load = load i32 %data_split_V_7_288

]]></Node>
<StgValue><ssdm name="data_split_V_7_288_load"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_289_load = load i32 %data_split_V_7_289

]]></Node>
<StgValue><ssdm name="data_split_V_7_289_load"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_290_load = load i32 %data_split_V_7_290

]]></Node>
<StgValue><ssdm name="data_split_V_7_290_load"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_291_load = load i32 %data_split_V_7_291

]]></Node>
<StgValue><ssdm name="data_split_V_7_291_load"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8 %u_44 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_284_load, i32 %data_split_V_7_285_load, i32 %data_split_V_7_286_load, i32 %data_split_V_7_287_load, i32 %data_split_V_7_288_load, i32 %data_split_V_7_289_load, i32 %data_split_V_7_290_load, i32 %data_split_V_7_291_load, i3 %empty_3079

]]></Node>
<StgValue><ssdm name="u_44"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_2_x071, i32 %u_44

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader82:0 %c5_V = phi i2 %add_ln691_1886, void, i2 0, void %.preheader82.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader82:1 %add_ln691_1886 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1886"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="2">
<![CDATA[
.preheader82:2 %zext_ln890 = zext i2 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader82:3 %icmp_ln890_1767 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1767"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader82:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader82:5 %br_ln1740 = br i1 %icmp_ln890_1767, void %.split15, void %.loopexit991

]]></Node>
<StgValue><ssdm name="br_ln1740"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:1 %local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_B_ping_V_0_addr"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="1">
<![CDATA[
.split15:2 %in_data_V = load i1 %local_B_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1767" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0">
<![CDATA[
.loopexit991:0 %ret_ln1806 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1806"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln1740 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1514

]]></Node>
<StgValue><ssdm name="specloopname_ln1740"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="1">
<![CDATA[
.split15:2 %in_data_V = load i1 %local_B_ping_V_0_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
.split15:3 %br_ln1741 = br void

]]></Node>
<StgValue><ssdm name="br_ln1741"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 0, void %.split15, i6 %add_ln691_1888, void

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1888 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1888"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1769 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1769"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1741 = br i1 %icmp_ln890_1769, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln1741"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1769" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln1741 = specloopname void @_ssdm_op_SpecLoopName, void @empty_968

]]></Node>
<StgValue><ssdm name="specloopname_ln1741"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1769" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln1743 = br void

]]></Node>
<StgValue><ssdm name="br_ln1743"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1769" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 0, void %.split13, i4 %add_ln691_1889, void

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1889 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1889"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_1770 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1770"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1743 = br i1 %icmp_ln890_1770, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln1743"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1770" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln1743 = specloopname void @_ssdm_op_SpecLoopName, void @empty_980

]]></Node>
<StgValue><ssdm name="specloopname_ln1743"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1770" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="4">
<![CDATA[
.split11:1 %empty_3080 = trunc i4 %c7_V

]]></Node>
<StgValue><ssdm name="empty_3080"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1770" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
.split11:2 %br_ln1745 = br void

]]></Node>
<StgValue><ssdm name="br_ln1745"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1770" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="355" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 0, void %.split11, i5 %add_ln691_1890, void

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1890 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1890"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1771 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1771"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1745 = br i1 %icmp_ln890_1771, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln1745"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1771" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln1745 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1502

]]></Node>
<StgValue><ssdm name="specloopname_ln1745"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1771" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
.split9:1 %br_ln1752 = br void

]]></Node>
<StgValue><ssdm name="br_ln1752"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1771" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i4 0, void %.split9, i4 %add_ln691_1896, void %.split60

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
:1 %p_Val2_112 = phi i256 %in_data_V, void %.split9, i256 %zext_ln1497, void %.split60

]]></Node>
<StgValue><ssdm name="p_Val2_112"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln691_1896 = add i4 %n_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1896"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i4 %n_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1752 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln1752"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1516

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="256">
<![CDATA[
.split:1 %data_split_V_0_132 = trunc i256 %p_Val2_112

]]></Node>
<StgValue><ssdm name="data_split_V_0_132"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="4">
<![CDATA[
.split:2 %trunc_ln1753 = trunc i4 %n_V

]]></Node>
<StgValue><ssdm name="trunc_ln1753"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.split:3 %switch_ln1753 = switch i3 %trunc_ln1753, void %branch23, i3 0, void %.split..split60_crit_edge, i3 1, void %branch17, i3 2, void %branch18, i3 3, void %branch19, i3 4, void %branch20, i3 5, void %branch21, i3 6, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln1753"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_298

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_297

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_296

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_295

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_294

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_293

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split..split60_crit_edge:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_292

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
.split..split60_crit_edge:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23:0 %store_ln1753 = store i32 %data_split_V_0_132, i32 %data_split_V_7_024

]]></Node>
<StgValue><ssdm name="store_ln1753"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="trunc_ln1753" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln1753 = br void %.split60

]]></Node>
<StgValue><ssdm name="br_ln1753"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
:0 %data_split_V_7_292_load = load i32 %data_split_V_7_292

]]></Node>
<StgValue><ssdm name="data_split_V_7_292_load"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
:1 %data_split_V_7_293_load = load i32 %data_split_V_7_293

]]></Node>
<StgValue><ssdm name="data_split_V_7_293_load"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_split_V_7_294_load = load i32 %data_split_V_7_294

]]></Node>
<StgValue><ssdm name="data_split_V_7_294_load"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
:3 %data_split_V_7_295_load = load i32 %data_split_V_7_295

]]></Node>
<StgValue><ssdm name="data_split_V_7_295_load"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_split_V_7_296_load = load i32 %data_split_V_7_296

]]></Node>
<StgValue><ssdm name="data_split_V_7_296_load"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
:5 %data_split_V_7_297_load = load i32 %data_split_V_7_297

]]></Node>
<StgValue><ssdm name="data_split_V_7_297_load"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_split_V_7_298_load = load i32 %data_split_V_7_298

]]></Node>
<StgValue><ssdm name="data_split_V_7_298_load"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
:7 %data_split_V_7_024_load = load i32 %data_split_V_7_024

]]></Node>
<StgValue><ssdm name="data_split_V_7_024_load"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8 %u_45 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_7_292_load, i32 %data_split_V_7_293_load, i32 %data_split_V_7_294_load, i32 %data_split_V_7_295_load, i32 %data_split_V_7_296_load, i32 %data_split_V_7_297_load, i32 %data_split_V_7_298_load, i32 %data_split_V_7_024_load, i3 %empty_3080

]]></Node>
<StgValue><ssdm name="u_45"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_2_x071, i32 %u_45

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split60:0 %r_103 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_112, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="r_103"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="256" op_0_bw="224">
<![CDATA[
.split60:1 %zext_ln1497 = zext i224 %r_103

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
.split60:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
