<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintex7</ProductFamily>
        <Part>xc7k160t-fbg484-1</Part>
        <TopModelName>bicg</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.349</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>919</Best-caseLatency>
            <Average-caseLatency>919</Average-caseLatency>
            <Worst-caseLatency>919</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.595 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.595 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.595 us</Worst-caseRealTimeLatency>
            <Interval-min>920</Interval-min>
            <Interval-max>920</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>120</DSP>
            <FF>13593</FF>
            <LUT>3657</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>650</BRAM_18K>
            <DSP>600</DSP>
            <FF>202800</FF>
            <LUT>101400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_address0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_ce0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_we0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_d0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_q0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_address1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_ce1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_we1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_d1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_q1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_address0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_ce0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_we0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_d0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_q0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_address0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_ce0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_q0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_address1</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_ce1</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_q1</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_address0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_ce0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_q0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bicg</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371</InstName>
                    <ModuleName>bicg_Pipeline_VITIS_LOOP_16_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>371</ID>
                    <BindInstances>add_ln16_fu_1144_p2 sub_ln21_fu_1176_p2 add_ln21_fu_1370_p2 add_ln21_1_fu_1199_p2 add_ln21_2_fu_1220_p2 add_ln21_3_fu_1417_p2 add_ln21_4_fu_1225_p2 add_ln21_5_fu_1238_p2 add_ln21_6_fu_1243_p2 add_ln21_7_fu_1266_p2 add_ln21_8_fu_1271_p2 add_ln21_9_fu_1294_p2 add_ln21_10_fu_1182_p2 add_ln21_11_fu_1299_p2 add_ln21_12_fu_1422_p2 add_ln21_13_fu_1461_p2 add_ln21_14_fu_1466_p2 add_ln21_15_fu_1322_p2 add_ln21_16_fu_1501_p2 add_ln21_17_fu_1506_p2 add_ln21_18_fu_1327_p2 add_ln21_19_fu_1350_p2 add_ln21_20_fu_1355_p2 add_ln21_21_fu_1545_p2 add_ln21_22_fu_1550_p2 add_ln21_23_fu_1589_p2 add_ln21_24_fu_1594_p2 add_ln21_25_fu_1641_p2 add_ln21_26_fu_1646_p2 add_ln21_27_fu_1188_p2 mul_32s_32s_32_5_1_U3 add_ln22_fu_1427_p2 mul_32s_32s_32_5_1_U13 mul_32s_32s_32_5_1_U7 add_ln22_1_fu_1726_p2 mul_32s_32s_32_5_1_U27 mul_32s_32s_32_5_1_U8 add_ln22_2_fu_1732_p2 mul_32s_32s_32_5_1_U28 mul_32s_32s_32_5_1_U4 add_ln22_3_fu_1433_p2 mul_32s_32s_32_5_1_U14 mul_32s_32s_32_5_1_U5 add_ln22_4_fu_1471_p2 mul_32s_32s_32_5_1_U15 mul_32s_32s_32_5_1_U9 add_ln22_5_fu_1748_p2 mul_32s_32s_32_5_1_U29 mul_32s_32s_32_5_1_U6 add_ln22_6_fu_1477_p2 mul_32s_32s_32_5_1_U16 mul_32s_32s_32_5_1_U7 add_ln22_7_fu_1521_p2 mul_32s_32s_32_5_1_U17 mul_32s_32s_32_5_1_U8 add_ln22_8_fu_1527_p2 mul_32s_32s_32_5_1_U18 mul_32s_32s_32_5_1_U9 add_ln22_9_fu_1560_p2 mul_32s_32s_32_5_1_U19 mul_32s_32s_32_5_1_U10 add_ln22_10_fu_1566_p2 mul_32s_32s_32_5_1_U20 mul_32s_32s_32_5_1_U1 add_ln22_11_fu_1599_p2 mul_32s_32s_32_5_1_U21 mul_32s_32s_32_5_1_U1 add_ln22_12_fu_1388_p2 mul_32s_32s_32_5_1_U11 mul_32s_32s_32_5_1_U2 add_ln22_13_fu_1605_p2 mul_32s_32s_32_5_1_U22 mul_32s_32s_32_5_1_U10 add_ln22_14_fu_1754_p2 mul_32s_32s_32_5_1_U30 mul_32s_32s_32_5_1_U1 add_ln22_15_fu_1779_p2 mul_32s_32s_32_5_1_U31 mul_32s_32s_32_5_1_U2 add_ln22_16_fu_1784_p2 mul_32s_32s_32_5_1_U32 mul_32s_32s_32_5_1_U3 add_ln22_17_fu_1651_p2 mul_32s_32s_32_5_1_U23 mul_32s_32s_32_5_1_U3 add_ln22_18_fu_1794_p2 mul_32s_32s_32_5_1_U33 mul_32s_32s_32_5_1_U4 add_ln22_19_fu_1800_p2 mul_32s_32s_32_5_1_U34 mul_32s_32s_32_5_1_U4 add_ln22_20_fu_1667_p2 mul_32s_32s_32_5_1_U24 mul_32s_32s_32_5_1_U5 add_ln22_21_fu_1694_p2 mul_32s_32s_32_5_1_U25 mul_32s_32s_32_5_1_U6 add_ln22_22_fu_1700_p2 mul_32s_32s_32_5_1_U26 mul_32s_32s_32_5_1_U5 add_ln22_23_fu_1824_p2 mul_32s_32s_32_5_1_U35 mul_32s_32s_32_5_1_U6 add_ln22_24_fu_1830_p2 mul_32s_32s_32_5_1_U36 mul_32s_32s_32_5_1_U7 add_ln22_25_fu_1849_p2 mul_32s_32s_32_5_1_U37 mul_32s_32s_32_5_1_U8 add_ln22_26_fu_1855_p2 mul_32s_32s_32_5_1_U38 mul_32s_32s_32_5_1_U9 add_ln22_27_fu_1879_p2 mul_32s_32s_32_5_1_U39 mul_32s_32s_32_5_1_U10 add_ln22_28_fu_1885_p2 mul_32s_32s_32_5_1_U40 mul_32s_32s_32_5_1_U2 add_ln22_29_fu_1716_p2 mul_32s_32s_32_5_1_U12 add_ln23_fu_1891_p2 add_ln23_3_fu_1722_p2 add_ln23_6_fu_1836_p2 add_ln23_7_fu_1790_p2 add_ln23_10_fu_1673_p2 add_ln23_15_fu_1449_p2 add_ln23_18_fu_1533_p2 add_ln23_21_fu_1577_p2 add_ln23_22_fu_1620_p2 add_ln23_25_fu_1399_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bicg_Pipeline_VITIS_LOOP_16_1</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>902</Best-caseLatency>
                    <Average-caseLatency>902</Average-caseLatency>
                    <Worst-caseLatency>902</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>902</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>30</TripCount>
                        <Latency>900</Latency>
                        <AbsoluteTimeLatency>4.500 us</AbsoluteTimeLatency>
                        <PipelineII>30</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>120</DSP>
                    <AVAIL_DSP>600</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>12614</FF>
                    <AVAIL_FF>202800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>3434</LUT>
                    <AVAIL_LUT>101400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>650</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_1144_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_1176_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_1370_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1199_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_1220_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_1417_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_1225_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_5_fu_1238_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_6_fu_1243_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_7_fu_1266_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_8_fu_1271_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_9_fu_1294_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_10_fu_1182_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_11_fu_1299_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_12_fu_1422_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_13_fu_1461_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_14_fu_1466_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_15_fu_1322_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_16_fu_1501_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_17_fu_1506_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_18_fu_1327_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_19_fu_1350_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_20_fu_1355_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_21_fu_1545_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_22_fu_1550_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_23_fu_1589_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_24_fu_1594_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_25_fu_1641_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_26_fu_1646_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_27_fu_1188_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" URAM="0" VARIABLE="add_ln21_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_1427_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_1726_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U27" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_1732_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U28" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_1433_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_1471_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_1748_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U29" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_1477_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_7_fu_1521_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_8_fu_1527_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_9_fu_1560_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_10_fu_1566_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_11_fu_1599_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_12_fu_1388_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_13_fu_1605_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_14_fu_1754_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U30" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_15_fu_1779_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U31" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_16_fu_1784_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U32" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_17_fu_1651_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_18_fu_1794_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U33" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_19_fu_1800_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U34" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_20_fu_1667_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_21_fu_1694_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_22_fu_1700_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U26" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_23_fu_1824_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U35" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_24_fu_1830_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U36" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_25_fu_1849_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U37" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_26_fu_1855_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U38" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_27_fu_1879_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U39" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_28_fu_1885_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U40" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="mul_ln22_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_29_fu_1716_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" URAM="0" VARIABLE="add_ln22_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="mul_ln23_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_1891_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_1722_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_1836_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_1790_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_1673_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_15_fu_1449_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_18_fu_1533_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_21_fu_1577_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_22_fu_1620_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_25_fu_1399_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" URAM="0" VARIABLE="add_ln23_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bicg</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>919</Best-caseLatency>
                    <Average-caseLatency>919</Average-caseLatency>
                    <Worst-caseLatency>919</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.595 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.595 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.595 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>920</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>120</DSP>
                    <AVAIL_DSP>600</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>13593</FF>
                    <AVAIL_FF>202800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>3657</LUT>
                    <AVAIL_LUT>101400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>650</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="s_address0" name="s_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="s_ce0" name="s_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="s_we0" name="s_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="s_d0" name="s_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="s_q0" name="s_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="s_address1" name="s_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="s_ce1" name="s_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="s_we1" name="s_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="s_d1" name="s_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="s_q1" name="s_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="q" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="q_address0" name="q_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="q_ce0" name="q_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="q_we0" name="q_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="q_d0" name="q_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="q_q0" name="q_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="p_address0" name="p_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="p_ce0" name="p_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_q0" name="p_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="p_address1" name="p_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="p_ce1" name="p_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="p_q1" name="p_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="r_address0" name="r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="r_ce0" name="r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_q0" name="r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="s_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="s_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="q_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="p_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="p_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">10, , </column>
                    <column name="A_address1">10, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="p_address0">5, , </column>
                    <column name="p_address1">5, , </column>
                    <column name="p_q0">32, , </column>
                    <column name="p_q1">32, , </column>
                    <column name="q_address0">5, , </column>
                    <column name="q_d0">32, , </column>
                    <column name="q_q0">32, , </column>
                    <column name="r_address0">5, , </column>
                    <column name="r_q0">32, , </column>
                    <column name="s_address0">5, , </column>
                    <column name="s_address1">5, , </column>
                    <column name="s_d0">32, , </column>
                    <column name="s_d1">32, , </column>
                    <column name="s_q0">32, , </column>
                    <column name="s_q1">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, int*</column>
                    <column name="s">inout, int*</column>
                    <column name="q">inout, int*</column>
                    <column name="p">in, int*</column>
                    <column name="r">in, int*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="s">s_address0, port, offset, </column>
                    <column name="s">s_ce0, port, , </column>
                    <column name="s">s_we0, port, , </column>
                    <column name="s">s_d0, port, , </column>
                    <column name="s">s_q0, port, , </column>
                    <column name="s">s_address1, port, offset, </column>
                    <column name="s">s_ce1, port, , </column>
                    <column name="s">s_we1, port, , </column>
                    <column name="s">s_d1, port, , </column>
                    <column name="s">s_q1, port, , </column>
                    <column name="q">q_address0, port, offset, </column>
                    <column name="q">q_ce0, port, , </column>
                    <column name="q">q_we0, port, , </column>
                    <column name="q">q_d0, port, , </column>
                    <column name="q">q_q0, port, , </column>
                    <column name="p">p_address0, port, offset, </column>
                    <column name="p">p_ce0, port, , </column>
                    <column name="p">p_q0, port, , </column>
                    <column name="p">p_address1, port, offset, </column>
                    <column name="p">p_ce1, port, , </column>
                    <column name="p">p_q1, port, , </column>
                    <column name="r">r_address0, port, offset, </column>
                    <column name="r">r_ce0, port, , </column>
                    <column name="r">r_q0, port, , </column>
                    <column name="return">ap_return, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

