// Define states
parameter STATE_0 = 1'b0;
parameter STATE_1 = 1'b1;

always @(posedge clk or posedge reset) begin
    if(reset) begin
        present_state <= STATE_0;
    end
    else begin
        present_state <= next_state;
    end
end

always @(*) begin
    case(present_state)
        STATE_0: begin
            out = 1'b1;
            if(in) begin
                next_state = STATE_1;
            end
            else begin
                next_state = STATE_0;
            end
        end
        STATE_1: begin
            out = 1'b0;
            if(in) begin
                next_state = STATE_1;
            end
            else begin
                next_state = STATE_0;
            end
        end
    endcase
end

endmodule