INTSTYLE=ise
INFILE=D:\X9\Verilog\div\div\div.ncd
OUTFILE=D:\X9\Verilog\div\div\div.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=D:\X9\Verilog\div\div
LICENSE=WebPack
USER_INFO=__0_0_0
